==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 97.512 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.c' ... 
ERROR: [HLS 207-814] "AP data type can only be used in C++": C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_decl.h:93:2
ERROR: [HLS 207-814] "C++ is required to include this header file": C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:62:2
ERROR: [HLS 207-814] "C++ is required to include this header file": C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_ref.h:62:2
ERROR: [HLS 207-814] "C++ is required to include this header file": C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:71:2
ERROR: [HLS 207-814] "C++ is required to include this header file": C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_ref.h:62:2
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.714 seconds; current allocated memory: 97.949 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 5 seconds. Total elapsed time: 21.074 seconds; peak allocated memory: 97.613 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 97.512 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'WSIZE': fir.cpp:14
ERROR: [HLS 214-124] use of undeclared identifier 'i': fir.cpp:16
ERROR: [HLS 214-124] use of undeclared identifier 'WSIZE': fir.cpp:19
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.315 seconds; current allocated memory: 98.798 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 3 seconds. Total elapsed time: 26.972 seconds; peak allocated memory: 98.477 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 877.085 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'N': fir.cpp:10
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.174 seconds; current allocated memory: 98.798 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 3 seconds. Total elapsed time: 12.921 seconds; peak allocated memory: 877.085 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 877.086 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.063 seconds; current allocated memory: 98.787 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:18:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:19:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.603 seconds; current allocated memory: 99.994 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 99.995 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.206 seconds; current allocated memory: 101.114 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 100.351 MB.
INFO: [XFORM 203-510] Pipelining loop 'broadcast_loop' (fir.cpp:12) in function 'fir' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 120.694 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'Acc' (fir.cpp:16:10)
INFO: [HLS 200-472] Inferring partial write operation for 'Acc' (fir.cpp:18:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 112.822 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'broadcast_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'broadcast_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 113.147 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 113.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_w' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Generating core module 'mul_7s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 113.696 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_7s_32s_32_2_1_Multiplier_0'
INFO: [RTMG 210-279] Implementing memory 'fir_fir_int_int_w_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'fir_Acc_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 6.764 seconds; current allocated memory: 120.492 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 32.051 seconds; current allocated memory: 120.651 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 4 seconds. Total elapsed time: 35.633 seconds; peak allocated memory: 877.086 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 97.559 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 22.111 seconds; current allocated memory: 98.950 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:18:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.031 seconds; current allocated memory: 100.073 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 100.074 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.636 seconds; current allocated memory: 101.194 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.109 seconds; current allocated memory: 100.434 MB.
INFO: [XFORM 203-510] Pipelining loop 'broadcast_loop' (fir.cpp:11) in function 'fir' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 120.770 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'Acc' (fir.cpp:15:10)
INFO: [HLS 200-472] Inferring partial write operation for 'Acc' (fir.cpp:17:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 112.916 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'broadcast_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'broadcast_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.555 seconds; current allocated memory: 113.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 113.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_w' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 113.876 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_10s_32s_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-279] Implementing memory 'fir_fir_int_int_w_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'fir_Acc_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.8 seconds; current allocated memory: 120.769 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 36.263 seconds; current allocated memory: 120.883 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 3 seconds. Total elapsed time: 65.173 seconds; peak allocated memory: 120.770 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 877.148 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5528] unexpected pragma argument ';', expects identifier: fir.cpp:10:50
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 25.591 seconds; current allocated memory: 98.937 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:18:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:19:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.872 seconds; current allocated memory: 100.139 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 100.139 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 101.261 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 100.486 MB.
INFO: [XFORM 203-510] Pipelining loop 'broadcast_loop' (fir.cpp:12) in function 'fir' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 120.821 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'Acc' (fir.cpp:16:10)
INFO: [HLS 200-472] Inferring partial write operation for 'Acc' (fir.cpp:18:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 113.012 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'broadcast_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'broadcast_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 113.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 113.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_w' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 113.926 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_10s_32s_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-279] Implementing memory 'fir_fir_int_int_w_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'fir_Acc_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.467 seconds; current allocated memory: 120.863 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 38.743 seconds; current allocated memory: 120.919 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 50.091 seconds; peak allocated memory: 877.148 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 487.359 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 7.738 seconds; current allocated memory: 98.951 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:18:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:19:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.547 seconds; current allocated memory: 100.106 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 100.107 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.609 seconds; current allocated memory: 101.214 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 100.456 MB.
INFO: [XFORM 203-510] Pipelining loop 'broadcast_loop' (fir.cpp:12) in function 'fir' automatically.
INFO: [XFORM 203-101] Partitioning array 'Acc'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 120.887 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 113.423 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'broadcast_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'broadcast_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.419 seconds; current allocated memory: 113.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 114.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_w' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Acc_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_14' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 114.854 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_10s_32s_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-279] Implementing memory 'fir_fir_int_int_w_rom' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.77 seconds; current allocated memory: 122.487 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 2 seconds. Elapsed time: 21.585 seconds; current allocated memory: 122.587 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 25.334 seconds; peak allocated memory: 487.359 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 487.360 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 9.483 seconds; current allocated memory: 98.951 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:18:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:19:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.495 seconds; current allocated memory: 100.106 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 100.107 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.619 seconds; current allocated memory: 101.213 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 100.453 MB.
INFO: [XFORM 203-510] Pipelining loop 'broadcast_loop' (fir.cpp:12) in function 'fir' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 120.789 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'Acc' (fir.cpp:16:10)
INFO: [HLS 200-472] Inferring partial write operation for 'Acc' (fir.cpp:18:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 112.964 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'broadcast_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'broadcast_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 113.299 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 113.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_w' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 113.878 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_10s_32s_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-279] Implementing memory 'fir_fir_int_int_w_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'fir_Acc_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.259 seconds; current allocated memory: 120.817 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 19.9 seconds; current allocated memory: 120.902 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 3 seconds. Total elapsed time: 24.513 seconds; peak allocated memory: 487.360 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 7.5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7.5ns.
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 877.148 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.209 seconds; current allocated memory: 98.966 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:18:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:19:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.874 seconds; current allocated memory: 100.074 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 100.075 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 101.197 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 100.437 MB.
INFO: [XFORM 203-510] Pipelining loop 'broadcast_loop' (fir.cpp:12) in function 'fir' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 120.773 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'Acc' (fir.cpp:16:10)
INFO: [HLS 200-472] Inferring partial write operation for 'Acc' (fir.cpp:18:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 112.948 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'broadcast_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'broadcast_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 113.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 113.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_w' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 114.015 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_10s_32s_32_5_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_5_1_Multiplier_1'
INFO: [RTMG 210-279] Implementing memory 'fir_fir_int_int_w_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'fir_Acc_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.881 seconds; current allocated memory: 120.907 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 206.02 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 10.784 seconds; current allocated memory: 120.978 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 3 seconds. Total elapsed time: 13.467 seconds; peak allocated memory: 877.148 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 877.148 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.311 seconds; current allocated memory: 98.951 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:18:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:19:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.637 seconds; current allocated memory: 100.074 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 100.075 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 101.197 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 100.437 MB.
INFO: [XFORM 203-510] Pipelining loop 'broadcast_loop' (fir.cpp:12) in function 'fir' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 120.773 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'Acc' (fir.cpp:16:10)
INFO: [HLS 200-472] Inferring partial write operation for 'Acc' (fir.cpp:18:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 112.948 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'broadcast_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'broadcast_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 113.303 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 113.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_w' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 113.964 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_10s_32s_32_3_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_3_1_Multiplier_1'
INFO: [RTMG 210-279] Implementing memory 'fir_fir_int_int_w_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'fir_Acc_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.791 seconds; current allocated memory: 120.856 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 175.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 12.462 seconds; current allocated memory: 120.927 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 3 seconds. Total elapsed time: 15.447 seconds; peak allocated memory: 877.148 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.69ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.690 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.69ns.
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 97.561 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.375 seconds; current allocated memory: 98.967 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:18:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:19:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.241 seconds; current allocated memory: 100.075 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 100.076 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 101.198 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 100.438 MB.
INFO: [XFORM 203-510] Pipelining loop 'broadcast_loop' (fir.cpp:12) in function 'fir' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 120.774 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'Acc' (fir.cpp:16:10)
INFO: [HLS 200-472] Inferring partial write operation for 'Acc' (fir.cpp:18:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 112.949 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'broadcast_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'broadcast_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 113.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 113.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_w' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 114.031 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_10s_32s_32_5_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_5_1_Multiplier_1'
INFO: [RTMG 210-279] Implementing memory 'fir_fir_int_int_w_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'fir_Acc_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.665 seconds; current allocated memory: 120.923 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 256.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 19.305 seconds; current allocated memory: 121.052 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 3 seconds. Total elapsed time: 23.636 seconds; peak allocated memory: 120.923 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.69ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.690 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 97.560 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: fir.cpp:13:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.924 seconds; current allocated memory: 98.953 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:20:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:21:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.772 seconds; current allocated memory: 100.168 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 100.169 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 101.292 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 100.533 MB.
INFO: [XFORM 203-510] Pipelining loop 'broadcast_loop' (fir.cpp:12) in function 'fir' automatically.
INFO: [XFORM 203-101] Partitioning array 'Acc'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 120.965 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 113.472 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'broadcast_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'broadcast_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 113.974 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 114.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_w' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'Acc_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_14' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 115.083 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_10s_32s_32_5_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_5_1_Multiplier_1'
INFO: [RTMG 210-279] Implementing memory 'fir_fir_int_int_w_rom' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.542 seconds; current allocated memory: 122.763 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 256.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 19.358 seconds; current allocated memory: 122.908 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 3 seconds. Total elapsed time: 30.1 seconds; peak allocated memory: 122.763 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.69ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.690 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 877.149 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.759 seconds; current allocated memory: 98.936 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:14:5) in function 'fir' completely with a factor of 15 (fir.cpp:14:5)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:20:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.979 seconds; current allocated memory: 100.471 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 100.472 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 101.428 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 100.834 MB.
INFO: [XFORM 203-101] Partitioning array 'Acc'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 120.937 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 112.853 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 113.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 113.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 113.982 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_5_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_5_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_5_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.291 seconds; current allocated memory: 121.029 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 256.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 19.472 seconds; current allocated memory: 121.182 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 3 seconds. Total elapsed time: 22.218 seconds; peak allocated memory: 877.149 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.69ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.690 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 17.997 seconds; current allocated memory: 97.697 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.69ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.690 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.396 seconds; current allocated memory: 97.623 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.69ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.690 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -setup -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-107] error deleting "csim/build": permission denied
ERROR: [SIM 211-100] CSim file generation failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 487.366 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.69ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.690 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -setup -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.87 seconds; current allocated memory: 97.670 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.69ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.690 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 10.326 seconds; current allocated memory: 97.690 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.69ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.690 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 15.583 seconds; current allocated memory: 97.623 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.69ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.690 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 877.168 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.528 seconds; current allocated memory: 98.957 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:14:5) in function 'fir' completely with a factor of 15 (fir.cpp:14:5)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:20:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.748 seconds; current allocated memory: 100.507 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 100.508 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.791 seconds; current allocated memory: 101.459 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 100.865 MB.
INFO: [XFORM 203-101] Partitioning array 'Acc'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 120.952 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 112.860 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 113.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 113.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 113.979 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_5_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_5_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_5_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 5.488 seconds; current allocated memory: 120.953 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 256.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 2 seconds. Elapsed time: 31.401 seconds; current allocated memory: 121.164 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 4 seconds. Total elapsed time: 39.978 seconds; peak allocated memory: 877.168 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.69ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.690 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.714 seconds; current allocated memory: 487.422 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.69ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.690 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.859 seconds; current allocated memory: 97.623 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.69ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.690 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 36.594 seconds; current allocated memory: 97.699 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.69ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.690 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 25.217 seconds; current allocated memory: 97.693 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.69ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.690 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 24.836 seconds; current allocated memory: 97.693 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.69ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.690 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 29.431 seconds; current allocated memory: 97.693 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.69ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.690 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 16.787 seconds; current allocated memory: 97.693 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.69ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.690 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 13.653 seconds; current allocated memory: 97.693 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.69ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.690 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 31.875 seconds; current allocated memory: 97.687 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.69ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.690 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.404 seconds; current allocated memory: 487.520 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.69ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.690 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 11.964 seconds; current allocated memory: 97.692 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.69ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.690 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 7.577 seconds; current allocated memory: 97.721 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.69ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.690 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 5.741 seconds; current allocated memory: 97.692 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.69ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.690 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.148 seconds; current allocated memory: 877.280 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.69ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.690 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.754 seconds; current allocated memory: 97.692 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.69ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.690 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.714 seconds; current allocated memory: 97.693 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.69ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.690 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.427 seconds; current allocated memory: 97.693 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.69ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.690 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.727 seconds; current allocated memory: 97.693 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.69ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.690 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.818 seconds; current allocated memory: 97.662 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.69ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.690 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.619 seconds; current allocated memory: 97.672 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.69ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.690 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.921 seconds; current allocated memory: 97.687 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.69ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 5.690 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.138 seconds; current allocated memory: 97.672 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 15.892 seconds; current allocated memory: 97.721 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 42.935 seconds; current allocated memory: 97.721 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.307 seconds; current allocated memory: 487.520 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.918 seconds; current allocated memory: 97.721 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.335 seconds; current allocated memory: 97.693 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.963 seconds; current allocated memory: 97.704 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 487.399 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 25.299 seconds; current allocated memory: 97.875 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:14:5) in function 'fir' completely with a factor of 15 (fir.cpp:14:5)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:21)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:17:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:20:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 20.165 seconds; current allocated memory: 100.459 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 100.460 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.378 seconds; current allocated memory: 101.401 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 100.804 MB.
INFO: [XFORM 203-101] Partitioning array 'Acc'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.913 seconds; current allocated memory: 120.866 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.916 seconds; current allocated memory: 112.598 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.46 seconds; current allocated memory: 112.837 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.495 seconds; current allocated memory: 113.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.985 seconds; current allocated memory: 113.291 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_32s_32_2_1_Multiplier_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.71 seconds; current allocated memory: 119.993 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 63.074 seconds; current allocated memory: 120.146 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 3 seconds. Total elapsed time: 73.113 seconds; peak allocated memory: 487.399 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 97.600 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 5.646 seconds; current allocated memory: 97.875 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:20:9)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:21:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.35 seconds; current allocated memory: 100.159 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 100.160 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.696 seconds; current allocated memory: 101.293 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 100.520 MB.
INFO: [XFORM 203-510] Pipelining loop 'broadcast_loop' (fir.cpp:12) in function 'fir' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 120.833 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'Acc' (fir.cpp:17:10)
INFO: [HLS 200-472] Inferring partial write operation for 'Acc' (fir.cpp:20:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 112.952 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'broadcast_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'broadcast_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 113.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 113.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 113.777 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_32s_32_2_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'fir_Acc_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.665 seconds; current allocated memory: 120.640 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 18.817 seconds; current allocated memory: 120.726 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 4 seconds. Total elapsed time: 42.555 seconds; peak allocated memory: 120.833 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.994 seconds; current allocated memory: 97.742 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.23 seconds; current allocated memory: 97.755 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.559 seconds; current allocated memory: 97.727 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.404 seconds; current allocated memory: 97.721 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.082 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.727 seconds; current allocated memory: 97.907 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:17:3) in function 'fir' completely with a factor of 15 (fir.cpp:17:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.524 seconds; current allocated memory: 100.226 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 100.227 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.621 seconds; current allocated memory: 101.464 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 100.684 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 121.092 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 113.604 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'isample_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'isample_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.441 seconds; current allocated memory: 114.045 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 114.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/ISIZE' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 115.150 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.569 seconds; current allocated memory: 122.965 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 18.884 seconds; current allocated memory: 123.071 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 3 seconds. Total elapsed time: 21.215 seconds; peak allocated memory: 877.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 97.599 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'ISIZE': fir.cpp:9:74
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 5.805 seconds; current allocated memory: 98.455 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:18:3) in function 'fir' completely with a factor of 15 (fir.cpp:18:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.198 seconds; current allocated memory: 100.378 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 100.378 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.694 seconds; current allocated memory: 101.547 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 100.788 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 121.193 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 113.582 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'isample_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'isample_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 113.981 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 114.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/ISIZE' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_0' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'fir/ISIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 114.988 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.566 seconds; current allocated memory: 122.615 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 20.044 seconds; current allocated memory: 122.735 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 5 seconds. Total elapsed time: 36.721 seconds; peak allocated memory: 122.615 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.091 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'ISIZE': fir.cpp:9:74
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.788 seconds; current allocated memory: 98.441 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'isample_loop' (fir.cpp:15:2) in function 'fir' completely with a factor of 4 (fir.cpp:15:2)
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:18:3) in function 'fir' completely with a factor of 15 (fir.cpp:18:3)
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:18:3) in function 'fir' completely with a factor of 15 (fir.cpp:18:3)
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:18:3) in function 'fir' completely with a factor of 15 (fir.cpp:18:3)
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:18:3) in function 'fir' completely with a factor of 15 (fir.cpp:18:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.564 seconds; current allocated memory: 100.464 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 100.465 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 101.373 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 100.798 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 120.806 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 112.448 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 112.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 112.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/ISIZE' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'fir/ISIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 112.929 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.026 seconds; current allocated memory: 119.349 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 8.288 seconds; current allocated memory: 119.486 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.361 seconds; peak allocated memory: 877.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.089 seconds; current allocated memory: 97.586 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'ISIZE': fir.cpp:9:74
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.616 seconds; current allocated memory: 98.442 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'isample_loop' (fir.cpp:15:2) in function 'fir' completely with a factor of 4 (fir.cpp:15:2)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:23:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:12)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:23:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:12)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:23:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:12)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:23:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.332 seconds; current allocated memory: 100.513 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 100.514 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 101.632 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 100.862 MB.
INFO: [XFORM 203-510] Pipelining loop 'broadcast_loop' (fir.cpp:13) in function 'fir' automatically.
INFO: [XFORM 203-510] Pipelining loop 'broadcast_loop' (fir.cpp:13) in function 'fir' automatically.
INFO: [XFORM 203-510] Pipelining loop 'broadcast_loop' (fir.cpp:13) in function 'fir' automatically.
INFO: [XFORM 203-510] Pipelining loop 'broadcast_loop' (fir.cpp:13) in function 'fir' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 121.254 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'Acc' (fir.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'Acc' (fir.cpp:23:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 113.650 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'broadcast_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'broadcast_loop'
INFO: [SCHED 204-61] Pipelining loop 'broadcast_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'broadcast_loop'
INFO: [SCHED 204-61] Pipelining loop 'broadcast_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'broadcast_loop'
INFO: [SCHED 204-61] Pipelining loop 'broadcast_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'broadcast_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 113.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 114.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/ISIZE' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_int_w' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Port 'fir/ISIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 114.993 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_10s_32s_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-279] Implementing memory 'fir_fir_int_int_int_w_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'fir_Acc_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.96 seconds; current allocated memory: 122.347 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 9.127 seconds; current allocated memory: 122.512 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.992 seconds; peak allocated memory: 122.347 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'ISIZE': fir.cpp:9:74
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.639 seconds; current allocated memory: 98.441 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'isample_loop' (fir.cpp:15:2) in function 'fir' completely with a factor of 4 (fir.cpp:15:2)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:23:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:12)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:23:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:12)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:23:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:12)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:23:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.236 seconds; current allocated memory: 100.513 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.02 seconds; current allocated memory: 100.513 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 101.632 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 100.862 MB.
INFO: [XFORM 203-510] Pipelining loop 'broadcast_loop' (fir.cpp:13) in function 'fir' automatically.
INFO: [XFORM 203-510] Pipelining loop 'broadcast_loop' (fir.cpp:13) in function 'fir' automatically.
INFO: [XFORM 203-510] Pipelining loop 'broadcast_loop' (fir.cpp:13) in function 'fir' automatically.
INFO: [XFORM 203-510] Pipelining loop 'broadcast_loop' (fir.cpp:13) in function 'fir' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 121.254 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'Acc' (fir.cpp:21:11)
INFO: [HLS 200-472] Inferring partial write operation for 'Acc' (fir.cpp:23:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 113.650 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'broadcast_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'broadcast_loop'
INFO: [SCHED 204-61] Pipelining loop 'broadcast_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'broadcast_loop'
INFO: [SCHED 204-61] Pipelining loop 'broadcast_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'broadcast_loop'
INFO: [SCHED 204-61] Pipelining loop 'broadcast_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'broadcast_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 113.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 114.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/ISIZE' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_int_w' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Port 'fir/ISIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 114.992 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_10s_32s_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-279] Implementing memory 'fir_fir_int_int_int_w_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'fir_Acc_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.426 seconds; current allocated memory: 122.347 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 8.195 seconds; current allocated memory: 122.512 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.563 seconds; peak allocated memory: 877.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 877.174 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'ISIZE': fir.cpp:9:74
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 98.442 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'isample_loop' (fir.cpp:15:2) in function 'fir' completely with a factor of 4 (fir.cpp:15:2)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:12)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:12)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:12)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.172 seconds; current allocated memory: 100.513 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 100.514 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 101.657 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 100.873 MB.
INFO: [XFORM 203-510] Pipelining loop 'broadcast_loop' (fir.cpp:13) in function 'fir' automatically.
INFO: [XFORM 203-510] Pipelining loop 'broadcast_loop' (fir.cpp:13) in function 'fir' automatically.
INFO: [XFORM 203-510] Pipelining loop 'broadcast_loop' (fir.cpp:13) in function 'fir' automatically.
INFO: [XFORM 203-510] Pipelining loop 'broadcast_loop' (fir.cpp:13) in function 'fir' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 121.264 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'Acc' (fir.cpp:22:9)
INFO: [HLS 200-472] Inferring partial write operation for 'Acc' (fir.cpp:24:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 113.661 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'broadcast_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'broadcast_loop'
INFO: [SCHED 204-61] Pipelining loop 'broadcast_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'broadcast_loop'
INFO: [SCHED 204-61] Pipelining loop 'broadcast_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'broadcast_loop'
INFO: [SCHED 204-61] Pipelining loop 'broadcast_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'broadcast_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 113.985 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 114.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/ISIZE' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_int_w' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Port 'fir/ISIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 115.006 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_10s_32s_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-279] Implementing memory 'fir_fir_int_int_int_w_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'fir_Acc_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.978 seconds; current allocated memory: 122.363 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 8.859 seconds; current allocated memory: 122.528 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.069 seconds; peak allocated memory: 877.174 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 877.174 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'ISIZE': fir.cpp:9:74
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.661 seconds; current allocated memory: 98.442 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.284 seconds; current allocated memory: 100.215 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 100.216 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 101.393 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 100.606 MB.
INFO: [XFORM 203-510] Pipelining loop 'broadcast_loop' (fir.cpp:13) in function 'fir' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 120.973 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'Acc' (fir.cpp:22:9)
INFO: [HLS 200-472] Inferring partial write operation for 'Acc' (fir.cpp:24:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 113.162 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'broadcast_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'broadcast_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 113.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 113.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/ISIZE' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_int_w' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Port 'fir/ISIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 114.158 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_10s_32s_32_2_1_Multiplier_1'
INFO: [RTMG 210-279] Implementing memory 'fir_fir_int_int_int_w_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'fir_Acc_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.81 seconds; current allocated memory: 121.176 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 8.702 seconds; current allocated memory: 121.248 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.086 seconds; peak allocated memory: 877.174 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'ISIZE': fir.cpp:9:74
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.654 seconds; current allocated memory: 98.441 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'isample_loop' (fir.cpp:15:2) in function 'fir' completely with a factor of 4 (fir.cpp:15:2)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:12)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:12)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:12)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.104 seconds; current allocated memory: 100.512 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 100.513 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 101.656 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 100.872 MB.
INFO: [XFORM 203-510] Pipelining loop 'broadcast_loop' (fir.cpp:13) in function 'fir' automatically.
INFO: [XFORM 203-510] Pipelining loop 'broadcast_loop' (fir.cpp:13) in function 'fir' automatically.
INFO: [XFORM 203-510] Pipelining loop 'broadcast_loop' (fir.cpp:13) in function 'fir' automatically.
INFO: [XFORM 203-510] Pipelining loop 'broadcast_loop' (fir.cpp:13) in function 'fir' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 121.264 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'Acc' (fir.cpp:22:9)
INFO: [HLS 200-472] Inferring partial write operation for 'Acc' (fir.cpp:24:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 113.659 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'broadcast_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'broadcast_loop'
INFO: [SCHED 204-61] Pipelining loop 'broadcast_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'broadcast_loop'
INFO: [SCHED 204-61] Pipelining loop 'broadcast_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'broadcast_loop'
INFO: [SCHED 204-61] Pipelining loop 'broadcast_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'broadcast_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 113.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 114.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/ISIZE' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_int_w' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Port 'fir/ISIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 115.002 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_10s_32s_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-279] Implementing memory 'fir_fir_int_int_int_w_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'fir_Acc_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.741 seconds; current allocated memory: 122.356 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 8.605 seconds; current allocated memory: 122.521 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.799 seconds; peak allocated memory: 877.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'ISIZE': fir.cpp:9:74
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.552 seconds; current allocated memory: 98.441 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:18:3) in function 'fir' completely with a factor of 15 (fir.cpp:18:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.984 seconds; current allocated memory: 100.364 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 100.365 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 101.498 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 100.752 MB.
INFO: [XFORM 203-510] Pipelining loop 'isample_loop' (fir.cpp:15) in function 'fir' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 121.178 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 113.569 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'isample_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'isample_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 113.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 114.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/ISIZE' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_0' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'fir/ISIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 114.992 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.122 seconds; current allocated memory: 122.618 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 7.648 seconds; current allocated memory: 122.769 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.977 seconds; peak allocated memory: 877.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 877.174 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'ISIZE': fir.cpp:9:74
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.557 seconds; current allocated memory: 98.442 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'isample_loop' (fir.cpp:15:2) in function 'fir' partially with a factor of 2 (fir.cpp:15:2)
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:18:3) in function 'fir' completely with a factor of 15 (fir.cpp:18:3)
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:18:3) in function 'fir' completely with a factor of 15 (fir.cpp:18:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.135 seconds; current allocated memory: 100.465 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 100.466 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 101.577 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 100.838 MB.
INFO: [XFORM 203-510] Pipelining loop 'isample_loop' (fir.cpp:15) in function 'fir' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 121.167 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 113.247 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'isample_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'isample_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.109 seconds; current allocated memory: 113.529 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 113.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/ISIZE' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc_2' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'fir/ISIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 114.264 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.775 seconds; current allocated memory: 121.368 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.324 seconds; current allocated memory: 121.519 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.578 seconds; peak allocated memory: 877.174 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 877.174 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'ISIZE': fir.cpp:9:74
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.664 seconds; current allocated memory: 98.442 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'isample_loop' (fir.cpp:15:2) in function 'fir' completely with a factor of 4 (fir.cpp:15:2)
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:18:3) in function 'fir' completely with a factor of 15 (fir.cpp:18:3)
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:18:3) in function 'fir' completely with a factor of 15 (fir.cpp:18:3)
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:18:3) in function 'fir' completely with a factor of 15 (fir.cpp:18:3)
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:18:3) in function 'fir' completely with a factor of 15 (fir.cpp:18:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.783 seconds; current allocated memory: 100.465 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 100.466 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 101.374 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 100.799 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 120.807 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 112.448 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 112.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 112.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/ISIZE' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'fir/ISIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 112.930 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.562 seconds; current allocated memory: 119.349 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 2 seconds. Elapsed time: 12.8 seconds; current allocated memory: 119.486 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 3 seconds. Total elapsed time: 15.752 seconds; peak allocated memory: 877.174 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'ISIZE': fir.cpp:9:74
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.694 seconds; current allocated memory: 98.441 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop4' (fir.cpp:46:2) in function 'fir' completely with a factor of 15 (fir.cpp:46:2)
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop3' (fir.cpp:37:2) in function 'fir' completely with a factor of 15 (fir.cpp:37:2)
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop2' (fir.cpp:28:2) in function 'fir' completely with a factor of 15 (fir.cpp:28:2)
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop1' (fir.cpp:19:2) in function 'fir' completely with a factor of 15 (fir.cpp:19:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 4.895 seconds; current allocated memory: 101.334 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 101.335 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 102.339 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 101.789 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 121.939 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 113.884 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 114.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 114.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/ISIZE' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'fir/ISIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 114.877 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.098 seconds; current allocated memory: 121.340 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 8.485 seconds; current allocated memory: 121.612 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.086 seconds; peak allocated memory: 877.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 877.174 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.582 seconds; current allocated memory: 97.908 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop4' (fir.cpp:49:2) in function 'fir' completely with a factor of 15 (fir.cpp:49:2)
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop3' (fir.cpp:40:2) in function 'fir' completely with a factor of 15 (fir.cpp:40:2)
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop2' (fir.cpp:31:2) in function 'fir' completely with a factor of 15 (fir.cpp:31:2)
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop1' (fir.cpp:22:2) in function 'fir' completely with a factor of 15 (fir.cpp:22:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.794 seconds; current allocated memory: 101.009 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 101.010 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 102.012 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 101.461 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 121.608 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 113.541 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 113.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 114.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 114.552 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.246 seconds; current allocated memory: 121.259 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 8.362 seconds; current allocated memory: 121.488 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.526 seconds; peak allocated memory: 877.174 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.708 seconds; current allocated memory: 877.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:21:2) in function 'fir' completely with a factor of 15 (fir.cpp:21:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.579 seconds; current allocated memory: 101.139 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 101.140 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 102.142 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 101.594 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 121.743 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 113.677 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 113.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 114.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 114.656 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.808 seconds; current allocated memory: 121.249 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 8.96 seconds; current allocated memory: 121.525 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.206 seconds; peak allocated memory: 877.495 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.795 seconds; current allocated memory: 97.892 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:21:2) in function 'fir' completely with a factor of 15 (fir.cpp:21:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.64 seconds; current allocated memory: 101.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 101.024 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 102.198 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 101.626 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.125 seconds; current allocated memory: 121.964 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 114.134 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 114.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 114.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc4_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 115.634 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.868 seconds; current allocated memory: 122.910 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 8.328 seconds; current allocated memory: 123.152 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.677 seconds; peak allocated memory: 877.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 877.174 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
ERROR: [HLS 207-3741] subscripted value is not an array, pointer, or vector: fir.cpp:25:14
ERROR: [HLS 207-3741] subscripted value is not an array, pointer, or vector: fir.cpp:26:15
ERROR: [HLS 207-3741] subscripted value is not an array, pointer, or vector: fir.cpp:27:15
ERROR: [HLS 207-3741] subscripted value is not an array, pointer, or vector: fir.cpp:28:15
ERROR: [HLS 207-3741] subscripted value is not an array, pointer, or vector: fir.cpp:30:14
ERROR: [HLS 207-3741] subscripted value is not an array, pointer, or vector: fir.cpp:31:14
ERROR: [HLS 207-3741] subscripted value is not an array, pointer, or vector: fir.cpp:32:14
ERROR: [HLS 207-3741] subscripted value is not an array, pointer, or vector: fir.cpp:33:14
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.805 seconds; current allocated memory: 98.991 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.993 seconds; peak allocated memory: 877.174 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.528 seconds; current allocated memory: 97.907 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:22:2) in function 'fir' completely with a factor of 15 (fir.cpp:22:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.776 seconds; current allocated memory: 101.139 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 101.140 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 102.142 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 101.595 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 121.742 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 113.681 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 113.946 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 114.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 114.716 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.901 seconds; current allocated memory: 121.269 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 8.012 seconds; current allocated memory: 121.575 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.168 seconds; peak allocated memory: 877.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 877.174 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 97.908 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:22:2) in function 'fir' completely with a factor of 15 (fir.cpp:22:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.323 seconds; current allocated memory: 100.226 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 100.227 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 101.185 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 100.631 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 120.751 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 112.647 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 113.022 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 113.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 113.811 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.777 seconds; current allocated memory: 120.978 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.566 seconds; current allocated memory: 121.129 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.781 seconds; peak allocated memory: 877.174 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5528] unexpected pragma argument ';', expects identifier: fir.cpp:22:28
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 98.425 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:24:2) in function 'fir' completely with a factor of 15 (fir.cpp:24:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.061 seconds; current allocated memory: 100.363 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 100.364 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 101.511 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 100.764 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fir' (fir.cpp:9).
INFO: [HLS 200-489] Unrolling loop 'batch_loop' (fir.cpp:21) in function 'fir' completely with a factor of 4.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:9)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 120.829 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 112.611 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 112.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 113.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 113.576 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.824 seconds; current allocated memory: 120.465 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 138.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.19 seconds; current allocated memory: 120.631 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.41 seconds; peak allocated memory: 877.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5528] unexpected pragma argument ';', expects identifier: fir.cpp:22:28
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.565 seconds; current allocated memory: 98.426 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:24:2) in function 'fir' completely with a factor of 15 (fir.cpp:24:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.077 seconds; current allocated memory: 100.364 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 100.365 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 101.512 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 100.765 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fir' (fir.cpp:9).
INFO: [HLS 200-489] Unrolling loop 'batch_loop' (fir.cpp:21) in function 'fir' completely with a factor of 32.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:9)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 120.862 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 112.626 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 112.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 113.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_31s_5ns_31_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_8ns_31_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_9ns_31_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 113.629 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_31s_5ns_31_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_31s_8ns_31_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_31s_9ns_31_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.782 seconds; current allocated memory: 120.486 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 7.412 seconds; current allocated memory: 120.680 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.811 seconds; peak allocated memory: 877.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 97.907 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:24:2) in function 'fir' completely with a factor of 15 (fir.cpp:24:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.93 seconds; current allocated memory: 100.211 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 100.212 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 101.393 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 100.649 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fir' (fir.cpp:9).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'batch_loop' (fir.cpp:21) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'batch_loop' (fir.cpp:21) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'batch_loop' (fir.cpp:21) in function 'fir' completely with a factor of 4.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:9)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 120.728 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 112.510 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 112.825 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 113.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 113.512 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.738 seconds; current allocated memory: 120.409 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 138.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.88 seconds; current allocated memory: 120.619 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.108 seconds; peak allocated memory: 877.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 97.907 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'batch_loop' (fir.cpp:21:2) in function 'fir' completely with a factor of 4 (fir.cpp:21:2)
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:24:2) in function 'fir' completely with a factor of 15 (fir.cpp:24:2)
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:24:2) in function 'fir' completely with a factor of 15 (fir.cpp:24:2)
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:24:2) in function 'fir' completely with a factor of 15 (fir.cpp:24:2)
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:24:2) in function 'fir' completely with a factor of 15 (fir.cpp:24:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.918 seconds; current allocated memory: 100.258 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 100.259 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 101.150 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 100.589 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 120.592 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 112.239 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 112.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 112.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 112.792 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.344 seconds; current allocated memory: 119.228 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 6.23 seconds; current allocated memory: 119.380 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.785 seconds; peak allocated memory: 877.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 97.914 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:24:2) in function 'fir' completely with a factor of 15 (fir.cpp:24:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.928 seconds; current allocated memory: 100.211 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 100.211 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 101.374 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 100.642 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fir' (fir.cpp:9).
INFO: [HLS 200-489] Unrolling loop 'batch_loop' (fir.cpp:21) in function 'fir' completely with a factor of 4.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:9)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 120.723 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 112.505 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 112.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 113.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 113.507 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.721 seconds; current allocated memory: 120.404 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 138.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.801 seconds; current allocated memory: 120.614 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.873 seconds; peak allocated memory: 877.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 97.907 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:24:2) in function 'fir' completely with a factor of 15 (fir.cpp:24:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.132 seconds; current allocated memory: 100.211 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 100.211 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 101.374 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 100.642 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fir' (fir.cpp:9).
INFO: [HLS 200-489] Unrolling loop 'batch_loop' (fir.cpp:21) in function 'fir' completely with a factor of 4.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:9)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 120.723 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 112.505 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 112.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 113.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 113.507 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.815 seconds; current allocated memory: 120.404 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 138.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.202 seconds; current allocated memory: 120.614 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.537 seconds; peak allocated memory: 877.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.535 seconds; current allocated memory: 97.907 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:24:2) in function 'fir' completely with a factor of 15 (fir.cpp:24:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.252 seconds; current allocated memory: 100.211 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 100.212 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 101.374 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 100.643 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fir' (fir.cpp:9).
INFO: [HLS 200-489] Unrolling loop 'batch_loop' (fir.cpp:21) in function 'fir' completely with a factor of 4.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:9)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 120.723 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 112.505 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 112.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 113.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 113.507 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.925 seconds; current allocated memory: 120.404 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 138.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.433 seconds; current allocated memory: 120.614 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.724 seconds; peak allocated memory: 877.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.08 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 97.907 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:32:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:37:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.265 seconds; current allocated memory: 100.146 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 100.146 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 101.309 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 100.556 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fir' (fir.cpp:9).
INFO: [HLS 200-489] Unrolling loop 'batch_loop' (fir.cpp:21) in function 'fir' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'broadcast_loop' (fir.cpp:17) in function 'fir' completely with a factor of 15.
INFO: [XFORM 203-102] Partitioning array 'Acc1' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:9)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 120.626 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 112.417 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 112.747 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 112.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 113.434 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.86 seconds; current allocated memory: 120.347 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 138.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.424 seconds; current allocated memory: 120.492 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.717 seconds; peak allocated memory: 877.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.505 seconds; current allocated memory: 97.907 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:35:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.122 seconds; current allocated memory: 100.146 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 100.146 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 101.310 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 100.556 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fir' (fir.cpp:9).
INFO: [HLS 200-489] Unrolling loop 'batch_loop' (fir.cpp:21) in function 'fir' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'broadcast_loop' (fir.cpp:17) in function 'fir' completely with a factor of 15.
INFO: [XFORM 203-102] Partitioning array 'Acc1' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:9)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 120.626 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 112.417 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 112.747 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 112.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 113.434 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.81 seconds; current allocated memory: 120.331 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 138.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.203 seconds; current allocated memory: 120.493 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.467 seconds; peak allocated memory: 877.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.081 seconds; current allocated memory: 877.187 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 97.889 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:35:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.325 seconds; current allocated memory: 100.128 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 100.129 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 101.292 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 100.538 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fir' (fir.cpp:9).
INFO: [HLS 200-489] Unrolling loop 'batch_loop' (fir.cpp:21) in function 'fir' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'broadcast_loop' (fir.cpp:17) in function 'fir' completely with a factor of 15.
INFO: [XFORM 203-102] Partitioning array 'Acc1' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:9)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 120.608 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 112.399 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 112.745 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 112.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 113.448 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.211 seconds; current allocated memory: 120.345 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 138.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 8.093 seconds; current allocated memory: 120.506 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.434 seconds; peak allocated memory: 877.187 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 877.174 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 877.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:11)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:35:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.899 seconds; current allocated memory: 100.146 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 100.147 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 101.309 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 100.555 MB.
INFO: [XFORM 203-510] Pipelining loop 'batch_loop' (fir.cpp:21) in function 'fir' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'batch_loop' (fir.cpp:21) in function 'fir' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'broadcast_loop' (fir.cpp:17) in function 'fir' completely with a factor of 15.
INFO: [XFORM 203-102] Partitioning array 'Acc1' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 120.951 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 113.333 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'batch_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'batch_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 113.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 114.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 114.569 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.808 seconds; current allocated memory: 121.832 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.936 seconds; current allocated memory: 121.992 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.014 seconds; peak allocated memory: 877.495 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 877.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:23:3) in function 'fir' completely with a factor of 15 (fir.cpp:23:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.128 seconds; current allocated memory: 100.211 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 100.211 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.036 seconds; current allocated memory: 101.373 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 100.641 MB.
INFO: [XFORM 203-510] Pipelining loop 'batch_loop' (fir.cpp:21) in function 'fir' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 121.062 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 113.441 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'batch_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'batch_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 113.873 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 114.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 114.903 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.137 seconds; current allocated memory: 122.518 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.483 seconds; current allocated memory: 122.668 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.559 seconds; peak allocated memory: 877.495 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 97.914 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:23:3) in function 'fir' completely with a factor of 15 (fir.cpp:23:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.104 seconds; current allocated memory: 100.211 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 100.212 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 101.374 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 100.643 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fir' (fir.cpp:9).
INFO: [HLS 200-489] Unrolling loop 'batch_loop' (fir.cpp:21) in function 'fir' completely with a factor of 4.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:9)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 120.723 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 112.505 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 112.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 113.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 113.507 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.329 seconds; current allocated memory: 120.404 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 138.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.641 seconds; current allocated memory: 120.614 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.786 seconds; peak allocated memory: 877.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 877.174 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 877.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:27:11)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:28:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.158 seconds; current allocated memory: 100.146 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 100.147 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 101.310 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 100.556 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fir' (fir.cpp:9).
INFO: [HLS 200-489] Unrolling loop 'batch_loop' (fir.cpp:21) in function 'fir' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'broadcast_loop' (fir.cpp:17) in function 'fir' completely with a factor of 15.
INFO: [XFORM 203-102] Partitioning array 'Acc1' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:9)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 120.626 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 112.417 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 112.747 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 112.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.125 seconds; current allocated memory: 113.435 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.809 seconds; current allocated memory: 120.332 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 138.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.1 seconds; current allocated memory: 120.493 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.193 seconds; peak allocated memory: 877.495 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.503 seconds; current allocated memory: 97.907 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:27:11)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:28:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.05 seconds; current allocated memory: 100.146 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 100.147 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 101.309 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 100.556 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fir' (fir.cpp:9).
INFO: [HLS 200-489] Unrolling loop 'batch_loop' (fir.cpp:21) in function 'fir' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'broadcast_loop' (fir.cpp:17) in function 'fir' completely with a factor of 15.
INFO: [XFORM 203-102] Partitioning array 'Acc1' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:9)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.234 seconds; current allocated memory: 120.826 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 112.603 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 112.928 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 113.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_31s_5ns_31_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_8ns_31_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_9ns_31_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 113.657 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_31s_5ns_31_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_31s_8ns_31_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_31s_9ns_31_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.787 seconds; current allocated memory: 120.567 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 7.204 seconds; current allocated memory: 120.713 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.593 seconds; peak allocated memory: 877.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.529 seconds; current allocated memory: 97.907 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:11)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:27:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.073 seconds; current allocated memory: 100.146 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 100.146 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 101.309 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 100.556 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fir' (fir.cpp:9).
INFO: [HLS 200-489] Unrolling loop 'batch_loop' (fir.cpp:20) in function 'fir' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'broadcast_loop' (fir.cpp:17) in function 'fir' completely with a factor of 15.
INFO: [XFORM 203-102] Partitioning array 'Acc1' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:9)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 120.626 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 112.417 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 112.747 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 112.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 113.434 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.225 seconds; current allocated memory: 120.331 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 138.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.546 seconds; current allocated memory: 120.492 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.797 seconds; peak allocated memory: 877.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.078 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.615 seconds; current allocated memory: 97.907 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:11)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.31 seconds; current allocated memory: 100.177 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 100.178 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 101.310 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 100.557 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fir' (fir.cpp:9).
INFO: [HLS 200-489] Unrolling loop 'batch_loop' (fir.cpp:23) in function 'fir' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'broadcast_loop' (fir.cpp:15) in function 'fir' completely with a factor of 15.
INFO: [XFORM 203-102] Partitioning array 'Acc1' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:9)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 120.642 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 112.419 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 112.765 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 112.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 113.452 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.082 seconds; current allocated memory: 120.349 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 138.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 7.822 seconds; current allocated memory: 120.511 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.39 seconds; peak allocated memory: 877.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.806 seconds; current allocated memory: 97.892 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:11)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.452 seconds; current allocated memory: 100.161 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 100.162 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 101.294 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 100.541 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fir' (fir.cpp:9).
INFO: [HLS 200-489] Unrolling loop 'batch_loop' (fir.cpp:23) in function 'fir' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'broadcast_loop' (fir.cpp:15) in function 'fir' completely with a factor of 15.
INFO: [XFORM 203-102] Partitioning array 'Acc1' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:9)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 120.626 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 112.403 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 112.765 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 112.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 113.452 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.363 seconds; current allocated memory: 120.349 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 138.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.527 seconds; current allocated memory: 120.495 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.706 seconds; peak allocated memory: 877.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.822 seconds; current allocated memory: 97.892 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:11)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.884 seconds; current allocated memory: 100.161 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 100.162 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 101.310 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 100.557 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fir' (fir.cpp:9).
INFO: [HLS 200-489] Unrolling loop 'batch_loop' (fir.cpp:23) in function 'fir' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'broadcast_loop' (fir.cpp:15) in function 'fir' completely with a factor of 15.
INFO: [XFORM 203-102] Partitioning array 'Acc1' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:9)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 120.627 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 112.404 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 112.765 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 112.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 113.453 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.936 seconds; current allocated memory: 120.349 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 138.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.671 seconds; current allocated memory: 120.511 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.335 seconds; peak allocated memory: 877.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 877.174 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 877.480 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:11)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:32:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.018 seconds; current allocated memory: 100.161 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 100.162 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 101.310 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 100.557 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fir' (fir.cpp:9).
INFO: [HLS 200-489] Unrolling loop 'batch_loop' (fir.cpp:24) in function 'fir' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'broadcast_loop' (fir.cpp:19) in function 'fir' completely with a factor of 15.
INFO: [XFORM 203-102] Partitioning array 'Acc1' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:9)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 120.627 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 112.404 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 112.765 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 112.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 113.453 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.745 seconds; current allocated memory: 120.350 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 138.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.028 seconds; current allocated memory: 120.511 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.241 seconds; peak allocated memory: 877.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
ERROR: [HLS 207-5488] RAM_2P + memory is not valid value for option BIND_STORAGE's option 'type + impl': fir.cpp:11:47
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.778 seconds; current allocated memory: 98.988 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 3.044 seconds; peak allocated memory: 877.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 877.174 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 97.899 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:11)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:32:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.087 seconds; current allocated memory: 100.162 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 100.163 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 101.310 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 100.557 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fir' (fir.cpp:9).
INFO: [HLS 200-489] Unrolling loop 'batch_loop' (fir.cpp:24) in function 'fir' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'broadcast_loop' (fir.cpp:19) in function 'fir' completely with a factor of 15.
INFO: [XFORM 203-102] Partitioning array 'Acc1' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:9)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 120.627 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 112.404 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 112.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.118 seconds; current allocated memory: 112.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 113.453 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.682 seconds; current allocated memory: 120.350 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 138.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.112 seconds; current allocated memory: 120.511 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.296 seconds; peak allocated memory: 877.174 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 877.480 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:11)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:32:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.887 seconds; current allocated memory: 100.161 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 100.162 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 101.310 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 100.557 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fir' (fir.cpp:9).
INFO: [HLS 200-489] Unrolling loop 'batch_loop' (fir.cpp:24) in function 'fir' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'broadcast_loop' (fir.cpp:19) in function 'fir' completely with a factor of 15.
INFO: [XFORM 203-102] Partitioning array 'Acc1' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:9)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 120.627 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 112.404 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 112.765 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 112.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.125 seconds; current allocated memory: 113.453 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.693 seconds; current allocated memory: 120.350 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 138.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.758 seconds; current allocated memory: 120.511 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.982 seconds; peak allocated memory: 877.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 877.480 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:11)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:32:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.902 seconds; current allocated memory: 100.161 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 100.162 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 101.310 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 100.557 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fir' (fir.cpp:9).
INFO: [HLS 200-489] Unrolling loop 'batch_loop' (fir.cpp:24) in function 'fir' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'broadcast_loop' (fir.cpp:19) in function 'fir' completely with a factor of 15.
INFO: [XFORM 203-102] Partitioning array 'Acc1' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:9)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 120.627 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 112.404 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 112.765 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 112.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 113.453 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.884 seconds; current allocated memory: 120.349 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 138.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.964 seconds; current allocated memory: 120.511 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.218 seconds; peak allocated memory: 877.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'buffer': fir.cpp:28
ERROR: [HLS 214-124] use of undeclared identifier 'buffer': fir.cpp:32
ERROR: [HLS 214-124] use of undeclared identifier 'buffer': fir.cpp:34
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.626 seconds; current allocated memory: 98.972 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 3.187 seconds; peak allocated memory: 877.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': fir.cpp:12:23
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.483 seconds; current allocated memory: 878.029 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:34:11)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:35:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.78 seconds; current allocated memory: 100.230 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 100.231 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 101.384 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 100.613 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fir' (fir.cpp:9).
INFO: [HLS 200-489] Unrolling loop 'batch_loop' (fir.cpp:27) in function 'fir' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'broadcast_loop' (fir.cpp:22) in function 'fir' completely with a factor of 15.
INFO: [XFORM 203-102] Partitioning array 'Acc1' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:9)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 120.701 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 112.477 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 112.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 112.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 113.490 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.77 seconds; current allocated memory: 120.371 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 138.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.751 seconds; current allocated memory: 120.532 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.885 seconds; peak allocated memory: 878.029 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': fir.cpp:12:23
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': fir.cpp:13:23
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.47 seconds; current allocated memory: 878.045 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:35:11)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:36:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.002 seconds; current allocated memory: 100.231 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 100.232 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 101.369 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 100.612 MB.
INFO: [XFORM 203-510] Pipelining loop 'batch_loop' (fir.cpp:28) in function 'fir' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'batch_loop' (fir.cpp:28) in function 'fir' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'broadcast_loop' (fir.cpp:23) in function 'fir' completely with a factor of 15.
INFO: [XFORM 203-102] Partitioning array 'Acc1' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 121.026 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 113.394 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'batch_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'batch_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 113.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 114.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 114.625 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.783 seconds; current allocated memory: 121.910 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.029 seconds; current allocated memory: 122.069 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.195 seconds; peak allocated memory: 878.045 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.429 seconds; current allocated memory: 877.479 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:35:11)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:36:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.892 seconds; current allocated memory: 100.161 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 100.162 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 101.314 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 100.557 MB.
INFO: [XFORM 203-510] Pipelining loop 'batch_loop' (fir.cpp:28) in function 'fir' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'batch_loop' (fir.cpp:28) in function 'fir' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'broadcast_loop' (fir.cpp:23) in function 'fir' completely with a factor of 15.
INFO: [XFORM 203-102] Partitioning array 'Acc1' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 120.955 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 113.324 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'batch_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'batch_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 113.755 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 114.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 114.591 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.881 seconds; current allocated memory: 121.855 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.954 seconds; current allocated memory: 122.015 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.174 seconds; peak allocated memory: 877.479 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': fir.cpp:12:23
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': fir.cpp:13:23
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 878.046 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:35:11)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:36:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.806 seconds; current allocated memory: 100.231 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 100.232 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 101.369 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 100.613 MB.
INFO: [XFORM 203-510] Pipelining loop 'batch_loop' (fir.cpp:28) in function 'fir' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'batch_loop' (fir.cpp:28) in function 'fir' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'broadcast_loop' (fir.cpp:23) in function 'fir' completely with a factor of 15.
INFO: [XFORM 203-102] Partitioning array 'Acc1' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 121.026 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 113.394 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'batch_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'batch_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 113.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 114.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 114.625 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.983 seconds; current allocated memory: 121.926 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7 seconds; current allocated memory: 122.070 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.224 seconds; peak allocated memory: 878.046 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': fir.cpp:12:23
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': fir.cpp:13:23
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 878.045 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:35:11)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:36:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.816 seconds; current allocated memory: 100.231 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 100.232 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 101.369 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 100.612 MB.
INFO: [XFORM 203-510] Pipelining loop 'batch_loop' (fir.cpp:28) in function 'fir' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'batch_loop' (fir.cpp:28) in function 'fir' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'broadcast_loop' (fir.cpp:23) in function 'fir' completely with a factor of 15.
INFO: [XFORM 203-102] Partitioning array 'Acc1' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 121.026 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 113.394 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'batch_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'batch_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 113.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 114.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 114.625 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.935 seconds; current allocated memory: 121.925 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.074 seconds; current allocated memory: 122.069 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.282 seconds; peak allocated memory: 878.045 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': fir.cpp:12:23
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': fir.cpp:13:23
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.449 seconds; current allocated memory: 878.045 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:35:11)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:36:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.016 seconds; current allocated memory: 100.231 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 100.232 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 101.370 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 100.614 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fir' (fir.cpp:9).
INFO: [HLS 200-489] Unrolling loop 'batch_loop' (fir.cpp:28) in function 'fir' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'broadcast_loop' (fir.cpp:23) in function 'fir' completely with a factor of 15.
INFO: [XFORM 203-102] Partitioning array 'Acc1' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:9)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 120.701 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 112.478 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 112.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 113.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 113.506 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.871 seconds; current allocated memory: 120.416 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 138.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.069 seconds; current allocated memory: 120.549 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.317 seconds; peak allocated memory: 878.045 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': fir.cpp:12:23
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': fir.cpp:13:23
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 878.045 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:35:11)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:36:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.77 seconds; current allocated memory: 100.231 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 100.232 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 101.370 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 100.614 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fir' (fir.cpp:9).
INFO: [HLS 200-489] Unrolling loop 'batch_loop' (fir.cpp:28) in function 'fir' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'broadcast_loop' (fir.cpp:23) in function 'fir' completely with a factor of 15.
INFO: [XFORM 203-102] Partitioning array 'Acc1' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:9)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 120.701 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 112.478 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 112.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 113.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 113.506 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.793 seconds; current allocated memory: 120.416 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 138.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.697 seconds; current allocated memory: 120.549 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.895 seconds; peak allocated memory: 878.045 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': fir.cpp:12:23
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': fir.cpp:13:23
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.474 seconds; current allocated memory: 878.045 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:35:11)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:36:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.856 seconds; current allocated memory: 100.231 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 100.232 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 101.370 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 100.614 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fir' (fir.cpp:9).
INFO: [HLS 200-489] Unrolling loop 'batch_loop' (fir.cpp:28) in function 'fir' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'broadcast_loop' (fir.cpp:23) in function 'fir' completely with a factor of 15.
INFO: [XFORM 203-102] Partitioning array 'Acc1' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:9)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 120.701 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 112.478 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 112.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 113.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 113.506 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.846 seconds; current allocated memory: 120.416 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 138.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 6.874 seconds; current allocated memory: 120.549 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.182 seconds; peak allocated memory: 878.045 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': fir.cpp:12:31
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': fir.cpp:13:32
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.594 seconds; current allocated memory: 98.458 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:35:11)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:36:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.897 seconds; current allocated memory: 100.231 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 100.232 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 101.370 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 100.614 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fir' (fir.cpp:9).
INFO: [HLS 200-489] Unrolling loop 'batch_loop' (fir.cpp:28) in function 'fir' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'broadcast_loop' (fir.cpp:23) in function 'fir' completely with a factor of 15.
INFO: [XFORM 203-102] Partitioning array 'Acc1' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:9)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 120.702 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 112.479 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 112.804 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 113.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 113.507 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.848 seconds; current allocated memory: 120.417 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 138.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.043 seconds; current allocated memory: 120.549 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.793 seconds; peak allocated memory: 877.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
ERROR: [HLS 207-5503] The 'mode' option of the 'HLS interface' pragma is either missing or set to incorrect position. Pls guarantee to put it following closely INTERFACE.: fir.cpp:12:9
ERROR: [HLS 207-5503] The 'mode' option of the 'HLS interface' pragma is either missing or set to incorrect position. Pls guarantee to put it following closely INTERFACE.: fir.cpp:13:9
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.733 seconds; current allocated memory: 99.006 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 3.106 seconds; peak allocated memory: 877.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': fir.cpp:12:31
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': fir.cpp:13:32
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.468 seconds; current allocated memory: 878.045 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:35:11)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:36:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.836 seconds; current allocated memory: 100.231 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 100.232 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 101.369 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 100.613 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fir' (fir.cpp:9).
INFO: [HLS 200-489] Unrolling loop 'batch_loop' (fir.cpp:28) in function 'fir' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'broadcast_loop' (fir.cpp:23) in function 'fir' completely with a factor of 15.
INFO: [XFORM 203-102] Partitioning array 'Acc1' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:9)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 120.701 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 112.478 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 112.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 113.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 113.506 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.821 seconds; current allocated memory: 120.416 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 138.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.846 seconds; current allocated memory: 120.549 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.093 seconds; peak allocated memory: 878.045 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': fir.cpp:12:31
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': fir.cpp:13:32
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.467 seconds; current allocated memory: 878.045 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:35:11)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:36:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.902 seconds; current allocated memory: 100.231 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 100.232 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 101.370 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 100.614 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fir' (fir.cpp:9).
INFO: [HLS 200-489] Unrolling loop 'batch_loop' (fir.cpp:28) in function 'fir' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'broadcast_loop' (fir.cpp:23) in function 'fir' completely with a factor of 15.
INFO: [XFORM 203-102] Partitioning array 'Acc1' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:9)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 120.701 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 112.478 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 112.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 113.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 113.506 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.957 seconds; current allocated memory: 120.416 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 138.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 6.998 seconds; current allocated memory: 120.549 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.241 seconds; peak allocated memory: 878.045 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.076 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5498] the 'dim' option to 'Stream' pragma is not supported and will be ignored: fir.cpp:10:45
WARNING: [HLS 207-5498] the 'dim' option to 'Stream' pragma is not supported and will be ignored: fir.cpp:11:46
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': fir.cpp:13:31
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': fir.cpp:14:32
WARNING: [HLS 207-5515] Invalid variable in '#pragma HLS stream': expect variable to have 'hls::stream' type: fir.cpp:10:29
WARNING: [HLS 207-5515] Invalid variable in '#pragma HLS stream': expect variable to have 'hls::stream' type: fir.cpp:11:29
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.628 seconds; current allocated memory: 98.538 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:35:11)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:36:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.994 seconds; current allocated memory: 100.283 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 100.283 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 101.431 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 100.662 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fir' (fir.cpp:9).
INFO: [HLS 200-489] Unrolling loop 'batch_loop' (fir.cpp:29) in function 'fir' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'broadcast_loop' (fir.cpp:24) in function 'fir' completely with a factor of 15.
INFO: [XFORM 203-102] Partitioning array 'Acc1' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:9)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 120.747 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 112.552 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 112.861 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 113.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 113.519 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.175 seconds; current allocated memory: 120.458 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 138.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.499 seconds; current allocated memory: 120.546 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.85 seconds; peak allocated memory: 877.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': fir.cpp:13:31
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': fir.cpp:14:32
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.809 seconds; current allocated memory: 98.458 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (fir.cpp:10:9)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (fir.cpp:9:71)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:35:11)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:36:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.91 seconds; current allocated memory: 100.249 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 100.250 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 101.397 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 100.628 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fir' (fir.cpp:9).
INFO: [HLS 200-489] Unrolling loop 'batch_loop' (fir.cpp:29) in function 'fir' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'broadcast_loop' (fir.cpp:24) in function 'fir' completely with a factor of 15.
INFO: [XFORM 203-102] Partitioning array 'Acc1' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:9)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 120.698 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 112.489 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 112.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 113.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 113.501 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.242 seconds; current allocated memory: 120.382 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 138.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 7.715 seconds; current allocated memory: 120.544 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.066 seconds; peak allocated memory: 877.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': fir.cpp:13:23
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': fir.cpp:14:23
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.055 seconds; current allocated memory: 98.458 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (fir.cpp:10:9)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (fir.cpp:9:71)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:35:11)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:36:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.023 seconds; current allocated memory: 100.248 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 100.249 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.604 seconds; current allocated memory: 101.397 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 100.628 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fir' (fir.cpp:9).
INFO: [HLS 200-489] Unrolling loop 'batch_loop' (fir.cpp:29) in function 'fir' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'broadcast_loop' (fir.cpp:24) in function 'fir' completely with a factor of 15.
INFO: [XFORM 203-102] Partitioning array 'Acc1' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:9)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 120.698 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 112.489 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 112.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 113.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 113.501 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.298 seconds; current allocated memory: 120.382 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 138.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 16.395 seconds; current allocated memory: 120.543 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 3 seconds. Total elapsed time: 22.823 seconds; peak allocated memory: 877.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 97.585 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5335] Only for/while loops support the 'Unroll ': fir.cpp:25:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.332 seconds; current allocated memory: 98.994 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'batch_loop' (fir.cpp:21:2) in function 'fir' completely with a factor of 4 (fir.cpp:21:2)
WARNING: [HLS 214-189] Pipeline directive for loop 'batch_loop' (fir.cpp:21:2) in function 'fir' has been removed because the loop is unrolled completely (fir.cpp:21:2)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:11)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:12)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:11)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:12)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:11)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:12)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:11)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.575 seconds; current allocated memory: 100.529 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 100.530 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.725 seconds; current allocated memory: 101.646 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 100.875 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (fir.cpp:18) in function 'fir' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (fir.cpp:18) in function 'fir' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (fir.cpp:18) in function 'fir' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (fir.cpp:18) in function 'fir' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 121.244 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'Acc1' (fir.cpp:28:12)
INFO: [HLS 200-472] Inferring partial write operation for 'Acc1' (fir.cpp:30:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 113.623 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 113.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 114.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'fir_int_int_w' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Generating core module 'mul_10s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 115.000 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_10s_32s_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-279] Implementing memory 'fir_fir_int_int_w_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'fir_Acc1_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.455 seconds; current allocated memory: 122.306 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 19.791 seconds; current allocated memory: 122.441 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 4 seconds. Total elapsed time: 30.119 seconds; peak allocated memory: 122.306 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 877.174 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 97.892 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'batch_loop' (fir.cpp:21:2) in function 'fir' completely with a factor of 4 (fir.cpp:21:2)
WARNING: [HLS 214-189] Pipeline directive for loop 'batch_loop' (fir.cpp:21:2) in function 'fir' has been removed because the loop is unrolled completely (fir.cpp:21:2)
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:25:3) in function 'fir' completely with a factor of 15 (fir.cpp:25:3)
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:25:3) in function 'fir' completely with a factor of 15 (fir.cpp:25:3)
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:25:3) in function 'fir' completely with a factor of 15 (fir.cpp:25:3)
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:25:3) in function 'fir' completely with a factor of 15 (fir.cpp:25:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.056 seconds; current allocated memory: 100.246 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 100.246 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 101.167 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 100.591 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 120.611 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 112.235 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 112.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 112.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 112.740 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.013 seconds; current allocated memory: 119.197 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 8.557 seconds; current allocated memory: 119.349 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 3 seconds. Total elapsed time: 11.26 seconds; peak allocated memory: 877.174 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 877.174 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.836 seconds; current allocated memory: 97.892 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'batch_loop' (fir.cpp:21:2) in function 'fir' completely with a factor of 4 (fir.cpp:21:2)
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:24:3) in function 'fir' completely with a factor of 15 (fir.cpp:24:3)
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:24:3) in function 'fir' completely with a factor of 15 (fir.cpp:24:3)
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:24:3) in function 'fir' completely with a factor of 15 (fir.cpp:24:3)
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:24:3) in function 'fir' completely with a factor of 15 (fir.cpp:24:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.989 seconds; current allocated memory: 100.260 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 100.261 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 101.181 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 100.605 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 120.625 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 112.249 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 112.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 112.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 112.754 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.787 seconds; current allocated memory: 119.211 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.241 seconds; current allocated memory: 119.347 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.006 seconds; peak allocated memory: 877.174 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 877.174 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.756 seconds; current allocated memory: 97.892 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:24:3) in function 'fir' completely with a factor of 15 (fir.cpp:24:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.907 seconds; current allocated memory: 100.211 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 100.212 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 101.393 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 100.649 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 121.065 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 113.440 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'batch_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'batch_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 113.841 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 114.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 114.870 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.361 seconds; current allocated memory: 122.516 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 9.179 seconds; current allocated memory: 122.666 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 11.934 seconds; peak allocated memory: 877.174 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 877.174 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.061 seconds; current allocated memory: 97.892 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:24:3) in function 'fir' completely with a factor of 15 (fir.cpp:24:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.884 seconds; current allocated memory: 100.211 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 100.212 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 101.374 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 100.643 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fir' (fir.cpp:9).
INFO: [HLS 200-489] Unrolling loop 'batch_loop' (fir.cpp:22) in function 'fir' completely with a factor of 4.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (fir.cpp:9)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 120.723 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 112.501 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 112.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 112.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 113.488 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.415 seconds; current allocated memory: 120.401 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 138.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 10.54 seconds; current allocated memory: 120.610 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 13.398 seconds; peak allocated memory: 877.174 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 97.586 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'i': fir.cpp:26
ERROR: [HLS 214-124] use of undeclared identifier 'i': fir.cpp:28
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.193 seconds; current allocated memory: 98.987 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.522 seconds; peak allocated memory: 98.666 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 877.174 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.869 seconds; current allocated memory: 97.892 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:23:3) in function 'fir' completely with a factor of 15 (fir.cpp:23:3)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:28:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.491 seconds; current allocated memory: 100.330 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 100.331 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.741 seconds; current allocated memory: 101.283 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 100.689 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 120.792 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'Acc1' (fir.cpp:26:10)
INFO: [HLS 200-472] Inferring partial write operation for 'Acc1' (fir.cpp:28:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 112.758 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('Acc1_load_13', fir.cpp:26) on array 'Acc1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Acc1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 23, Depth = 23, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 113.119 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 113.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 114.085 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_2'
INFO: [RTMG 210-278] Implementing memory 'fir_Acc1_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.416 seconds; current allocated memory: 121.488 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 16.201 seconds; current allocated memory: 121.625 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 18.821 seconds; peak allocated memory: 877.174 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 877.174 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.951 seconds; current allocated memory: 97.892 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:23:3) in function 'fir' completely with a factor of 15 (fir.cpp:23:3)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:28:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.354 seconds; current allocated memory: 100.330 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 100.331 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 101.287 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 100.692 MB.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'Acc1'  in dimension 1: conflict with resource constraint assignment.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 120.799 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'Acc1' (fir.cpp:26:10)
INFO: [HLS 200-472] Inferring partial write operation for 'Acc1' (fir.cpp:28:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 112.761 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('Acc1_load_13', fir.cpp:26) on array 'Acc1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Acc1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 23, Depth = 23, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 113.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 113.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 114.088 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_2'
INFO: [RTMG 210-278] Implementing memory 'fir_Acc1_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.695 seconds; current allocated memory: 121.492 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 10.203 seconds; current allocated memory: 121.629 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 12.967 seconds; peak allocated memory: 877.174 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 877.174 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.189 seconds; current allocated memory: 97.892 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:22:3) in function 'fir' completely with a factor of 15 (fir.cpp:22:3)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:27:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.999 seconds; current allocated memory: 100.330 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 100.331 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 101.286 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 100.692 MB.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'Acc1'  in dimension 1: conflict with resource constraint assignment.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 120.798 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'Acc1' (fir.cpp:25:10)
INFO: [HLS 200-472] Inferring partial write operation for 'Acc1' (fir.cpp:27:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 112.761 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('Acc1_load_13', fir.cpp:25) on array 'Acc1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Acc1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 23, Depth = 23, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 113.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 113.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 114.088 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_2'
INFO: [RTMG 210-278] Implementing memory 'fir_Acc1_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.845 seconds; current allocated memory: 121.492 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 10.386 seconds; current allocated memory: 121.629 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 13.346 seconds; peak allocated memory: 877.174 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 877.174 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.147 seconds; current allocated memory: 97.892 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:21:3) in function 'fir' completely with a factor of 15 (fir.cpp:21:3)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.312 seconds; current allocated memory: 100.330 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 100.331 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 101.283 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 100.690 MB.
INFO: [XFORM 203-101] Partitioning array 'Acc1'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 120.794 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 112.707 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 113.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 113.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.452 seconds; current allocated memory: 113.818 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.418 seconds; current allocated memory: 120.954 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 10.242 seconds; current allocated memory: 121.107 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 13.205 seconds; peak allocated memory: 877.174 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 877.174 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': fir.cpp:10:23
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': fir.cpp:11:23
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.443 seconds; current allocated memory: 98.458 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:19:3) in function 'fir' completely with a factor of 15 (fir.cpp:19:3)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.99 seconds; current allocated memory: 100.546 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 100.546 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 101.482 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'fir' (fir.cpp:9) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 100.891 MB.
INFO: [XFORM 203-101] Partitioning array 'Acc1'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 120.981 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 112.732 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 112.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 113.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'fir/out_r' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 113.537 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.001 seconds; current allocated memory: 120.047 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 9.291 seconds; current allocated memory: 120.200 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 12.147 seconds; peak allocated memory: 877.174 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 877.174 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'A': fir.cpp:10
ERROR: [HLS 214-124] use of undeclared identifier 'B': fir.cpp:11
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.924 seconds; current allocated memory: 99.002 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 3.737 seconds; peak allocated memory: 877.174 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 877.174 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 214-140] Array stream parameter 'in' in function 'fir' may require the 'volatile' qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: fir.cpp:9
WARNING: [HLS 214-140] Array stream parameter 'out' in function 'fir' may require the 'volatile' qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: fir.cpp:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.141 seconds; current allocated memory: 99.012 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:19:3) in function 'fir' completely with a factor of 15 (fir.cpp:19:3)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.819 seconds; current allocated memory: 100.515 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 100.516 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 101.467 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'fir' (fir.cpp:9) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 100.876 MB.
INFO: [XFORM 203-101] Partitioning array 'Acc1'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 120.951 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 112.702 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 112.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 113.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'fir/out_r' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 113.507 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.918 seconds; current allocated memory: 120.064 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 8.71 seconds; current allocated memory: 120.232 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 3 seconds. Total elapsed time: 11.564 seconds; peak allocated memory: 877.174 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 877.174 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.757 seconds; current allocated memory: 97.892 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:19:3) in function 'fir' completely with a factor of 15 (fir.cpp:19:3)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:22:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:24:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.794 seconds; current allocated memory: 100.330 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 100.331 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 101.287 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'fir' (fir.cpp:9) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 100.697 MB.
INFO: [XFORM 203-101] Partitioning array 'Acc1'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 120.775 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 112.558 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 112.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 112.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'in_r' and 'out_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 113.487 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.37 seconds; current allocated memory: 120.692 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 8.998 seconds; current allocated memory: 120.857 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 11.909 seconds; peak allocated memory: 877.174 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 15.293 seconds; current allocated memory: 97.729 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.567 seconds; current allocated memory: 97.742 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.401 seconds; current allocated memory: 97.729 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.28 seconds; current allocated memory: 97.709 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.217 seconds; current allocated memory: 97.708 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 97.586 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.792 seconds; current allocated memory: 99.024 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<10, true>::mult operator*<12, true, 10, true>(ap_int_base<12, true> const&, ap_int_base<10, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:339)
INFO: [HLS 214-131] Inlining function 'ap_int<22>::ap_int<22, true>(ap_int_base<22, true> const&)' into 'ap_int_base<12, true>::RType<10, true>::mult operator*<12, true, 10, true>(ap_int_base<12, true> const&, ap_int_base<10, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<12, true>::RType<10, true>::mult operator*<12, true, 10, true>(ap_int_base<12, true> const&, ap_int_base<10, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<4, true>(ap_int_base<4, true> const&)' into 'ap_int_base<4, true>::RType<32, true>::minus operator-<4, true, 32, true>(ap_int_base<4, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<4, true>::RType<32, true>::minus operator-<4, true, 32, true>(ap_int_base<4, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<4, true>::RType<32, true>::minus operator-<4, true, 32, true>(ap_int_base<4, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<4, true>::RType<($_0)32, true>::minus operator-<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::RType<32, true>::minus operator-<4, true, 32, true>(ap_int_base<4, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<4, true>::RType<($_0)32, true>::minus operator-<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<25, true>::ap_int_base<22, true>(ap_int_base<22, true> const&)' into 'ap_int_base<22, true>::RType<24, true>::plus operator+<22, true, 24, true>(ap_int_base<22, true> const&, ap_int_base<24, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)
INFO: [HLS 214-131] Inlining function 'ap_int<25>::ap_int<25, true>(ap_int_base<25, true> const&)' into 'ap_int_base<22, true>::RType<24, true>::plus operator+<22, true, 24, true>(ap_int_base<22, true> const&, ap_int_base<24, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<25, true>::ap_int_base<24, true>(ap_int_base<24, true> const&)' into 'ap_int_base<22, true>::RType<24, true>::plus operator+<22, true, 24, true>(ap_int_base<22, true> const&, ap_int_base<24, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, true>::operator--()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:721:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>& ap_int_base<4, true>::operator-=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, true>::operator--()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:721:5)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:16:18)
INFO: [HLS 214-131] Inlining function 'ap_int<24>::ap_int<22>(ap_int<22> const&)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:25:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<10, true>::mult operator*<12, true, 10, true>(ap_int_base<12, true> const&, ap_int_base<10, true> const&)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:25:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator--()' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:20:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:7)
INFO: [HLS 214-131] Inlining function 'ap_int<24>::ap_int<25>(ap_int<25> const&)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::RType<24, true>::plus operator+<22, true, 24, true>(ap_int_base<22, true> const&, ap_int_base<24, true> const&)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::RType<($_0)32, true>::minus operator-<4, true>(ap_int_base<4, true> const&, int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<10, true>::mult operator*<12, true, 10, true>(ap_int_base<12, true> const&, ap_int_base<10, true> const&)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:17)
INFO: [HLS 214-131] Inlining function 'bool operator><4, true>(ap_int_base<4, true> const&, int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:20:22)
INFO: [HLS 214-131] Inlining function 'ap_int<4>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:20:12)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:16:71)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:16:68)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:16:65)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:16:62)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:16:58)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:16:54)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:16:50)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:16:46)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:16:42)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:16:38)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:16:34)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:16:30)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:16:27)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:16:24)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:16:21)
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:20:3) in function 'fir' completely with a factor of 1 (fir.cpp:20:3)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:25:11)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:8)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_struct.ap_int.0s' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:26:8)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.253 seconds; current allocated memory: 100.486 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 100.487 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.157 seconds; current allocated memory: 107.299 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 114.938 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'out' (fir.cpp:9) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-101] Partitioning array 'Acc1.V'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.249 seconds; current allocated memory: 142.215 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 137.274 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 137.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 137.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_r' and 'out_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 137.714 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.145 seconds; current allocated memory: 143.857 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 1000.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 24.142 seconds; current allocated memory: 144.062 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 29.36 seconds; peak allocated memory: 143.857 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.823 seconds; current allocated memory: 97.741 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 6.726 seconds; current allocated memory: 97.742 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.152 seconds; current allocated memory: 97.742 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.129 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.315 seconds; current allocated memory: 99.023 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<10, true>::mult operator*<12, true, 10, true>(ap_int_base<12, true> const&, ap_int_base<10, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:339)
INFO: [HLS 214-131] Inlining function 'ap_int<22>::ap_int<22, true>(ap_int_base<22, true> const&)' into 'ap_int_base<12, true>::RType<10, true>::mult operator*<12, true, 10, true>(ap_int_base<12, true> const&, ap_int_base<10, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<12, true>::RType<10, true>::mult operator*<12, true, 10, true>(ap_int_base<12, true> const&, ap_int_base<10, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<4, true>(ap_int_base<4, true> const&)' into 'ap_int_base<4, true>::RType<32, true>::minus operator-<4, true, 32, true>(ap_int_base<4, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<4, true>::RType<32, true>::minus operator-<4, true, 32, true>(ap_int_base<4, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<4, true>::RType<32, true>::minus operator-<4, true, 32, true>(ap_int_base<4, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<4, true>::RType<($_0)32, true>::minus operator-<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::RType<32, true>::minus operator-<4, true, 32, true>(ap_int_base<4, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<4, true>::RType<($_0)32, true>::minus operator-<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<25, true>::ap_int_base<22, true>(ap_int_base<22, true> const&)' into 'ap_int_base<22, true>::RType<24, true>::plus operator+<22, true, 24, true>(ap_int_base<22, true> const&, ap_int_base<24, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)
INFO: [HLS 214-131] Inlining function 'ap_int<25>::ap_int<25, true>(ap_int_base<25, true> const&)' into 'ap_int_base<22, true>::RType<24, true>::plus operator+<22, true, 24, true>(ap_int_base<22, true> const&, ap_int_base<24, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<25, true>::ap_int_base<24, true>(ap_int_base<24, true> const&)' into 'ap_int_base<22, true>::RType<24, true>::plus operator+<22, true, 24, true>(ap_int_base<22, true> const&, ap_int_base<24, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, true>::operator--()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:721:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>& ap_int_base<4, true>::operator-=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, true>::operator--()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:721:5)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:22:18)
INFO: [HLS 214-131] Inlining function 'ap_int<24>::ap_int<22>(ap_int<22> const&)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:31:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<10, true>::mult operator*<12, true, 10, true>(ap_int_base<12, true> const&, ap_int_base<10, true> const&)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:31:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator--()' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:26:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:29:7)
INFO: [HLS 214-131] Inlining function 'ap_int<24>::ap_int<25>(ap_int<25> const&)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:29:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::RType<24, true>::plus operator+<22, true, 24, true>(ap_int_base<22, true> const&, ap_int_base<24, true> const&)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:29:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:29:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::RType<($_0)32, true>::minus operator-<4, true>(ap_int_base<4, true> const&, int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:29:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<10, true>::mult operator*<12, true, 10, true>(ap_int_base<12, true> const&, ap_int_base<10, true> const&)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:29:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:29:17)
INFO: [HLS 214-131] Inlining function 'bool operator><4, true>(ap_int_base<4, true> const&, int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:26:22)
INFO: [HLS 214-131] Inlining function 'ap_int<4>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:26:12)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:22:71)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:22:68)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:22:65)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:22:62)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:22:58)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:22:54)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:22:50)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:22:46)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:22:42)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:22:38)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:22:34)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:22:30)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:22:27)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:22:24)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:22:21)
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:26:3) in function 'fir' completely with a factor of 1 (fir.cpp:26:3)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:11)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:32:8)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_struct.ap_int.0s' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:32:8)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.543 seconds; current allocated memory: 100.485 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 100.486 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.573 seconds; current allocated memory: 107.299 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 114.937 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'out' (fir.cpp:15) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-101] Partitioning array 'Acc1.V'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 142.214 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 137.273 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 137.421 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 137.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_r' and 'out_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 137.714 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.9 seconds; current allocated memory: 143.856 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 1000.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 21.767 seconds; current allocated memory: 144.061 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 3 seconds. Total elapsed time: 25.718 seconds; peak allocated memory: 877.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 29.425 seconds; current allocated memory: 97.708 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.007 seconds; current allocated memory: 97.892 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:26:3) in function 'fir' completely with a factor of 15 (fir.cpp:26:3)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:29:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:29:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:29:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:29:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:29:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:29:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:29:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:29:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:29:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:29:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:29:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:29:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:29:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:29:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:29:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:29:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:29:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:29:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:29:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:29:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:29:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:29:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:29:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:29:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:29:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:29:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:29:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:29:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:29:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:29:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.04 seconds; current allocated memory: 100.329 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 100.330 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 101.288 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 100.696 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'out' (fir.cpp:15) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-101] Partitioning array 'Acc1'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 120.803 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 112.731 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 113.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 113.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'in_r' and 'out_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 113.932 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.795 seconds; current allocated memory: 121.623 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 16.495 seconds; current allocated memory: 121.730 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 19.669 seconds; peak allocated memory: 877.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
WARNING: [COSIM 212-376] This design uses AXI slave interface and pipeline mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).
WARNING: [COSIM 212-376] This design uses AXI slave interface and pipeline mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 241.669 seconds; current allocated memory: 103.298 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 487.384 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.35 seconds; current allocated memory: 487.690 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:27:3) in function 'fir' completely with a factor of 15 (fir.cpp:27:3)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:32:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 16.013 seconds; current allocated memory: 100.344 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 100.345 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 101.283 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 100.705 MB.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'Acc1'  in dimension 1: conflict with resource constraint assignment.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 120.794 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'Acc1' (fir.cpp:30:10)
INFO: [HLS 200-472] Inferring partial write operation for 'Acc1' (fir.cpp:32:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 112.751 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 113.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 113.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 113.955 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_2'
INFO: [RTMG 210-278] Implementing memory 'fir_Acc1_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.365 seconds; current allocated memory: 121.420 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 2 seconds. Elapsed time: 23.508 seconds; current allocated memory: 121.544 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 27.006 seconds; peak allocated memory: 487.690 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.183 seconds; current allocated memory: 97.891 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:27:3) in function 'fir' completely with a factor of 15 (fir.cpp:27:3)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:32:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.091 seconds; current allocated memory: 100.329 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 100.330 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.439 seconds; current allocated memory: 101.286 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 100.692 MB.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'Acc1'  in dimension 1: conflict with resource constraint assignment.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 120.798 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'Acc1' (fir.cpp:30:10)
INFO: [HLS 200-472] Inferring partial write operation for 'Acc1' (fir.cpp:32:11)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 112.760 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('1_write_ln30', fir.cpp:30) of variable 'add_ln30_14', fir.cpp:30 on array 'Acc1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Acc1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 15, Depth = 15, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 113.112 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 113.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.25 seconds; current allocated memory: 113.992 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_2'
INFO: [RTMG 210-278] Implementing memory 'fir_Acc1_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.912 seconds; current allocated memory: 121.404 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 18.231 seconds; current allocated memory: 121.512 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 25.074 seconds; peak allocated memory: 877.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 97.586 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.669 seconds; current allocated memory: 97.892 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:27:3) in function 'fir' completely with a factor of 15 (fir.cpp:27:3)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:32:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.69 seconds; current allocated memory: 100.329 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 100.330 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 101.283 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 100.689 MB.
INFO: [XFORM 203-101] Partitioning array 'Acc1'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 120.793 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 112.706 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 4, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 113.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 113.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 113.845 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.754 seconds; current allocated memory: 120.979 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 18.078 seconds; current allocated memory: 121.161 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 23.098 seconds; peak allocated memory: 120.979 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 97.585 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 15.87 seconds; current allocated memory: 97.891 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:27:3) in function 'fir' completely with a factor of 15 (fir.cpp:27:3)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:30:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:32:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.174 seconds; current allocated memory: 100.329 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 100.330 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 101.283 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 100.689 MB.
INFO: [XFORM 203-101] Partitioning array 'Acc1'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 120.793 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 112.706 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 113.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 113.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 113.818 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.345 seconds; current allocated memory: 120.953 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 27.91 seconds; current allocated memory: 121.106 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 31.277 seconds; peak allocated memory: 120.953 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 97.586 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 207-5527] unexpected pragma parameter 'type': fir.cpp:30:38
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.517 seconds; current allocated memory: 98.442 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:27:3) in function 'fir' completely with a factor of 15 (fir.cpp:27:3)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:33:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 7.826 seconds; current allocated memory: 100.530 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 100.531 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.248 seconds; current allocated memory: 101.468 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 100.874 MB.
INFO: [XFORM 203-101] Partitioning array 'Acc1'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 120.962 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 112.875 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 113.183 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 113.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 113.987 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.846 seconds; current allocated memory: 121.002 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 19.069 seconds; current allocated memory: 121.184 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 27.496 seconds; peak allocated memory: 121.002 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 877.173 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.265 seconds; current allocated memory: 97.891 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:27:3) in function 'fir' completely with a factor of 15 (fir.cpp:27:3)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:33:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.605 seconds; current allocated memory: 100.314 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 100.314 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 101.277 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 100.687 MB.
INFO: [XFORM 203-101] Partitioning array 'Acc1'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 120.838 MB.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.27 seconds; current allocated memory: 112.769 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 113.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 113.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 113.889 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.224 seconds; current allocated memory: 121.039 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 18.676 seconds; current allocated memory: 121.221 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 21.726 seconds; peak allocated memory: 877.173 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 216.344 seconds; current allocated memory: 102.674 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 97.585 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.013 seconds; current allocated memory: 97.891 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:27:3) in function 'fir' completely with a factor of 15 (fir.cpp:27:3)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:33:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.155 seconds; current allocated memory: 100.329 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 100.330 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.163 seconds; current allocated memory: 101.281 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 100.709 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'out' (fir.cpp:15) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-101] Partitioning array 'Acc1'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.734 seconds; current allocated memory: 120.847 MB.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.221 seconds; current allocated memory: 112.796 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.756 seconds; current allocated memory: 113.110 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.554 seconds; current allocated memory: 113.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'in_r' and 'out_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.035 seconds; current allocated memory: 113.989 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 7.889 seconds; current allocated memory: 121.681 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11 seconds. CPU system time: 4 seconds. Elapsed time: 40.57 seconds; current allocated memory: 121.833 MB.
INFO: [HLS 200-112] Total CPU user time: 14 seconds. Total CPU system time: 7 seconds. Total elapsed time: 50.598 seconds; peak allocated memory: 121.681 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.296 seconds; current allocated memory: 97.586 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.308 seconds; current allocated memory: 97.892 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:27:3) in function 'fir' completely with a factor of 15 (fir.cpp:27:3)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:31:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:33:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.691 seconds; current allocated memory: 100.314 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 100.315 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.116 seconds; current allocated memory: 101.278 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 100.688 MB.
INFO: [XFORM 203-101] Partitioning array 'Acc1'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.982 seconds; current allocated memory: 120.839 MB.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.605 seconds; current allocated memory: 112.774 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 113.087 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.323 seconds; current allocated memory: 113.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_hs' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_hs' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.138 seconds; current allocated memory: 113.969 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 9.577 seconds; current allocated memory: 121.201 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10 seconds. CPU system time: 4 seconds. Elapsed time: 35.784 seconds; current allocated memory: 121.353 MB.
INFO: [HLS 200-112] Total CPU user time: 15 seconds. Total CPU system time: 6 seconds. Total elapsed time: 45.896 seconds; peak allocated memory: 121.201 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 97.586 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
ERROR: [HLS 207-2976] no template named 'ap_int': fir.cpp:10:9
ERROR: [HLS 207-2976] no template named 'ap_int': fir.cpp:11:9
ERROR: [HLS 207-2976] no template named 'ap_int': fir.cpp:12:9
ERROR: [HLS 207-2976] no template named 'ap_int': fir.cpp:13:9
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 6.821 seconds; current allocated memory: 98.943 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 3 seconds. Total elapsed time: 14.945 seconds; peak allocated memory: 98.622 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 97.586 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 12.063 seconds; current allocated memory: 99.024 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<10, true>::mult operator*<12, true, 10, true>(ap_int_base<12, true> const&, ap_int_base<10, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:339)
INFO: [HLS 214-131] Inlining function 'ap_int<22>::ap_int<22, true>(ap_int_base<22, true> const&)' into 'ap_int_base<12, true>::RType<10, true>::mult operator*<12, true, 10, true>(ap_int_base<12, true> const&, ap_int_base<10, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<12, true>::RType<10, true>::mult operator*<12, true, 10, true>(ap_int_base<12, true> const&, ap_int_base<10, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<4, true>(ap_int_base<4, true> const&)' into 'ap_int_base<4, true>::RType<32, true>::minus operator-<4, true, 32, true>(ap_int_base<4, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<4, true>::RType<32, true>::minus operator-<4, true, 32, true>(ap_int_base<4, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<4, true>::RType<32, true>::minus operator-<4, true, 32, true>(ap_int_base<4, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<4, true>::RType<($_0)32, true>::minus operator-<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::RType<32, true>::minus operator-<4, true, 32, true>(ap_int_base<4, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<4, true>::RType<($_0)32, true>::minus operator-<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<25, true>::ap_int_base<22, true>(ap_int_base<22, true> const&)' into 'ap_int_base<22, true>::RType<24, true>::plus operator+<22, true, 24, true>(ap_int_base<22, true> const&, ap_int_base<24, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)
INFO: [HLS 214-131] Inlining function 'ap_int<25>::ap_int<25, true>(ap_int_base<25, true> const&)' into 'ap_int_base<22, true>::RType<24, true>::plus operator+<22, true, 24, true>(ap_int_base<22, true> const&, ap_int_base<24, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<25, true>::ap_int_base<24, true>(ap_int_base<24, true> const&)' into 'ap_int_base<22, true>::RType<24, true>::plus operator+<22, true, 24, true>(ap_int_base<22, true> const&, ap_int_base<24, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, true>::operator--()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:721:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>& ap_int_base<4, true>::operator-=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, true>::operator--()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:721:5)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:18)
INFO: [HLS 214-131] Inlining function 'ap_int<24>::ap_int<22>(ap_int<22> const&)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:33:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<10, true>::mult operator*<12, true, 10, true>(ap_int_base<12, true> const&, ap_int_base<10, true> const&)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator--()' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:27:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:31:7)
INFO: [HLS 214-131] Inlining function 'ap_int<24>::ap_int<25>(ap_int<25> const&)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:31:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::RType<24, true>::plus operator+<22, true, 24, true>(ap_int_base<22, true> const&, ap_int_base<24, true> const&)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:31:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:31:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::RType<($_0)32, true>::minus operator-<4, true>(ap_int_base<4, true> const&, int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:31:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<10, true>::mult operator*<12, true, 10, true>(ap_int_base<12, true> const&, ap_int_base<10, true> const&)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:31:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:31:17)
INFO: [HLS 214-131] Inlining function 'bool operator><4, true>(ap_int_base<4, true> const&, int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:27:22)
INFO: [HLS 214-131] Inlining function 'ap_int<4>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:27:12)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:71)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:68)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:65)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:62)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:58)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:54)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:50)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:46)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:42)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:38)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:34)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:30)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:27)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:24)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:21)
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:27:3) in function 'fir' completely with a factor of 1 (fir.cpp:27:3)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:33:11)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:34:8)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_struct.ap_int.0s' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:34:8)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.622 seconds; current allocated memory: 100.486 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 100.486 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.712 seconds; current allocated memory: 107.296 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 114.932 MB.
INFO: [XFORM 203-101] Partitioning array 'Acc1.V'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 142.206 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 137.250 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 137.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 137.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_hs' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_hs' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'fir/in_r' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fir/in_r_ap_vld' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fir/in_r_ap_ack' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 137.720 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.706 seconds; current allocated memory: 143.650 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 25.575 seconds; current allocated memory: 143.780 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 32.456 seconds; peak allocated memory: 143.650 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 97.586 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 17.937 seconds; current allocated memory: 99.023 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<10, true>::mult operator*<12, true, 10, true>(ap_int_base<12, true> const&, ap_int_base<10, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:339)
INFO: [HLS 214-131] Inlining function 'ap_int<22>::ap_int<22, true>(ap_int_base<22, true> const&)' into 'ap_int_base<12, true>::RType<10, true>::mult operator*<12, true, 10, true>(ap_int_base<12, true> const&, ap_int_base<10, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<12, true>::RType<10, true>::mult operator*<12, true, 10, true>(ap_int_base<12, true> const&, ap_int_base<10, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<4, true>(ap_int_base<4, true> const&)' into 'ap_int_base<4, true>::RType<32, true>::minus operator-<4, true, 32, true>(ap_int_base<4, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<4, true>::RType<32, true>::minus operator-<4, true, 32, true>(ap_int_base<4, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<4, true>::RType<32, true>::minus operator-<4, true, 32, true>(ap_int_base<4, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<4, true>::RType<($_0)32, true>::minus operator-<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::RType<32, true>::minus operator-<4, true, 32, true>(ap_int_base<4, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<4, true>::RType<($_0)32, true>::minus operator-<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<25, true>::ap_int_base<22, true>(ap_int_base<22, true> const&)' into 'ap_int_base<22, true>::RType<24, true>::plus operator+<22, true, 24, true>(ap_int_base<22, true> const&, ap_int_base<24, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)
INFO: [HLS 214-131] Inlining function 'ap_int<25>::ap_int<25, true>(ap_int_base<25, true> const&)' into 'ap_int_base<22, true>::RType<24, true>::plus operator+<22, true, 24, true>(ap_int_base<22, true> const&, ap_int_base<24, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<25, true>::ap_int_base<24, true>(ap_int_base<24, true> const&)' into 'ap_int_base<22, true>::RType<24, true>::plus operator+<22, true, 24, true>(ap_int_base<22, true> const&, ap_int_base<24, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, true>::operator--()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:721:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>& ap_int_base<4, true>::operator-=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, true>::operator--()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:721:5)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:18)
INFO: [HLS 214-131] Inlining function 'ap_int<24>::ap_int<22>(ap_int<22> const&)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:33:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<10, true>::mult operator*<12, true, 10, true>(ap_int_base<12, true> const&, ap_int_base<10, true> const&)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator--()' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:27:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:31:7)
INFO: [HLS 214-131] Inlining function 'ap_int<24>::ap_int<25>(ap_int<25> const&)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:31:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::RType<24, true>::plus operator+<22, true, 24, true>(ap_int_base<22, true> const&, ap_int_base<24, true> const&)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:31:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:31:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::RType<($_0)32, true>::minus operator-<4, true>(ap_int_base<4, true> const&, int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:31:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<10, true>::mult operator*<12, true, 10, true>(ap_int_base<12, true> const&, ap_int_base<10, true> const&)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:31:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:31:17)
INFO: [HLS 214-131] Inlining function 'bool operator><4, true>(ap_int_base<4, true> const&, int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:27:22)
INFO: [HLS 214-131] Inlining function 'ap_int<4>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:27:12)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:71)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:68)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:65)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:62)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:58)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:54)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:50)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:46)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:42)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:38)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:34)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:30)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:27)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:24)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:21)
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:27:3) in function 'fir' completely with a factor of 1 (fir.cpp:27:3)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:33:11)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:34:8)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_struct.ap_int.0s' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:34:8)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.008 seconds; current allocated memory: 100.485 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 100.486 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.741 seconds; current allocated memory: 107.295 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 114.930 MB.
INFO: [XFORM 203-101] Partitioning array 'Acc1.V'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 142.202 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 137.242 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 137.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 137.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_hs' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_hs' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'fir/in_r' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fir/in_r_ap_vld' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fir/in_r_ap_ack' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 137.671 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.938 seconds; current allocated memory: 143.621 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 31.906 seconds; current allocated memory: 143.751 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 52.984 seconds; peak allocated memory: 143.621 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 487.385 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 20.672 seconds; current allocated memory: 99.023 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, true>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<10, true>::mult operator*<12, true, 10, true>(ap_int_base<12, true> const&, ap_int_base<10, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:339)
INFO: [HLS 214-131] Inlining function 'ap_int<22>::ap_int<22, true>(ap_int_base<22, true> const&)' into 'ap_int_base<12, true>::RType<10, true>::mult operator*<12, true, 10, true>(ap_int_base<12, true> const&, ap_int_base<10, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<12, true>::RType<10, true>::mult operator*<12, true, 10, true>(ap_int_base<12, true> const&, ap_int_base<10, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<4, true>(ap_int_base<4, true> const&)' into 'ap_int_base<4, true>::RType<32, true>::minus operator-<4, true, 32, true>(ap_int_base<4, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<4, true>::RType<32, true>::minus operator-<4, true, 32, true>(ap_int_base<4, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<4, true>::RType<32, true>::minus operator-<4, true, 32, true>(ap_int_base<4, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<4, true>::RType<($_0)32, true>::minus operator-<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::RType<32, true>::minus operator-<4, true, 32, true>(ap_int_base<4, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<4, true>::RType<($_0)32, true>::minus operator-<4, true>(ap_int_base<4, true> const&, int)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<25, true>::ap_int_base<22, true>(ap_int_base<22, true> const&)' into 'ap_int_base<22, true>::RType<24, true>::plus operator+<22, true, 24, true>(ap_int_base<22, true> const&, ap_int_base<24, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)
INFO: [HLS 214-131] Inlining function 'ap_int<25>::ap_int<25, true>(ap_int_base<25, true> const&)' into 'ap_int_base<22, true>::RType<24, true>::plus operator+<22, true, 24, true>(ap_int_base<22, true> const&, ap_int_base<24, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<25, true>::ap_int_base<24, true>(ap_int_base<24, true> const&)' into 'ap_int_base<22, true>::RType<24, true>::plus operator+<22, true, 24, true>(ap_int_base<22, true> const&, ap_int_base<24, true> const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, true>::operator--()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:721:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>& ap_int_base<4, true>::operator-=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, true>::operator--()' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:721:5)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:18)
INFO: [HLS 214-131] Inlining function 'ap_int<24>::ap_int<22>(ap_int<22> const&)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:33:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<10, true>::mult operator*<12, true, 10, true>(ap_int_base<12, true> const&, ap_int_base<10, true> const&)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator--()' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:27:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:31:7)
INFO: [HLS 214-131] Inlining function 'ap_int<24>::ap_int<25>(ap_int<25> const&)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:31:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::RType<24, true>::plus operator+<22, true, 24, true>(ap_int_base<22, true> const&, ap_int_base<24, true> const&)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:31:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:31:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::RType<($_0)32, true>::minus operator-<4, true>(ap_int_base<4, true> const&, int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:31:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<10, true>::mult operator*<12, true, 10, true>(ap_int_base<12, true> const&, ap_int_base<10, true> const&)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:31:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator long long() const' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:31:17)
INFO: [HLS 214-131] Inlining function 'bool operator><4, true>(ap_int_base<4, true> const&, int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:27:22)
INFO: [HLS 214-131] Inlining function 'ap_int<4>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:27:12)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:71)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:68)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:65)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:62)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:58)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:54)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:50)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:46)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:42)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:38)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:34)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:30)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:27)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:24)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int(int)' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:23:21)
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:27:3) in function 'fir' completely with a factor of 1 (fir.cpp:27:3)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:33:11)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:34:8)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_struct.ap_int.0s' into 'fir(ap_int<12>, ap_int<24>*)' (fir.cpp:34:8)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.208 seconds; current allocated memory: 100.485 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 100.486 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.915 seconds; current allocated memory: 107.295 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 114.929 MB.
INFO: [XFORM 203-101] Partitioning array 'Acc1.V'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 142.201 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 137.238 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 137.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 137.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'fir/in_r' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 137.585 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.764 seconds; current allocated memory: 143.122 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 33.856 seconds; current allocated memory: 143.270 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 4 seconds. Total elapsed time: 42.639 seconds; peak allocated memory: 487.385 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 487.385 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.635 seconds; current allocated memory: 99.023 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:22:3) in function 'fir' completely with a factor of 15 (fir.cpp:22:3)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:28:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 5.51 seconds; current allocated memory: 100.496 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 100.497 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 101.459 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 100.869 MB.
INFO: [XFORM 203-101] Partitioning array 'Acc1'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 121.002 MB.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.045 seconds; current allocated memory: 112.928 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 113.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 113.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 113.980 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.149 seconds; current allocated memory: 121.013 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 2 seconds. Elapsed time: 16.624 seconds; current allocated memory: 121.166 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 4 seconds. Total elapsed time: 19.939 seconds; peak allocated memory: 487.385 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name fir fir 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.321 seconds; current allocated memory: 97.587 MB.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.063 seconds; current allocated memory: 99.024 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'broadcast_loop' (fir.cpp:22:3) in function 'fir' completely with a factor of 15 (fir.cpp:22:3)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:22)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:26:10)
WARNING: [HLS 214-167] The program may have out of bound array access (fir.cpp:28:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.236 seconds; current allocated memory: 100.497 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 100.498 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 101.461 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 100.871 MB.
INFO: [XFORM 203-101] Partitioning array 'Acc1'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 121.006 MB.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.4'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.2'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.8'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.11'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.3'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.7'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.0'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.6'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.13'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.15'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.12'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.10'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.1'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.5'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.14'.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'Acc1.9'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.911 seconds; current allocated memory: 112.937 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
WARNING: [SYN 201-107] Renaming port name 'fir/in' to 'fir/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fir/out' to 'fir/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.511 seconds; current allocated memory: 113.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 113.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Acc1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Acc1_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.347 seconds; current allocated memory: 114.041 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_5ns_32_2_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_8ns_32_2_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_9ns_32_2_1_Multiplier_2'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 7.12 seconds; current allocated memory: 121.056 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10 seconds. CPU system time: 4 seconds. Elapsed time: 27.19 seconds; current allocated memory: 121.253 MB.
INFO: [HLS 200-112] Total CPU user time: 14 seconds. Total CPU system time: 6 seconds. Total elapsed time: 36.117 seconds; peak allocated memory: 121.056 MB.
