# //  ModelSim SE-64 10.5c Jul 20 2016Linux 3.16.0-4-amd64
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
source comp_aes.do
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 11:33:05 on Dec 11,2017
# vcom -reportprogress 300 -work lib_aes /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/aes_globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package std_logic_arith
# -- Compiling package globals
# End time: 11:33:05 on Dec 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 11:33:05 on Dec 11,2017
# vcom -reportprogress 300 -work lib_aes /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/Aff_Trans.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aff_trans
# -- Compiling architecture a_aff_trans of aff_trans
# End time: 11:33:05 on Dec 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 11:33:05 on Dec 11,2017
# vcom -reportprogress 300 -work lib_aes /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/Aff_Trans_Inv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aff_trans_inv
# -- Compiling architecture a_aff_trans_inv of aff_trans_inv
# End time: 11:33:05 on Dec 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 11:33:05 on Dec 11,2017
# vcom -reportprogress 300 -work lib_aes /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/Control_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package std_logic_arith
# -- Loading package globals
# -- Compiling entity control_ddr
# -- Compiling architecture arch of control_ddr
# End time: 11:33:05 on Dec 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 11:33:05 on Dec 11,2017
# vcom -reportprogress 300 -work lib_aes /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/DDR_dual.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package globals
# -- Compiling entity DDR_dual
# -- Compiling architecture a_ddr_dual of DDR_dual
# End time: 11:33:05 on Dec 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 11:33:05 on Dec 11,2017
# vcom -reportprogress 300 -work lib_aes /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/DDR_enable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package globals
# -- Compiling entity DDR_enable
# -- Compiling architecture small of DDR_enable
# End time: 11:33:05 on Dec 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 11:33:05 on Dec 11,2017
# vcom -reportprogress 300 -work lib_aes /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/DDR_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package globals
# -- Compiling entity DDR_register
# -- Compiling architecture small of DDR_register
# End time: 11:33:06 on Dec 11,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 11:33:06 on Dec 11,2017
# vcom -reportprogress 300 -work lib_aes /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/GFMap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gfmap
# -- Compiling architecture a_gfmap of gfmap
# End time: 11:33:06 on Dec 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 11:33:06 on Dec 11,2017
# vcom -reportprogress 300 -work lib_aes /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/GFMapInv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gfmapinv
# -- Compiling architecture a_gfmapinv of gfmapinv
# End time: 11:33:06 on Dec 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 11:33:06 on Dec 11,2017
# vcom -reportprogress 300 -work lib_aes /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/GF_Inv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gf_inv
# -- Compiling architecture a_gf_inv of gf_inv
# End time: 11:33:06 on Dec 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 11:33:06 on Dec 11,2017
# vcom -reportprogress 300 -work lib_aes /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/GF_Molt.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gf_molt
# -- Compiling architecture a_gf_molt of gf_molt
# End time: 11:33:06 on Dec 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 11:33:06 on Dec 11,2017
# vcom -reportprogress 300 -work lib_aes /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/KeyUnit_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package std_logic_arith
# -- Loading package globals
# -- Compiling entity keyunit
# -- Compiling architecture a_keyunit of keyunit
# End time: 11:33:06 on Dec 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 11:33:06 on Dec 11,2017
# vcom -reportprogress 300 -work lib_aes /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/MixColumn.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package std_logic_arith
# -- Loading package globals
# -- Compiling entity mixcolumn
# -- Compiling architecture a_mixcolumn of mixcolumn
# End time: 11:33:06 on Dec 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 11:33:06 on Dec 11,2017
# vcom -reportprogress 300 -work lib_aes /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/MixColumn0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package std_logic_arith
# -- Loading package globals
# -- Compiling entity mixcolumn0
# -- Compiling architecture a_mixcolumn0 of mixcolumn0
# End time: 11:33:06 on Dec 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 11:33:06 on Dec 11,2017
# vcom -reportprogress 300 -work lib_aes /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/PreMcRot.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package std_logic_arith
# -- Loading package globals
# -- Compiling entity PreMcRot
# -- Compiling architecture a_PreMcRot of PreMcRot
# End time: 11:33:06 on Dec 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 11:33:06 on Dec 11,2017
# vcom -reportprogress 300 -work lib_aes /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/Quadrato.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity quadrato
# -- Compiling architecture a_quadrato of quadrato
# End time: 11:33:06 on Dec 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 11:33:06 on Dec 11,2017
# vcom -reportprogress 300 -work lib_aes /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/Rcon.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package std_logic_arith
# -- Loading package globals
# -- Compiling entity rcon
# -- Compiling architecture a_rcon of rcon
# End time: 11:33:06 on Dec 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 11:33:06 on Dec 11,2017
# vcom -reportprogress 300 -work lib_aes /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/Sbox.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package std_logic_arith
# -- Loading package globals
# -- Compiling entity sbox
# -- Compiling architecture a_sbox of sbox
# End time: 11:33:06 on Dec 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 11:33:06 on Dec 11,2017
# vcom -reportprogress 300 -work lib_aes /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/X2Time.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity x2time
# -- Compiling architecture a_x2time of x2time
# End time: 11:33:06 on Dec 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 11:33:06 on Dec 11,2017
# vcom -reportprogress 300 -work lib_aes /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/X4Time.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity x4time
# -- Compiling architecture a_x4time of x4time
# End time: 11:33:06 on Dec 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 11:33:06 on Dec 11,2017
# vcom -reportprogress 300 -work lib_aes /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/XTime.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xtime
# -- Compiling architecture a_xtime of xtime
# End time: 11:33:06 on Dec 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 11:33:06 on Dec 11,2017
# vcom -reportprogress 300 -work lib_aes /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/X_e.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity x_e
# -- Compiling architecture a_x_e of x_e
# End time: 11:33:06 on Dec 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 11:33:06 on Dec 11,2017
# vcom -reportprogress 300 -work lib_aes /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/column.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package std_logic_arith
# -- Loading package globals
# -- Compiling entity column
# -- Compiling architecture a_column of column
# End time: 11:33:06 on Dec 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 11:33:06 on Dec 11,2017
# vcom -reportprogress 300 -work lib_aes /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/dataunit_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package std_logic_arith
# -- Loading package globals
# -- Compiling entity dataunit_ddr
# -- Compiling architecture a_dataunit of dataunit_ddr
# End time: 11:33:07 on Dec 11,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 11:33:07 on Dec 11,2017
# vcom -reportprogress 300 -work lib_aes /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/l_barrel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity L_barrel
# -- Compiling architecture a_L_barrel of L_barrel
# End time: 11:33:07 on Dec 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 11:33:07 on Dec 11,2017
# vcom -reportprogress 300 -work lib_aes /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/linear.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package std_logic_arith
# -- Loading package globals
# -- Compiling entity linear
# -- Compiling architecture a_linear of linear
# End time: 11:33:07 on Dec 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 11:33:07 on Dec 11,2017
# vcom -reportprogress 300 -work lib_aes /tp/xph3sle/xph3sle603/Security_lab/AES/vhd/aes_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package std_logic_arith
# -- Loading package globals
# -- Compiling entity aes_core
# -- Compiling architecture arch of aes_core
# End time: 11:33:07 on Dec 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
source comp_bench.do
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 11:33:13 on Dec 11,2017
# vcom -reportprogress 300 -work lib_bench /tp/xph3sle/xph3sle603/Security_lab/AES/bench/test_core_glob.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity test_core
# -- Compiling architecture a_tb of test_core
# End time: 11:33:14 on Dec 11,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim lib_bench.test_core
# vsim lib_bench.test_core 
# Start time: 11:33:21 on Dec 11,2017
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_core(a_tb)#1
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading ieee.std_logic_arith(body)
# Loading lib_aes.globals
# Loading lib_aes.aes_core(arch)#1
# Loading lib_aes.column(a_column)#1
# Loading lib_aes.mixcolumn0(a_mixcolumn0)#1
# Loading lib_aes.sbox(a_sbox)#1
add wave -position end  sim:/test_core/UUT/data_inH
add wave -position end  sim:/test_core/UUT/input_key
add wave -position end  sim:/test_core/UUT/go_cipher
add wave -position end  sim:/test_core/UUT/go_key
add wave -position end  sim:/test_core/UUT/enc_command
add wave -position end  sim:/test_core/UUT/data_outH
add wave -position end  sim:/test_core/UUT/data_out_ok
add wave -position end  sim:/test_core/UUT/ready_out
add wave -position end  sim:/test_core/UUT/error
add wave -position end  sim:/test_core/UUT/rst
add wave -position end  sim:/test_core/UUT/ck
add wave -position end  sim:/test_core/UUT/s_data_in_H
add wave -position end  sim:/test_core/UUT/s_data_out_H
add wave -position end  sim:/test_core/UUT/s_round_key
add wave -position end  sim:/test_core/UUT/s_KS_to_DU
add wave -position end  sim:/test_core/UUT/s_DU_to_KS
add wave -position end  sim:/test_core/UUT/s_ready
add wave -position end  sim:/test_core/UUT/s_data_out_ok
add wave -position end  sim:/test_core/UUT/s_go_key
add wave -position end  sim:/test_core/UUT/s_go_crypt
add wave -position end  sim:/test_core/UUT/s_ctrl_dec
add wave -position end  sim:/test_core/UUT/s_enable_key_pre_add
add wave -position end  sim:/test_core/UUT/s_enable_key_add
add wave -position end  sim:/test_core/UUT/s_enable_MixCol
add wave -position end  sim:/test_core/UUT/s_enable_H_in
add wave -position end  sim:/test_core/UUT/s_enable_SBox_sharing
add wave -position end  sim:/test_core/UUT/s_ctrl_barrel
add wave -position end  sim:/test_core/UUT/s_enable_main
add wave -position end  sim:/test_core/UUT/s_enable_dual
add wave -position end  sim:/test_core/UUT/s_select_dual1
add wave -position end  sim:/test_core/UUT/s_select_dual2
add wave -position end  sim:/test_core/UUT/s_check_dual
add wave -position end  sim:/test_core/UUT/s_control_error
add wave -position end  sim:/test_core/UUT/s_broken
add wave -position end  sim:/test_core/UUT/s_advance_round_key
add wave -position end  sim:/test_core/UUT/s_advance_rcon
add wave -position end  sim:/test_core/UUT/s_save_key
add wave -position end  sim:/test_core/UUT/s_rewind_key
add wave -position end  sim:/test_core/UUT/s_error_inject
run
# End time: 11:56:52 on Dec 11,2017, Elapsed time: 0:23:31
# Errors: 0, Warnings: 0
