{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625950271403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625950271404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 10 16:51:11 2021 " "Processing started: Sat Jul 10 16:51:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625950271404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950271404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu_001 -c cpu_001 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_001 -c cpu_001" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950271404 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625950272522 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625950272522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_001-beh " "Found design unit 1: cpu_001-beh" {  } { { "cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950286373 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_001 " "Found entity 1: cpu_001" {  } { { "cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950286373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950286373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-beh " "Found design unit 1: ProgramCounter-beh" {  } { { "ProgramCounter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ProgramCounter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950286378 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ProgramCounter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950286378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950286378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slowclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slowclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SlowClock-beh " "Found design unit 1: SlowClock-beh" {  } { { "SlowClock.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/SlowClock.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950286383 ""} { "Info" "ISGN_ENTITY_NAME" "1 SlowClock " "Found entity 1: SlowClock" {  } { { "SlowClock.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/SlowClock.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950286383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950286383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-beh " "Found design unit 1: RegisterFile-beh" {  } { { "RegisterFile.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/RegisterFile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950286400 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/RegisterFile.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950286400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950286400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_1kw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_1kw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_1kw-SYN " "Found design unit 1: rom_1kw-SYN" {  } { { "ROM_1KW.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ROM_1KW.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950286413 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_1KW " "Found entity 1: ROM_1KW" {  } { { "ROM_1KW.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ROM_1KW.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950286413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950286413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greycode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file greycode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GreyCode-beh " "Found design unit 1: GreyCode-beh" {  } { { "GreyCode.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/GreyCode.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950286420 ""} { "Info" "ISGN_ENTITY_NAME" "1 GreyCode " "Found entity 1: GreyCode" {  } { { "GreyCode.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/GreyCode.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950286420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950286420 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/PeriphTestReg.vhd " "Can't analyze file -- file output_files/PeriphTestReg.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1625950286430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "periphtestreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file periphtestreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PeriphTestReg-beh " "Found design unit 1: PeriphTestReg-beh" {  } { { "PeriphTestReg.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/PeriphTestReg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950286437 ""} { "Info" "ISGN_ENTITY_NAME" "1 PeriphTestReg " "Found entity 1: PeriphTestReg" {  } { { "PeriphTestReg.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/PeriphTestReg.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950286437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950286437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Unit-beh " "Found design unit 1: ALU_Unit-beh" {  } { { "ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950286444 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Unit " "Found entity 1: ALU_Unit" {  } { { "ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950286444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950286444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "periperals/loadable_7sd_3led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file periperals/loadable_7sd_3led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Loadable_7SD_3LED-Behavioral " "Found design unit 1: Loadable_7SD_3LED-Behavioral" {  } { { "Periperals/Loadable_7SD_3LED.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Periperals/Loadable_7SD_3LED.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950286449 ""} { "Info" "ISGN_ENTITY_NAME" "1 Loadable_7SD_3LED " "Found entity 1: Loadable_7SD_3LED" {  } { { "Periperals/Loadable_7SD_3LED.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Periperals/Loadable_7SD_3LED.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950286449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950286449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_top-beh " "Found design unit 1: CPU_top-beh" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950286455 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_top " "Found entity 1: CPU_top" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950286455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950286455 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_top " "Elaborating entity \"CPU_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625950286624 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DRAM_CS_N CPU_top.vhd(20) " "VHDL Signal Declaration warning at CPU_top.vhd(20): used explicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625950286625 "|CPU_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DRAM_CLK CPU_top.vhd(21) " "VHDL Signal Declaration warning at CPU_top.vhd(21): used explicit default value for signal \"DRAM_CLK\" because signal was never assigned a value" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625950286625 "|CPU_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DRAM_CKE CPU_top.vhd(22) " "VHDL Signal Declaration warning at CPU_top.vhd(22): used explicit default value for signal \"DRAM_CKE\" because signal was never assigned a value" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625950286626 "|CPU_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DRAM_CAS_N CPU_top.vhd(23) " "VHDL Signal Declaration warning at CPU_top.vhd(23): used explicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625950286626 "|CPU_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DRAM_RAS_N CPU_top.vhd(24) " "VHDL Signal Declaration warning at CPU_top.vhd(24): used explicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625950286626 "|CPU_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DRAM_WE_N CPU_top.vhd(25) " "VHDL Signal Declaration warning at CPU_top.vhd(25): used explicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625950286626 "|CPU_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DRAM_UDQM CPU_top.vhd(26) " "VHDL Signal Declaration warning at CPU_top.vhd(26): used explicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625950286626 "|CPU_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DRAM_LDQM CPU_top.vhd(27) " "VHDL Signal Declaration warning at CPU_top.vhd(27): used explicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625950286626 "|CPU_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DRAM_BA CPU_top.vhd(28) " "VHDL Signal Declaration warning at CPU_top.vhd(28): used explicit default value for signal \"DRAM_BA\" because signal was never assigned a value" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625950286626 "|CPU_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DRAM_ADDR CPU_top.vhd(29) " "VHDL Signal Declaration warning at CPU_top.vhd(29): used explicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625950286626 "|CPU_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e_mdc CPU_top.vhd(40) " "VHDL Signal Declaration warning at CPU_top.vhd(40): used explicit default value for signal \"e_mdc\" because signal was never assigned a value" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625950286627 "|CPU_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e_gtxc CPU_top.vhd(41) " "VHDL Signal Declaration warning at CPU_top.vhd(41): used explicit default value for signal \"e_gtxc\" because signal was never assigned a value" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625950286627 "|CPU_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e_reset CPU_top.vhd(42) " "VHDL Signal Declaration warning at CPU_top.vhd(42): used explicit default value for signal \"e_reset\" because signal was never assigned a value" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625950286627 "|CPU_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e_txen CPU_top.vhd(43) " "VHDL Signal Declaration warning at CPU_top.vhd(43): used explicit default value for signal \"e_txen\" because signal was never assigned a value" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625950286627 "|CPU_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e_txer CPU_top.vhd(44) " "VHDL Signal Declaration warning at CPU_top.vhd(44): used explicit default value for signal \"e_txer\" because signal was never assigned a value" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625950286627 "|CPU_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "e_txd CPU_top.vhd(45) " "VHDL Signal Declaration warning at CPU_top.vhd(45): used explicit default value for signal \"e_txd\" because signal was never assigned a value" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625950286627 "|CPU_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_slowPulse CPU_top.vhd(62) " "Verilog HDL or VHDL warning at CPU_top.vhd(62): object \"w_slowPulse\" assigned a value but never read" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625950286627 "|CPU_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_peripRd CPU_top.vhd(69) " "Verilog HDL or VHDL warning at CPU_top.vhd(69): object \"w_peripRd\" assigned a value but never read" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625950286628 "|CPU_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_001 cpu_001:CPU " "Elaborating entity \"cpu_001\" for hierarchy \"cpu_001:CPU\"" {  } { { "CPU_top.vhd" "CPU" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625950286662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter cpu_001:CPU\|ProgramCounter:progCtr " "Elaborating entity \"ProgramCounter\" for hierarchy \"cpu_001:CPU\|ProgramCounter:progCtr\"" {  } { { "cpu_001.vhd" "progCtr" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625950286689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile cpu_001:CPU\|RegisterFile:RegFile " "Elaborating entity \"RegisterFile\" for hierarchy \"cpu_001:CPU\|RegisterFile:RegFile\"" {  } { { "cpu_001.vhd" "RegFile" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625950286707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_1KW cpu_001:CPU\|ROM_1KW:rom " "Elaborating entity \"ROM_1KW\" for hierarchy \"cpu_001:CPU\|ROM_1KW:rom\"" {  } { { "cpu_001.vhd" "rom" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625950286749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu_001:CPU\|ROM_1KW:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu_001:CPU\|ROM_1KW:rom\|altsyncram:altsyncram_component\"" {  } { { "ROM_1KW.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ROM_1KW.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625950287036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_001:CPU\|ROM_1KW:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu_001:CPU\|ROM_1KW:rom\|altsyncram:altsyncram_component\"" {  } { { "ROM_1KW.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ROM_1KW.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625950287067 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_001:CPU\|ROM_1KW:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu_001:CPU\|ROM_1KW:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./CPU_Code/Part_B2_Test1.mif " "Parameter \"init_file\" = \"./CPU_Code/Part_B2_Test1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625950287068 ""}  } { { "ROM_1KW.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ROM_1KW.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625950287068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jbt3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jbt3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jbt3 " "Found entity 1: altsyncram_jbt3" {  } { { "db/altsyncram_jbt3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_jbt3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950287150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950287150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jbt3 cpu_001:CPU\|ROM_1KW:rom\|altsyncram:altsyncram_component\|altsyncram_jbt3:auto_generated " "Elaborating entity \"altsyncram_jbt3\" for hierarchy \"cpu_001:CPU\|ROM_1KW:rom\|altsyncram:altsyncram_component\|altsyncram_jbt3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625950287151 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 14 C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_Code/Part_B2_Test1.mif " "Memory depth (512) in the design file differs from memory depth (14) in the Memory Initialization File \"C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_Code/Part_B2_Test1.mif\" -- setting initial value for remaining addresses to 0" {  } { { "ROM_1KW.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ROM_1KW.vhd" 60 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1625950287167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GreyCode cpu_001:CPU\|GreyCode:GreyCodeCounter " "Elaborating entity \"GreyCode\" for hierarchy \"cpu_001:CPU\|GreyCode:GreyCodeCounter\"" {  } { { "cpu_001.vhd" "GreyCodeCounter" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625950287208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Unit cpu_001:CPU\|ALU_Unit:ALU_Unit " "Elaborating entity \"ALU_Unit\" for hierarchy \"cpu_001:CPU\|ALU_Unit:ALU_Unit\"" {  } { { "cpu_001.vhd" "ALU_Unit" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625950287226 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ALU_Out\[0\] ALU.vhd(36) " "Inferred latch for \"o_ALU_Out\[0\]\" at ALU.vhd(36)" {  } { { "ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950287227 "|CPU_top|cpu_001:CPU|ALU_Unit:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ALU_Out\[1\] ALU.vhd(36) " "Inferred latch for \"o_ALU_Out\[1\]\" at ALU.vhd(36)" {  } { { "ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950287227 "|CPU_top|cpu_001:CPU|ALU_Unit:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ALU_Out\[2\] ALU.vhd(36) " "Inferred latch for \"o_ALU_Out\[2\]\" at ALU.vhd(36)" {  } { { "ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950287227 "|CPU_top|cpu_001:CPU|ALU_Unit:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ALU_Out\[3\] ALU.vhd(36) " "Inferred latch for \"o_ALU_Out\[3\]\" at ALU.vhd(36)" {  } { { "ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950287227 "|CPU_top|cpu_001:CPU|ALU_Unit:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ALU_Out\[4\] ALU.vhd(36) " "Inferred latch for \"o_ALU_Out\[4\]\" at ALU.vhd(36)" {  } { { "ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950287227 "|CPU_top|cpu_001:CPU|ALU_Unit:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ALU_Out\[5\] ALU.vhd(36) " "Inferred latch for \"o_ALU_Out\[5\]\" at ALU.vhd(36)" {  } { { "ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950287228 "|CPU_top|cpu_001:CPU|ALU_Unit:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ALU_Out\[6\] ALU.vhd(36) " "Inferred latch for \"o_ALU_Out\[6\]\" at ALU.vhd(36)" {  } { { "ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950287228 "|CPU_top|cpu_001:CPU|ALU_Unit:ALU_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ALU_Out\[7\] ALU.vhd(36) " "Inferred latch for \"o_ALU_Out\[7\]\" at ALU.vhd(36)" {  } { { "ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950287228 "|CPU_top|cpu_001:CPU|ALU_Unit:ALU_Unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SlowClock SlowClock:slowClock " "Elaborating entity \"SlowClock\" for hierarchy \"SlowClock:slowClock\"" {  } { { "CPU_top.vhd" "slowClock" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625950287247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Loadable_7SD_3LED Loadable_7SD_3LED:sevSeg " "Elaborating entity \"Loadable_7SD_3LED\" for hierarchy \"Loadable_7SD_3LED:sevSeg\"" {  } { { "CPU_top.vhd" "sevSeg" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625950287266 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "w_LED_BCD Loadable_7SD_3LED.vhd(69) " "VHDL Process Statement warning at Loadable_7SD_3LED.vhd(69): inferring latch(es) for signal or variable \"w_LED_BCD\", which holds its previous value in one or more paths through the process" {  } { { "Periperals/Loadable_7SD_3LED.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Periperals/Loadable_7SD_3LED.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625950287267 "|CPU_top|Loadable_7SD_3LED:sevSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_LED_BCD\[0\] Loadable_7SD_3LED.vhd(69) " "Inferred latch for \"w_LED_BCD\[0\]\" at Loadable_7SD_3LED.vhd(69)" {  } { { "Periperals/Loadable_7SD_3LED.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Periperals/Loadable_7SD_3LED.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950287268 "|CPU_top|Loadable_7SD_3LED:sevSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_LED_BCD\[1\] Loadable_7SD_3LED.vhd(69) " "Inferred latch for \"w_LED_BCD\[1\]\" at Loadable_7SD_3LED.vhd(69)" {  } { { "Periperals/Loadable_7SD_3LED.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Periperals/Loadable_7SD_3LED.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950287268 "|CPU_top|Loadable_7SD_3LED:sevSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_LED_BCD\[2\] Loadable_7SD_3LED.vhd(69) " "Inferred latch for \"w_LED_BCD\[2\]\" at Loadable_7SD_3LED.vhd(69)" {  } { { "Periperals/Loadable_7SD_3LED.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Periperals/Loadable_7SD_3LED.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950287268 "|CPU_top|Loadable_7SD_3LED:sevSeg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_LED_BCD\[3\] Loadable_7SD_3LED.vhd(69) " "Inferred latch for \"w_LED_BCD\[3\]\" at Loadable_7SD_3LED.vhd(69)" {  } { { "Periperals/Loadable_7SD_3LED.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Periperals/Loadable_7SD_3LED.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950287268 "|CPU_top|Loadable_7SD_3LED:sevSeg"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2524.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2524.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2524 " "Found entity 1: altsyncram_2524" {  } { { "db/altsyncram_2524.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_2524.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950289466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950289466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950289970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950289970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950290207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950290207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/cntr_ggi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950290495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950290495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/cmpr_sgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950290603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950290603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950290758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950290758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/cntr_fgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950290970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950290970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950291067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950291067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950291194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950291194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950291296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950291296 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625950292162 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1625950292300 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.07.10.16:51:37 Progress: Loading sld8375e25e/alt_sld_fab_wrapper_hw.tcl " "2021.07.10.16:51:37 Progress: Loading sld8375e25e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950297272 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950301915 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950302035 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950309659 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950309808 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950309982 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950310195 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950310207 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950310209 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1625950311031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8375e25e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8375e25e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8375e25e/alt_sld_fab.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/ip/sld8375e25e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950311378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950311378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950311494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950311494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950311499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950311499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950311587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950311587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950311723 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950311723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950311723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/ip/sld8375e25e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625950311813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950311813 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1625950314299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1625950314299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1625950314299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1625950314299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1625950314299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1625950314299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1625950314299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1625950314299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1625950314299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1625950314299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1625950314299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1625950314299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1625950314299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1625950314299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1625950314299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1625950314299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "e_mdio " "bidirectional pin \"e_mdio\" has no driver" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1625950314299 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1625950314299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Loadable_7SD_3LED:sevSeg\|w_LED_BCD\[0\] " "Latch Loadable_7SD_3LED:sevSeg\|w_LED_BCD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Loadable_7SD_3LED:sevSeg\|w_refresh_counter\[19\] " "Ports D and ENA on the latch are fed by the same signal Loadable_7SD_3LED:sevSeg\|w_refresh_counter\[19\]" {  } { { "Periperals/Loadable_7SD_3LED.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Periperals/Loadable_7SD_3LED.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625950314305 ""}  } { { "Periperals/Loadable_7SD_3LED.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Periperals/Loadable_7SD_3LED.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625950314305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Loadable_7SD_3LED:sevSeg\|w_LED_BCD\[1\] " "Latch Loadable_7SD_3LED:sevSeg\|w_LED_BCD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Loadable_7SD_3LED:sevSeg\|w_refresh_counter\[19\] " "Ports D and ENA on the latch are fed by the same signal Loadable_7SD_3LED:sevSeg\|w_refresh_counter\[19\]" {  } { { "Periperals/Loadable_7SD_3LED.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Periperals/Loadable_7SD_3LED.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625950314305 ""}  } { { "Periperals/Loadable_7SD_3LED.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Periperals/Loadable_7SD_3LED.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625950314305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Loadable_7SD_3LED:sevSeg\|w_LED_BCD\[2\] " "Latch Loadable_7SD_3LED:sevSeg\|w_LED_BCD\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Loadable_7SD_3LED:sevSeg\|w_refresh_counter\[19\] " "Ports D and ENA on the latch are fed by the same signal Loadable_7SD_3LED:sevSeg\|w_refresh_counter\[19\]" {  } { { "Periperals/Loadable_7SD_3LED.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Periperals/Loadable_7SD_3LED.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625950314305 ""}  } { { "Periperals/Loadable_7SD_3LED.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Periperals/Loadable_7SD_3LED.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625950314305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Loadable_7SD_3LED:sevSeg\|w_LED_BCD\[3\] " "Latch Loadable_7SD_3LED:sevSeg\|w_LED_BCD\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Loadable_7SD_3LED:sevSeg\|w_refresh_counter\[19\] " "Ports D and ENA on the latch are fed by the same signal Loadable_7SD_3LED:sevSeg\|w_refresh_counter\[19\]" {  } { { "Periperals/Loadable_7SD_3LED.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Periperals/Loadable_7SD_3LED.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625950314306 ""}  } { { "Periperals/Loadable_7SD_3LED.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Periperals/Loadable_7SD_3LED.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625950314306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_001:CPU\|ALU_Unit:ALU_Unit\|o_ALU_Out\[0\]_103 " "Latch cpu_001:CPU\|ALU_Unit:ALU_Unit\|o_ALU_Out\[0\]_103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_001:CPU\|ROM_1KW:rom\|altsyncram:altsyncram_component\|altsyncram_jbt3:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal cpu_001:CPU\|ROM_1KW:rom\|altsyncram:altsyncram_component\|altsyncram_jbt3:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_jbt3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_jbt3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625950314306 ""}  } { { "ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625950314306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_001:CPU\|ALU_Unit:ALU_Unit\|o_ALU_Out\[4\]_135 " "Latch cpu_001:CPU\|ALU_Unit:ALU_Unit\|o_ALU_Out\[4\]_135 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_001:CPU\|ROM_1KW:rom\|altsyncram:altsyncram_component\|altsyncram_jbt3:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal cpu_001:CPU\|ROM_1KW:rom\|altsyncram:altsyncram_component\|altsyncram_jbt3:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_jbt3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_jbt3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625950314307 ""}  } { { "ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625950314307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_001:CPU\|ALU_Unit:ALU_Unit\|o_ALU_Out\[1\]_111 " "Latch cpu_001:CPU\|ALU_Unit:ALU_Unit\|o_ALU_Out\[1\]_111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_001:CPU\|ROM_1KW:rom\|altsyncram:altsyncram_component\|altsyncram_jbt3:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal cpu_001:CPU\|ROM_1KW:rom\|altsyncram:altsyncram_component\|altsyncram_jbt3:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_jbt3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_jbt3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625950314307 ""}  } { { "ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625950314307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_001:CPU\|ALU_Unit:ALU_Unit\|o_ALU_Out\[5\]_143 " "Latch cpu_001:CPU\|ALU_Unit:ALU_Unit\|o_ALU_Out\[5\]_143 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_001:CPU\|ROM_1KW:rom\|altsyncram:altsyncram_component\|altsyncram_jbt3:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal cpu_001:CPU\|ROM_1KW:rom\|altsyncram:altsyncram_component\|altsyncram_jbt3:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_jbt3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_jbt3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625950314308 ""}  } { { "ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625950314308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_001:CPU\|ALU_Unit:ALU_Unit\|o_ALU_Out\[2\]_119 " "Latch cpu_001:CPU\|ALU_Unit:ALU_Unit\|o_ALU_Out\[2\]_119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_001:CPU\|ROM_1KW:rom\|altsyncram:altsyncram_component\|altsyncram_jbt3:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal cpu_001:CPU\|ROM_1KW:rom\|altsyncram:altsyncram_component\|altsyncram_jbt3:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_jbt3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_jbt3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625950314308 ""}  } { { "ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625950314308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_001:CPU\|ALU_Unit:ALU_Unit\|o_ALU_Out\[6\]_151 " "Latch cpu_001:CPU\|ALU_Unit:ALU_Unit\|o_ALU_Out\[6\]_151 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_001:CPU\|ROM_1KW:rom\|altsyncram:altsyncram_component\|altsyncram_jbt3:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal cpu_001:CPU\|ROM_1KW:rom\|altsyncram:altsyncram_component\|altsyncram_jbt3:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_jbt3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_jbt3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625950314308 ""}  } { { "ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625950314308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_001:CPU\|ALU_Unit:ALU_Unit\|o_ALU_Out\[3\]_127 " "Latch cpu_001:CPU\|ALU_Unit:ALU_Unit\|o_ALU_Out\[3\]_127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_001:CPU\|ROM_1KW:rom\|altsyncram:altsyncram_component\|altsyncram_jbt3:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal cpu_001:CPU\|ROM_1KW:rom\|altsyncram:altsyncram_component\|altsyncram_jbt3:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_jbt3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_jbt3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625950314308 ""}  } { { "ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625950314308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_001:CPU\|ALU_Unit:ALU_Unit\|o_ALU_Out\[7\]_159 " "Latch cpu_001:CPU\|ALU_Unit:ALU_Unit\|o_ALU_Out\[7\]_159 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_001:CPU\|ROM_1KW:rom\|altsyncram:altsyncram_component\|altsyncram_jbt3:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal cpu_001:CPU\|ROM_1KW:rom\|altsyncram:altsyncram_component\|altsyncram_jbt3:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_jbt3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_jbt3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625950314308 ""}  } { { "ALU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625950314308 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N VCC " "Pin \"DRAM_CS_N\" is stuck at VCC" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N VCC " "Pin \"DRAM_CAS_N\" is stuck at VCC" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N VCC " "Pin \"DRAM_RAS_N\" is stuck at VCC" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N VCC " "Pin \"DRAM_WE_N\" is stuck at VCC" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "e_mdc GND " "Pin \"e_mdc\" is stuck at GND" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|e_mdc"} { "Warning" "WMLS_MLS_STUCK_PIN" "e_gtxc GND " "Pin \"e_gtxc\" is stuck at GND" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|e_gtxc"} { "Warning" "WMLS_MLS_STUCK_PIN" "e_reset GND " "Pin \"e_reset\" is stuck at GND" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|e_reset"} { "Warning" "WMLS_MLS_STUCK_PIN" "e_txen GND " "Pin \"e_txen\" is stuck at GND" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|e_txen"} { "Warning" "WMLS_MLS_STUCK_PIN" "e_txer GND " "Pin \"e_txer\" is stuck at GND" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|e_txer"} { "Warning" "WMLS_MLS_STUCK_PIN" "e_txd\[0\] GND " "Pin \"e_txd\[0\]\" is stuck at GND" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|e_txd[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "e_txd\[1\] GND " "Pin \"e_txd\[1\]\" is stuck at GND" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|e_txd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "e_txd\[2\] GND " "Pin \"e_txd\[2\]\" is stuck at GND" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|e_txd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "e_txd\[3\] GND " "Pin \"e_txd\[3\]\" is stuck at GND" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|e_txd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "e_txd\[4\] GND " "Pin \"e_txd\[4\]\" is stuck at GND" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|e_txd[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "e_txd\[5\] GND " "Pin \"e_txd\[5\]\" is stuck at GND" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|e_txd[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "e_txd\[6\] GND " "Pin \"e_txd\[6\]\" is stuck at GND" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|e_txd[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "e_txd\[7\] GND " "Pin \"e_txd\[7\]\" is stuck at GND" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|e_txd[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SMG_Data\[7\] VCC " "Pin \"SMG_Data\[7\]\" is stuck at VCC" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625950314431 "|CPU_top|SMG_Data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1625950314431 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625950314532 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1625950315121 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "cpu_001:CPU\|ALU_Unit:ALU_Unit\|o_ALU_Out\[0\]~buf0 " "Logic cell \"cpu_001:CPU\|ALU_Unit:ALU_Unit\|o_ALU_Out\[0\]~buf0\"" {  } { { "ALU.vhd" "o_ALU_Out\[0\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 36 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625950315143 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_001:CPU\|ALU_Unit:ALU_Unit\|o_ALU_Out\[4\]~buf0 " "Logic cell \"cpu_001:CPU\|ALU_Unit:ALU_Unit\|o_ALU_Out\[4\]~buf0\"" {  } { { "ALU.vhd" "o_ALU_Out\[4\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 36 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625950315143 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_001:CPU\|ALU_Unit:ALU_Unit\|o_ALU_Out\[5\]~buf0 " "Logic cell \"cpu_001:CPU\|ALU_Unit:ALU_Unit\|o_ALU_Out\[5\]~buf0\"" {  } { { "ALU.vhd" "o_ALU_Out\[5\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 36 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625950315143 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_001:CPU\|ALU_Unit:ALU_Unit\|o_ALU_Out\[1\]~buf0 " "Logic cell \"cpu_001:CPU\|ALU_Unit:ALU_Unit\|o_ALU_Out\[1\]~buf0\"" {  } { { "ALU.vhd" "o_ALU_Out\[1\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 36 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625950315143 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_001:CPU\|ALU_Unit:ALU_Unit\|o_ALU_Out\[6\]~buf0 " "Logic cell \"cpu_001:CPU\|ALU_Unit:ALU_Unit\|o_ALU_Out\[6\]~buf0\"" {  } { { "ALU.vhd" "o_ALU_Out\[6\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 36 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625950315143 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_001:CPU\|ALU_Unit:ALU_Unit\|o_ALU_Out\[2\]~buf0 " "Logic cell \"cpu_001:CPU\|ALU_Unit:ALU_Unit\|o_ALU_Out\[2\]~buf0\"" {  } { { "ALU.vhd" "o_ALU_Out\[2\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 36 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625950315143 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_001:CPU\|ALU_Unit:ALU_Unit\|o_ALU_Out\[7\]~buf0 " "Logic cell \"cpu_001:CPU\|ALU_Unit:ALU_Unit\|o_ALU_Out\[7\]~buf0\"" {  } { { "ALU.vhd" "o_ALU_Out\[7\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 36 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625950315143 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_001:CPU\|ALU_Unit:ALU_Unit\|o_ALU_Out\[3\]~buf0 " "Logic cell \"cpu_001:CPU\|ALU_Unit:ALU_Unit\|o_ALU_Out\[3\]~buf0\"" {  } { { "ALU.vhd" "o_ALU_Out\[3\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 36 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625950315143 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_001:CPU\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[0\]~buf0 " "Logic cell \"cpu_001:CPU\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[0\]~buf0\"" {  } { { "ALU.vhd" "i_ALU_B_In\[0\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 14 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625950315143 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_001:CPU\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[4\]~buf0 " "Logic cell \"cpu_001:CPU\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[4\]~buf0\"" {  } { { "ALU.vhd" "i_ALU_B_In\[4\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 14 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625950315143 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_001:CPU\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[5\]~buf0 " "Logic cell \"cpu_001:CPU\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[5\]~buf0\"" {  } { { "ALU.vhd" "i_ALU_B_In\[5\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 14 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625950315143 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_001:CPU\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[1\]~buf0 " "Logic cell \"cpu_001:CPU\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[1\]~buf0\"" {  } { { "ALU.vhd" "i_ALU_B_In\[1\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 14 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625950315143 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_001:CPU\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[6\]~buf0 " "Logic cell \"cpu_001:CPU\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[6\]~buf0\"" {  } { { "ALU.vhd" "i_ALU_B_In\[6\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 14 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625950315143 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_001:CPU\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[2\]~buf0 " "Logic cell \"cpu_001:CPU\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[2\]~buf0\"" {  } { { "ALU.vhd" "i_ALU_B_In\[2\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 14 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625950315143 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_001:CPU\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[7\]~buf0 " "Logic cell \"cpu_001:CPU\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[7\]~buf0\"" {  } { { "ALU.vhd" "i_ALU_B_In\[7\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 14 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625950315143 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_001:CPU\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[3\]~buf0 " "Logic cell \"cpu_001:CPU\|ALU_Unit:ALU_Unit\|i_ALU_B_In\[3\]~buf0\"" {  } { { "ALU.vhd" "i_ALU_B_In\[3\]~buf0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd" 14 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625950315143 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1625950315143 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 33 93 0 0 60 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 33 of its 93 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 60 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1625950316761 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1625950316793 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625950316793 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxc " "No output dependent on input pin \"e_rxc\"" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625950317176 "|CPU_top|e_rxc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxdv " "No output dependent on input pin \"e_rxdv\"" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625950317176 "|CPU_top|e_rxdv"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxer " "No output dependent on input pin \"e_rxer\"" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625950317176 "|CPU_top|e_rxer"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxd\[0\] " "No output dependent on input pin \"e_rxd\[0\]\"" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625950317176 "|CPU_top|e_rxd[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxd\[1\] " "No output dependent on input pin \"e_rxd\[1\]\"" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625950317176 "|CPU_top|e_rxd[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxd\[2\] " "No output dependent on input pin \"e_rxd\[2\]\"" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625950317176 "|CPU_top|e_rxd[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxd\[3\] " "No output dependent on input pin \"e_rxd\[3\]\"" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625950317176 "|CPU_top|e_rxd[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxd\[4\] " "No output dependent on input pin \"e_rxd\[4\]\"" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625950317176 "|CPU_top|e_rxd[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxd\[5\] " "No output dependent on input pin \"e_rxd\[5\]\"" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625950317176 "|CPU_top|e_rxd[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxd\[6\] " "No output dependent on input pin \"e_rxd\[6\]\"" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625950317176 "|CPU_top|e_rxd[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxd\[7\] " "No output dependent on input pin \"e_rxd\[7\]\"" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625950317176 "|CPU_top|e_rxd[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_txc " "No output dependent on input pin \"e_txc\"" {  } { { "CPU_top.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_top.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625950317176 "|CPU_top|e_txc"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1625950317176 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1360 " "Implemented 1360 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1625950317177 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1625950317177 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1625950317177 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1198 " "Implemented 1198 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1625950317177 ""} { "Info" "ICUT_CUT_TM_RAMS" "76 " "Implemented 76 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1625950317177 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1625950317177 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 116 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625950317251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 10 16:51:57 2021 " "Processing ended: Sat Jul 10 16:51:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625950317251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625950317251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625950317251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625950317251 ""}
