// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer4_out_dout,
        layer4_out_num_data_valid,
        layer4_out_fifo_cap,
        layer4_out_empty_n,
        layer4_out_read,
        layer5_out_din,
        layer5_out_num_data_valid,
        layer5_out_fifo_cap,
        layer5_out_full_n,
        layer5_out_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [47:0] layer4_out_dout;
input  [11:0] layer4_out_num_data_valid;
input  [11:0] layer4_out_fifo_cap;
input   layer4_out_empty_n;
output   layer4_out_read;
output  [47:0] layer5_out_din;
input  [7:0] layer5_out_num_data_valid;
input  [7:0] layer5_out_fifo_cap;
input   layer5_out_full_n;
output   layer5_out_write;
output   start_out;
output   start_write;

reg ap_idle;
reg layer4_out_read;
reg layer5_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] icmp_ln55_reg_3208;
reg   [0:0] icmp_ln55_reg_3208_pp0_iter2_reg;
reg   [0:0] and_ln55_1_reg_3362;
reg   [0:0] and_ln55_1_reg_3362_pp0_iter2_reg;
reg    ap_predicate_op499_write_state4;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln109_fu_334_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [31:0] sY;
reg   [31:0] pY;
reg   [31:0] pX;
reg   [31:0] sX;
reg   [7:0] void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3;
reg   [7:0] void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2;
reg   [7:0] void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1;
reg   [7:0] void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_67;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_66;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_53;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_52;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_51;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_50;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_49;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_48;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_35;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_34;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_33;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_32;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_31;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_30;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_17;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_16;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_15;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_14;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_13;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_12;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_65;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_64;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_63;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_62;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_61;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_60;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_47;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_46;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_45;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_44;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_43;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_42;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_29;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_28;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_27;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_26;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_25;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_24;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_11;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_10;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_9;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_8;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_7;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_6;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_59;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_58;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_57;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_56;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_55;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_54;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_41;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_40;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_39;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_38;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_37;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_36;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_23;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_22;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_21;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_20;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_19;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_18;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_5;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_4;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_3;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_2;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_1;
reg   [7:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_d0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_d0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_d0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_d0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_d0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_we0;
wire   [7:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_q0;
reg    layer4_out_blk_n;
wire    ap_block_pp0_stage0;
reg    layer5_out_blk_n;
reg   [0:0] icmp_ln109_reg_3204;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln55_fu_350_p2;
reg   [0:0] icmp_ln55_reg_3208_pp0_iter1_reg;
wire   [0:0] icmp_ln55_2_fu_364_p2;
reg   [0:0] icmp_ln55_2_reg_3212;
wire   [0:0] icmp_ln55_3_fu_370_p2;
reg   [0:0] icmp_ln55_3_reg_3217;
wire   [0:0] icmp_ln76_fu_382_p2;
reg   [0:0] icmp_ln76_reg_3222;
wire   [0:0] icmp_ln80_fu_436_p2;
reg   [0:0] icmp_ln80_reg_3226;
wire   [7:0] pool_window_V_20_fu_459_p1;
reg   [7:0] pool_window_V_20_reg_3230;
reg   [7:0] pool_window_V_83_reg_3237;
reg   [7:0] pool_window_V_17_reg_3244;
reg   [7:0] pool_window_V_18_reg_3251;
reg   [7:0] pool_window_V_15_reg_3258;
reg   [7:0] pool_window_V_16_reg_3265;
reg   [7:0] pool_window_V_11_reg_3272;
reg   [7:0] pool_window_V_7_reg_3279;
reg   [7:0] pool_window_V_27_reg_3287;
reg   [7:0] pool_window_V_23_reg_3294;
reg   [7:0] pool_window_V_31_reg_3302;
reg   [7:0] pool_window_V_33_reg_3309;
reg   [7:0] pool_window_V_36_reg_3317;
reg   [7:0] pool_window_V_39_reg_3324;
reg   [7:0] pool_window_V_47_reg_3332;
reg   [7:0] pool_window_V_51_reg_3339;
reg   [7:0] pool_window_V_59_reg_3347;
reg   [7:0] pool_window_V_63_reg_3354;
wire   [0:0] and_ln55_1_fu_647_p2;
wire   [7:0] select_ln65_6_fu_1570_p3;
reg   [7:0] select_ln65_6_reg_3366;
wire   [7:0] select_ln65_13_fu_1706_p3;
reg   [7:0] select_ln65_13_reg_3372;
wire   [7:0] select_ln65_21_fu_1844_p3;
reg   [7:0] select_ln65_21_reg_3378;
wire   [7:0] select_ln65_28_fu_1980_p3;
reg   [7:0] select_ln65_28_reg_3384;
wire   [7:0] select_ln65_36_fu_2118_p3;
reg   [7:0] select_ln65_36_reg_3390;
wire   [7:0] select_ln65_43_fu_2254_p3;
reg   [7:0] select_ln65_43_reg_3396;
wire   [7:0] select_ln65_51_fu_2392_p3;
reg   [7:0] select_ln65_51_reg_3402;
wire   [7:0] select_ln65_58_fu_2528_p3;
reg   [7:0] select_ln65_58_reg_3408;
wire   [7:0] select_ln65_66_fu_2666_p3;
reg   [7:0] select_ln65_66_reg_3414;
wire   [7:0] select_ln65_73_fu_2802_p3;
reg   [7:0] select_ln65_73_reg_3420;
wire   [7:0] select_ln65_81_fu_2940_p3;
reg   [7:0] select_ln65_81_reg_3426;
wire   [7:0] select_ln65_88_fu_3076_p3;
reg   [7:0] select_ln65_88_reg_3432;
reg   [31:0] ap_phi_mux_storemerge_phi_fu_319_p4;
wire   [31:0] add_ln86_fu_671_p2;
reg   [31:0] ap_phi_reg_pp0_iter1_storemerge_reg_315;
wire   [31:0] ap_phi_reg_pp0_iter0_storemerge_reg_315;
wire   [31:0] add_ln80_fu_430_p2;
wire   [31:0] add_ln76_fu_376_p2;
wire   [31:0] add_ln91_fu_402_p2;
reg   [10:0] indvar_flatten_fu_298;
wire   [10:0] add_ln109_fu_340_p2;
wire    ap_loop_init;
reg   [10:0] ap_sig_allocacmp_indvar_flatten_load;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] select_ln91_fu_394_p3;
wire   [0:0] and_ln55_fu_643_p2;
wire   [0:0] icmp_ln55_1_fu_637_p2;
wire   [0:0] icmp_ln86_fu_657_p2;
wire   [31:0] select_ln86_fu_663_p3;
wire   [0:0] icmp_ln1651_fu_1440_p2;
wire   [0:0] xor_ln1651_fu_1446_p2;
wire   [0:0] icmp_ln1651_1_fu_1460_p2;
wire   [0:0] xor_ln1651_1_fu_1466_p2;
wire   [7:0] select_ln65_fu_1452_p3;
wire   [7:0] select_ln65_1_fu_1472_p3;
wire   [0:0] icmp_ln1651_2_fu_1480_p2;
wire   [0:0] xor_ln1651_2_fu_1486_p2;
wire   [0:0] icmp_ln1651_3_fu_1500_p2;
wire   [0:0] xor_ln1651_3_fu_1506_p2;
wire   [0:0] icmp_ln1651_4_fu_1520_p2;
wire   [0:0] xor_ln1651_4_fu_1525_p2;
wire   [7:0] select_ln65_3_fu_1512_p3;
wire   [7:0] select_ln65_4_fu_1531_p3;
wire   [0:0] icmp_ln1651_5_fu_1538_p2;
wire   [0:0] xor_ln1651_5_fu_1544_p2;
wire   [7:0] select_ln65_2_fu_1492_p3;
wire   [7:0] select_ln65_5_fu_1550_p3;
wire   [0:0] icmp_ln1651_6_fu_1558_p2;
wire   [0:0] xor_ln1651_6_fu_1564_p2;
wire   [0:0] icmp_ln1651_7_fu_1578_p2;
wire   [0:0] xor_ln1651_7_fu_1584_p2;
wire   [0:0] icmp_ln1651_8_fu_1598_p2;
wire   [0:0] xor_ln1651_8_fu_1603_p2;
wire   [7:0] select_ln65_7_fu_1590_p3;
wire   [7:0] select_ln65_8_fu_1609_p3;
wire   [0:0] icmp_ln1651_9_fu_1616_p2;
wire   [0:0] xor_ln1651_9_fu_1622_p2;
wire   [0:0] icmp_ln1651_10_fu_1636_p2;
wire   [0:0] xor_ln1651_10_fu_1642_p2;
wire   [0:0] icmp_ln1651_11_fu_1656_p2;
wire   [0:0] xor_ln1651_11_fu_1661_p2;
wire   [7:0] select_ln65_10_fu_1648_p3;
wire   [7:0] select_ln65_11_fu_1667_p3;
wire   [0:0] icmp_ln1651_12_fu_1674_p2;
wire   [0:0] xor_ln1651_12_fu_1680_p2;
wire   [7:0] select_ln65_9_fu_1628_p3;
wire   [7:0] select_ln65_12_fu_1686_p3;
wire   [0:0] icmp_ln1651_13_fu_1694_p2;
wire   [0:0] xor_ln1651_13_fu_1700_p2;
wire   [0:0] icmp_ln1651_15_fu_1714_p2;
wire   [0:0] xor_ln1651_15_fu_1720_p2;
wire   [0:0] icmp_ln1651_16_fu_1734_p2;
wire   [0:0] xor_ln1651_16_fu_1740_p2;
wire   [7:0] select_ln65_15_fu_1726_p3;
wire   [7:0] select_ln65_16_fu_1746_p3;
wire   [0:0] icmp_ln1651_17_fu_1754_p2;
wire   [0:0] xor_ln1651_17_fu_1760_p2;
wire   [0:0] icmp_ln1651_18_fu_1774_p2;
wire   [0:0] xor_ln1651_18_fu_1780_p2;
wire   [0:0] icmp_ln1651_19_fu_1794_p2;
wire   [0:0] xor_ln1651_19_fu_1799_p2;
wire   [7:0] select_ln65_18_fu_1786_p3;
wire   [7:0] select_ln65_19_fu_1805_p3;
wire   [0:0] icmp_ln1651_20_fu_1812_p2;
wire   [0:0] xor_ln1651_20_fu_1818_p2;
wire   [7:0] select_ln65_17_fu_1766_p3;
wire   [7:0] select_ln65_20_fu_1824_p3;
wire   [0:0] icmp_ln1651_21_fu_1832_p2;
wire   [0:0] xor_ln1651_21_fu_1838_p2;
wire   [0:0] icmp_ln1651_22_fu_1852_p2;
wire   [0:0] xor_ln1651_22_fu_1858_p2;
wire   [0:0] icmp_ln1651_23_fu_1872_p2;
wire   [0:0] xor_ln1651_23_fu_1877_p2;
wire   [7:0] select_ln65_22_fu_1864_p3;
wire   [7:0] select_ln65_23_fu_1883_p3;
wire   [0:0] icmp_ln1651_24_fu_1890_p2;
wire   [0:0] xor_ln1651_24_fu_1896_p2;
wire   [0:0] icmp_ln1651_25_fu_1910_p2;
wire   [0:0] xor_ln1651_25_fu_1916_p2;
wire   [0:0] icmp_ln1651_26_fu_1930_p2;
wire   [0:0] xor_ln1651_26_fu_1935_p2;
wire   [7:0] select_ln65_25_fu_1922_p3;
wire   [7:0] select_ln65_26_fu_1941_p3;
wire   [0:0] icmp_ln1651_27_fu_1948_p2;
wire   [0:0] xor_ln1651_27_fu_1954_p2;
wire   [7:0] select_ln65_24_fu_1902_p3;
wire   [7:0] select_ln65_27_fu_1960_p3;
wire   [0:0] icmp_ln1651_28_fu_1968_p2;
wire   [0:0] xor_ln1651_28_fu_1974_p2;
wire   [0:0] icmp_ln1651_30_fu_1988_p2;
wire   [0:0] xor_ln1651_30_fu_1994_p2;
wire   [0:0] icmp_ln1651_31_fu_2008_p2;
wire   [0:0] xor_ln1651_31_fu_2014_p2;
wire   [7:0] select_ln65_30_fu_2000_p3;
wire   [7:0] select_ln65_31_fu_2020_p3;
wire   [0:0] icmp_ln1651_32_fu_2028_p2;
wire   [0:0] xor_ln1651_32_fu_2034_p2;
wire   [0:0] icmp_ln1651_33_fu_2048_p2;
wire   [0:0] xor_ln1651_33_fu_2054_p2;
wire   [0:0] icmp_ln1651_34_fu_2068_p2;
wire   [0:0] xor_ln1651_34_fu_2073_p2;
wire   [7:0] select_ln65_33_fu_2060_p3;
wire   [7:0] select_ln65_34_fu_2079_p3;
wire   [0:0] icmp_ln1651_35_fu_2086_p2;
wire   [0:0] xor_ln1651_35_fu_2092_p2;
wire   [7:0] select_ln65_32_fu_2040_p3;
wire   [7:0] select_ln65_35_fu_2098_p3;
wire   [0:0] icmp_ln1651_36_fu_2106_p2;
wire   [0:0] xor_ln1651_36_fu_2112_p2;
wire   [0:0] icmp_ln1651_37_fu_2126_p2;
wire   [0:0] xor_ln1651_37_fu_2132_p2;
wire   [0:0] icmp_ln1651_38_fu_2146_p2;
wire   [0:0] xor_ln1651_38_fu_2151_p2;
wire   [7:0] select_ln65_37_fu_2138_p3;
wire   [7:0] select_ln65_38_fu_2157_p3;
wire   [0:0] icmp_ln1651_39_fu_2164_p2;
wire   [0:0] xor_ln1651_39_fu_2170_p2;
wire   [0:0] icmp_ln1651_40_fu_2184_p2;
wire   [0:0] xor_ln1651_40_fu_2190_p2;
wire   [0:0] icmp_ln1651_41_fu_2204_p2;
wire   [0:0] xor_ln1651_41_fu_2209_p2;
wire   [7:0] select_ln65_40_fu_2196_p3;
wire   [7:0] select_ln65_41_fu_2215_p3;
wire   [0:0] icmp_ln1651_42_fu_2222_p2;
wire   [0:0] xor_ln1651_42_fu_2228_p2;
wire   [7:0] select_ln65_39_fu_2176_p3;
wire   [7:0] select_ln65_42_fu_2234_p3;
wire   [0:0] icmp_ln1651_43_fu_2242_p2;
wire   [0:0] xor_ln1651_43_fu_2248_p2;
wire   [0:0] icmp_ln1651_45_fu_2262_p2;
wire   [0:0] xor_ln1651_45_fu_2268_p2;
wire   [0:0] icmp_ln1651_46_fu_2282_p2;
wire   [0:0] xor_ln1651_46_fu_2288_p2;
wire   [7:0] select_ln65_45_fu_2274_p3;
wire   [7:0] select_ln65_46_fu_2294_p3;
wire   [0:0] icmp_ln1651_47_fu_2302_p2;
wire   [0:0] xor_ln1651_47_fu_2308_p2;
wire   [0:0] icmp_ln1651_48_fu_2322_p2;
wire   [0:0] xor_ln1651_48_fu_2328_p2;
wire   [0:0] icmp_ln1651_49_fu_2342_p2;
wire   [0:0] xor_ln1651_49_fu_2347_p2;
wire   [7:0] select_ln65_48_fu_2334_p3;
wire   [7:0] select_ln65_49_fu_2353_p3;
wire   [0:0] icmp_ln1651_50_fu_2360_p2;
wire   [0:0] xor_ln1651_50_fu_2366_p2;
wire   [7:0] select_ln65_47_fu_2314_p3;
wire   [7:0] select_ln65_50_fu_2372_p3;
wire   [0:0] icmp_ln1651_51_fu_2380_p2;
wire   [0:0] xor_ln1651_51_fu_2386_p2;
wire   [0:0] icmp_ln1651_52_fu_2400_p2;
wire   [0:0] xor_ln1651_52_fu_2406_p2;
wire   [0:0] icmp_ln1651_53_fu_2420_p2;
wire   [0:0] xor_ln1651_53_fu_2425_p2;
wire   [7:0] select_ln65_52_fu_2412_p3;
wire   [7:0] select_ln65_53_fu_2431_p3;
wire   [0:0] icmp_ln1651_54_fu_2438_p2;
wire   [0:0] xor_ln1651_54_fu_2444_p2;
wire   [0:0] icmp_ln1651_55_fu_2458_p2;
wire   [0:0] xor_ln1651_55_fu_2464_p2;
wire   [0:0] icmp_ln1651_56_fu_2478_p2;
wire   [0:0] xor_ln1651_56_fu_2483_p2;
wire   [7:0] select_ln65_55_fu_2470_p3;
wire   [7:0] select_ln65_56_fu_2489_p3;
wire   [0:0] icmp_ln1651_57_fu_2496_p2;
wire   [0:0] xor_ln1651_57_fu_2502_p2;
wire   [7:0] select_ln65_54_fu_2450_p3;
wire   [7:0] select_ln65_57_fu_2508_p3;
wire   [0:0] icmp_ln1651_58_fu_2516_p2;
wire   [0:0] xor_ln1651_58_fu_2522_p2;
wire   [0:0] icmp_ln1651_60_fu_2536_p2;
wire   [0:0] xor_ln1651_60_fu_2542_p2;
wire   [0:0] icmp_ln1651_61_fu_2556_p2;
wire   [0:0] xor_ln1651_61_fu_2562_p2;
wire   [7:0] select_ln65_60_fu_2548_p3;
wire   [7:0] select_ln65_61_fu_2568_p3;
wire   [0:0] icmp_ln1651_62_fu_2576_p2;
wire   [0:0] xor_ln1651_62_fu_2582_p2;
wire   [0:0] icmp_ln1651_63_fu_2596_p2;
wire   [0:0] xor_ln1651_63_fu_2602_p2;
wire   [0:0] icmp_ln1651_64_fu_2616_p2;
wire   [0:0] xor_ln1651_64_fu_2621_p2;
wire   [7:0] select_ln65_63_fu_2608_p3;
wire   [7:0] select_ln65_64_fu_2627_p3;
wire   [0:0] icmp_ln1651_65_fu_2634_p2;
wire   [0:0] xor_ln1651_65_fu_2640_p2;
wire   [7:0] select_ln65_62_fu_2588_p3;
wire   [7:0] select_ln65_65_fu_2646_p3;
wire   [0:0] icmp_ln1651_66_fu_2654_p2;
wire   [0:0] xor_ln1651_66_fu_2660_p2;
wire   [0:0] icmp_ln1651_67_fu_2674_p2;
wire   [0:0] xor_ln1651_67_fu_2680_p2;
wire   [0:0] icmp_ln1651_68_fu_2694_p2;
wire   [0:0] xor_ln1651_68_fu_2699_p2;
wire   [7:0] select_ln65_67_fu_2686_p3;
wire   [7:0] select_ln65_68_fu_2705_p3;
wire   [0:0] icmp_ln1651_69_fu_2712_p2;
wire   [0:0] xor_ln1651_69_fu_2718_p2;
wire   [0:0] icmp_ln1651_70_fu_2732_p2;
wire   [0:0] xor_ln1651_70_fu_2738_p2;
wire   [0:0] icmp_ln1651_71_fu_2752_p2;
wire   [0:0] xor_ln1651_71_fu_2757_p2;
wire   [7:0] select_ln65_70_fu_2744_p3;
wire   [7:0] select_ln65_71_fu_2763_p3;
wire   [0:0] icmp_ln1651_72_fu_2770_p2;
wire   [0:0] xor_ln1651_72_fu_2776_p2;
wire   [7:0] select_ln65_69_fu_2724_p3;
wire   [7:0] select_ln65_72_fu_2782_p3;
wire   [0:0] icmp_ln1651_73_fu_2790_p2;
wire   [0:0] xor_ln1651_73_fu_2796_p2;
wire   [0:0] icmp_ln1651_75_fu_2810_p2;
wire   [0:0] xor_ln1651_75_fu_2816_p2;
wire   [0:0] icmp_ln1651_76_fu_2830_p2;
wire   [0:0] xor_ln1651_76_fu_2836_p2;
wire   [7:0] select_ln65_75_fu_2822_p3;
wire   [7:0] select_ln65_76_fu_2842_p3;
wire   [0:0] icmp_ln1651_77_fu_2850_p2;
wire   [0:0] xor_ln1651_77_fu_2856_p2;
wire   [0:0] icmp_ln1651_78_fu_2870_p2;
wire   [0:0] xor_ln1651_78_fu_2876_p2;
wire   [0:0] icmp_ln1651_79_fu_2890_p2;
wire   [0:0] xor_ln1651_79_fu_2895_p2;
wire   [7:0] select_ln65_78_fu_2882_p3;
wire   [7:0] select_ln65_79_fu_2901_p3;
wire   [0:0] icmp_ln1651_80_fu_2908_p2;
wire   [0:0] xor_ln1651_80_fu_2914_p2;
wire   [7:0] select_ln65_77_fu_2862_p3;
wire   [7:0] select_ln65_80_fu_2920_p3;
wire   [0:0] icmp_ln1651_81_fu_2928_p2;
wire   [0:0] xor_ln1651_81_fu_2934_p2;
wire   [0:0] icmp_ln1651_82_fu_2948_p2;
wire   [0:0] xor_ln1651_82_fu_2954_p2;
wire   [0:0] icmp_ln1651_83_fu_2968_p2;
wire   [0:0] xor_ln1651_83_fu_2973_p2;
wire   [7:0] select_ln65_82_fu_2960_p3;
wire   [7:0] select_ln65_83_fu_2979_p3;
wire   [0:0] icmp_ln1651_84_fu_2986_p2;
wire   [0:0] xor_ln1651_84_fu_2992_p2;
wire   [0:0] icmp_ln1651_85_fu_3006_p2;
wire   [0:0] xor_ln1651_85_fu_3012_p2;
wire   [0:0] icmp_ln1651_86_fu_3026_p2;
wire   [0:0] xor_ln1651_86_fu_3031_p2;
wire   [7:0] select_ln65_85_fu_3018_p3;
wire   [7:0] select_ln65_86_fu_3037_p3;
wire   [0:0] icmp_ln1651_87_fu_3044_p2;
wire   [0:0] xor_ln1651_87_fu_3050_p2;
wire   [7:0] select_ln65_84_fu_2998_p3;
wire   [7:0] select_ln65_87_fu_3056_p3;
wire   [0:0] icmp_ln1651_88_fu_3064_p2;
wire   [0:0] xor_ln1651_88_fu_3070_p2;
wire   [0:0] icmp_ln1651_14_fu_3084_p2;
wire   [0:0] xor_ln1651_14_fu_3088_p2;
wire   [0:0] icmp_ln1651_29_fu_3100_p2;
wire   [0:0] xor_ln1651_29_fu_3104_p2;
wire   [0:0] icmp_ln1651_44_fu_3116_p2;
wire   [0:0] xor_ln1651_44_fu_3120_p2;
wire   [0:0] icmp_ln1651_59_fu_3132_p2;
wire   [0:0] xor_ln1651_59_fu_3136_p2;
wire   [0:0] icmp_ln1651_74_fu_3148_p2;
wire   [0:0] xor_ln1651_74_fu_3152_p2;
wire   [0:0] icmp_ln1651_89_fu_3164_p2;
wire   [0:0] xor_ln1651_89_fu_3168_p2;
wire   [7:0] res_pack_data_5_fu_3174_p3;
wire   [7:0] res_pack_data_4_fu_3158_p3;
wire   [7:0] res_pack_data_3_fu_3142_p3;
wire   [7:0] res_pack_data_2_fu_3126_p3;
wire   [7:0] res_pack_data_1_fu_3110_p3;
wire   [7:0] res_pack_data_fu_3094_p3;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_455;
reg    ap_condition_453;
reg    ap_condition_649;
reg    ap_condition_479;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 sY = 32'd0;
#0 pY = 32'd0;
#0 pX = 32'd0;
#0 sX = 32'd0;
#0 void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3 = 8'd0;
#0 void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2 = 8'd0;
#0 void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 = 8'd0;
#0 void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_67 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_66 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_53 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_52 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_51 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_50 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_49 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_48 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_35 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_34 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_33 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_32 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_31 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_30 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_17 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_16 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_15 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_14 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_13 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_12 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_65 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_64 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_63 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_62 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_61 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_60 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_47 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_46 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_45 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_44 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_43 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_42 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_29 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_28 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_27 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_26 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_25 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_24 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_11 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_10 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_9 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_8 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_7 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_6 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_59 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_58 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_57 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_56 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_55 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_54 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_41 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_40 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_39 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_38 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_37 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_36 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_23 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_22 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_21 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_20 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_19 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_18 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_5 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_4 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_3 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_2 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_1 = 8'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap = 8'd0;
end

myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi #(
    .DataWidth( 8 ),
    .AddressRange( 44 ),
    .AddressWidth( 6 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd43),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_we0),
    .d0(pool_window_V_20_fu_459_p1),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_q0)
);

myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi #(
    .DataWidth( 8 ),
    .AddressRange( 44 ),
    .AddressWidth( 6 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd43),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_q0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_q0)
);

myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi #(
    .DataWidth( 8 ),
    .AddressRange( 44 ),
    .AddressWidth( 6 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd43),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_we0),
    .d0(pool_window_V_7_reg_3279),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_q0)
);

myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi #(
    .DataWidth( 8 ),
    .AddressRange( 44 ),
    .AddressWidth( 6 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd43),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_q0)
);

myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi #(
    .DataWidth( 8 ),
    .AddressRange( 44 ),
    .AddressWidth( 6 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd43),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_q0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_q0)
);

myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi #(
    .DataWidth( 8 ),
    .AddressRange( 44 ),
    .AddressWidth( 6 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd43),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_we0),
    .d0(pool_window_V_23_reg_3294),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_q0)
);

myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi #(
    .DataWidth( 8 ),
    .AddressRange( 44 ),
    .AddressWidth( 6 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd43),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_q0)
);

myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi #(
    .DataWidth( 8 ),
    .AddressRange( 44 ),
    .AddressWidth( 6 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd43),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_q0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_q0)
);

myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi #(
    .DataWidth( 8 ),
    .AddressRange( 44 ),
    .AddressWidth( 6 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd43),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_we0),
    .d0(pool_window_V_33_reg_3309),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_q0)
);

myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi #(
    .DataWidth( 8 ),
    .AddressRange( 44 ),
    .AddressWidth( 6 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd43),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_q0)
);

myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi #(
    .DataWidth( 8 ),
    .AddressRange( 44 ),
    .AddressWidth( 6 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd43),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_q0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_q0)
);

myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi #(
    .DataWidth( 8 ),
    .AddressRange( 44 ),
    .AddressWidth( 6 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd43),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_we0),
    .d0(pool_window_V_39_reg_3324),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_q0)
);

myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi #(
    .DataWidth( 8 ),
    .AddressRange( 44 ),
    .AddressWidth( 6 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd43),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_q0)
);

myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi #(
    .DataWidth( 8 ),
    .AddressRange( 44 ),
    .AddressWidth( 6 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd43),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_q0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_q0)
);

myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi #(
    .DataWidth( 8 ),
    .AddressRange( 44 ),
    .AddressWidth( 6 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd43),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_we0),
    .d0(pool_window_V_51_reg_3339),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_q0)
);

myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi #(
    .DataWidth( 8 ),
    .AddressRange( 44 ),
    .AddressWidth( 6 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd43),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_q0)
);

myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi #(
    .DataWidth( 8 ),
    .AddressRange( 44 ),
    .AddressWidth( 6 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd43),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_q0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_q0)
);

myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi #(
    .DataWidth( 8 ),
    .AddressRange( 44 ),
    .AddressWidth( 6 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd43),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_we0),
    .d0(pool_window_V_63_reg_3354),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_q0)
);

myproject_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_453)) begin
        if ((1'b1 == ap_condition_455)) begin
            ap_phi_reg_pp0_iter1_storemerge_reg_315 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_storemerge_reg_315 <= ap_phi_reg_pp0_iter0_storemerge_reg_315;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_453)) begin
        if ((icmp_ln109_fu_334_p2 == 1'd0)) begin
            indvar_flatten_fu_298 <= add_ln109_fu_340_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_298 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_649)) begin
        if ((icmp_ln76_fu_382_p2 == 1'd1)) begin
            pX <= 32'd0;
        end else if ((icmp_ln76_fu_382_p2 == 1'd0)) begin
            pX <= add_ln76_fu_376_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_479)) begin
        if ((icmp_ln80_fu_436_p2 == 1'd1)) begin
            pY <= 32'd0;
        end else if ((icmp_ln80_fu_436_p2 == 1'd0)) begin
            pY <= add_ln80_fu_430_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_649)) begin
        if ((icmp_ln76_fu_382_p2 == 1'd1)) begin
            sX <= 32'd0;
        end else if ((icmp_ln76_fu_382_p2 == 1'd0)) begin
            sX <= add_ln91_fu_402_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln55_reg_3208 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln55_1_reg_3362 <= and_ln55_1_fu_647_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln55_1_reg_3362_pp0_iter2_reg <= and_ln55_1_reg_3362;
        icmp_ln55_reg_3208_pp0_iter2_reg <= icmp_ln55_reg_3208_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln109_reg_3204 <= icmp_ln109_fu_334_p2;
        icmp_ln55_reg_3208_pp0_iter1_reg <= icmp_ln55_reg_3208;
        pool_window_V_11_reg_3272 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_q0;
        pool_window_V_15_reg_3258 <= {{layer4_out_dout[23:16]}};
        pool_window_V_16_reg_3265 <= {{layer4_out_dout[31:24]}};
        pool_window_V_17_reg_3244 <= {{layer4_out_dout[47:40]}};
        pool_window_V_18_reg_3251 <= {{layer4_out_dout[15:8]}};
        pool_window_V_20_reg_3230 <= pool_window_V_20_fu_459_p1;
        pool_window_V_23_reg_3294 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_q0;
        pool_window_V_27_reg_3287 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_q0;
        pool_window_V_31_reg_3302 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_q0;
        pool_window_V_33_reg_3309 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_q0;
        pool_window_V_36_reg_3317 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_q0;
        pool_window_V_39_reg_3324 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_q0;
        pool_window_V_47_reg_3332 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_q0;
        pool_window_V_51_reg_3339 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_q0;
        pool_window_V_59_reg_3347 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_q0;
        pool_window_V_63_reg_3354 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_q0;
        pool_window_V_7_reg_3279 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_q0;
        pool_window_V_83_reg_3237 <= {{layer4_out_dout[39:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln109_fu_334_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln55_fu_350_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln55_2_reg_3212 <= icmp_ln55_2_fu_364_p2;
        icmp_ln55_3_reg_3217 <= icmp_ln55_3_fu_370_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln109_fu_334_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln55_reg_3208 <= icmp_ln55_fu_350_p2;
        icmp_ln76_reg_3222 <= icmp_ln76_fu_382_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln109_fu_334_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln76_fu_382_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln80_reg_3226 <= icmp_ln80_fu_436_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap <= pool_window_V_17_reg_3244;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_1 <= pool_window_V_83_reg_3237;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_10 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_4;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_11 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_5;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_12 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_6;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_13 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_7;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_14 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_8;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_15 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_9;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_16 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_10;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_17 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_11;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_18 <= pool_window_V_59_reg_3347;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_19 <= pool_window_V_47_reg_3332;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_2 <= pool_window_V_16_reg_3265;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_20 <= pool_window_V_36_reg_3317;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_21 <= pool_window_V_31_reg_3302;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_22 <= pool_window_V_27_reg_3287;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_23 <= pool_window_V_11_reg_3272;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_24 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_18;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_25 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_19;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_26 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_20;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_27 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_21;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_28 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_22;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_29 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_23;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_3 <= pool_window_V_15_reg_3258;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_30 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_24;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_31 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_25;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_32 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_26;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_33 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_27;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_34 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_28;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_35 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_29;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_36 <= pool_window_V_63_reg_3354;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_37 <= pool_window_V_51_reg_3339;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_38 <= pool_window_V_39_reg_3324;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_39 <= pool_window_V_33_reg_3309;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_4 <= pool_window_V_18_reg_3251;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_40 <= pool_window_V_23_reg_3294;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_41 <= pool_window_V_7_reg_3279;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_42 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_36;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_43 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_37;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_44 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_38;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_45 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_39;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_46 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_40;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_47 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_41;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_48 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_42;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_49 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_43;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_5 <= pool_window_V_20_reg_3230;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_50 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_44;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_51 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_45;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_52 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_46;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_53 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_47;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_54 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_55 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_56 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_57 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_58 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_59 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_6 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_60 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_54;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_61 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_55;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_62 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_56;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_63 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_57;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_64 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_58;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_65 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_59;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_66 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_60;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_67 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_61;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_7 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_1;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_8 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_2;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_9 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_3;
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_62;
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_63;
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_64;
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3 <= p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_65;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln76_reg_3222 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sY <= ap_phi_mux_storemerge_phi_fu_319_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln55_1_reg_3362) & (icmp_ln55_reg_3208_pp0_iter1_reg == 1'd1))) begin
        select_ln65_13_reg_3372 <= select_ln65_13_fu_1706_p3;
        select_ln65_21_reg_3378 <= select_ln65_21_fu_1844_p3;
        select_ln65_28_reg_3384 <= select_ln65_28_fu_1980_p3;
        select_ln65_36_reg_3390 <= select_ln65_36_fu_2118_p3;
        select_ln65_43_reg_3396 <= select_ln65_43_fu_2254_p3;
        select_ln65_51_reg_3402 <= select_ln65_51_fu_2392_p3;
        select_ln65_58_reg_3408 <= select_ln65_58_fu_2528_p3;
        select_ln65_66_reg_3414 <= select_ln65_66_fu_2666_p3;
        select_ln65_6_reg_3366 <= select_ln65_6_fu_1570_p3;
        select_ln65_73_reg_3420 <= select_ln65_73_fu_2802_p3;
        select_ln65_81_reg_3426 <= select_ln65_81_fu_2940_p3;
        select_ln65_88_reg_3432 <= select_ln65_88_fu_3076_p3;
    end
end

always @ (*) begin
    if (((icmp_ln109_fu_334_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln80_reg_3226 == 1'd0) & (icmp_ln76_reg_3222 == 1'd1) & (icmp_ln109_reg_3204 == 1'd0))) begin
        ap_phi_mux_storemerge_phi_fu_319_p4 = add_ln86_fu_671_p2;
    end else begin
        ap_phi_mux_storemerge_phi_fu_319_p4 = ap_phi_reg_pp0_iter1_storemerge_reg_315;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_298;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer4_out_blk_n = layer4_out_empty_n;
    end else begin
        layer4_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer4_out_read = 1'b1;
    end else begin
        layer4_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op499_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        layer5_out_blk_n = layer5_out_full_n;
    end else begin
        layer5_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op499_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        layer5_out_write = 1'b1;
    end else begin
        layer5_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln109_fu_340_p2 = (ap_sig_allocacmp_indvar_flatten_load + 11'd1);

assign add_ln76_fu_376_p2 = (pX + 32'd1);

assign add_ln80_fu_430_p2 = (pY + 32'd1);

assign add_ln86_fu_671_p2 = (sY + select_ln86_fu_663_p3);

assign add_ln91_fu_402_p2 = (sX + select_ln91_fu_394_p3);

assign and_ln55_1_fu_647_p2 = (icmp_ln55_1_fu_637_p2 & and_ln55_fu_643_p2);

assign and_ln55_fu_643_p2 = (icmp_ln55_3_reg_3217 & icmp_ln55_2_reg_3212);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op499_write_state4 == 1'b1) & (layer5_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((layer4_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op499_write_state4 == 1'b1) & (layer5_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((layer4_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op499_write_state4 == 1'b1) & (layer5_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((layer4_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (layer4_out_empty_n == 1'b0);
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = ((ap_predicate_op499_write_state4 == 1'b1) & (layer5_out_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_453 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_455 = ((icmp_ln109_fu_334_p2 == 1'd0) & (icmp_ln80_fu_436_p2 == 1'd1) & (icmp_ln76_fu_382_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_479 = ((icmp_ln109_fu_334_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln76_fu_382_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_649 = ((icmp_ln109_fu_334_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_storemerge_reg_315 = 'bx;

always @ (*) begin
    ap_predicate_op499_write_state4 = ((1'd1 == and_ln55_1_reg_3362_pp0_iter2_reg) & (icmp_ln55_reg_3208_pp0_iter2_reg == 1'd1));
end

assign ap_ready = internal_ap_ready;

assign icmp_ln109_fu_334_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 11'd1936) ? 1'b1 : 1'b0);

assign icmp_ln1651_10_fu_1636_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_17) < $signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_11)) ? 1'b1 : 1'b0);

assign icmp_ln1651_11_fu_1656_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_5) < $signed(pool_window_V_20_reg_3230)) ? 1'b1 : 1'b0);

assign icmp_ln1651_12_fu_1674_p2 = (($signed(select_ln65_10_fu_1648_p3) < $signed(select_ln65_11_fu_1667_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_13_fu_1694_p2 = (($signed(select_ln65_9_fu_1628_p3) < $signed(select_ln65_12_fu_1686_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_14_fu_3084_p2 = (($signed(select_ln65_6_reg_3366) < $signed(select_ln65_13_reg_3372)) ? 1'b1 : 1'b0);

assign icmp_ln1651_15_fu_1714_p2 = (($signed(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2) < $signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_64)) ? 1'b1 : 1'b0);

assign icmp_ln1651_16_fu_1734_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_58) < $signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_17_fu_1754_p2 = (($signed(select_ln65_15_fu_1726_p3) < $signed(select_ln65_16_fu_1746_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_18_fu_1774_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_52) < $signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_46)) ? 1'b1 : 1'b0);

assign icmp_ln1651_19_fu_1794_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_40) < $signed(pool_window_V_23_reg_3294)) ? 1'b1 : 1'b0);

assign icmp_ln1651_1_fu_1460_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_59) < $signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_20_fu_1812_p2 = (($signed(select_ln65_18_fu_1786_p3) < $signed(select_ln65_19_fu_1805_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_21_fu_1832_p2 = (($signed(select_ln65_17_fu_1766_p3) < $signed(select_ln65_20_fu_1824_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_22_fu_1852_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_34) < $signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_28)) ? 1'b1 : 1'b0);

assign icmp_ln1651_23_fu_1872_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_22) < $signed(pool_window_V_27_reg_3287)) ? 1'b1 : 1'b0);

assign icmp_ln1651_24_fu_1890_p2 = (($signed(select_ln65_22_fu_1864_p3) < $signed(select_ln65_23_fu_1883_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_25_fu_1910_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_16) < $signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_10)) ? 1'b1 : 1'b0);

assign icmp_ln1651_26_fu_1930_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_4) < $signed(pool_window_V_18_reg_3251)) ? 1'b1 : 1'b0);

assign icmp_ln1651_27_fu_1948_p2 = (($signed(select_ln65_25_fu_1922_p3) < $signed(select_ln65_26_fu_1941_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_28_fu_1968_p2 = (($signed(select_ln65_24_fu_1902_p3) < $signed(select_ln65_27_fu_1960_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_29_fu_3100_p2 = (($signed(select_ln65_21_reg_3378) < $signed(select_ln65_28_reg_3384)) ? 1'b1 : 1'b0);

assign icmp_ln1651_2_fu_1480_p2 = (($signed(select_ln65_fu_1452_p3) < $signed(select_ln65_1_fu_1472_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_30_fu_1988_p2 = (($signed(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1) < $signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_63)) ? 1'b1 : 1'b0);

assign icmp_ln1651_31_fu_2008_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_57) < $signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_32_fu_2028_p2 = (($signed(select_ln65_30_fu_2000_p3) < $signed(select_ln65_31_fu_2020_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_33_fu_2048_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_51) < $signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_45)) ? 1'b1 : 1'b0);

assign icmp_ln1651_34_fu_2068_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_39) < $signed(pool_window_V_33_reg_3309)) ? 1'b1 : 1'b0);

assign icmp_ln1651_35_fu_2086_p2 = (($signed(select_ln65_33_fu_2060_p3) < $signed(select_ln65_34_fu_2079_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_36_fu_2106_p2 = (($signed(select_ln65_32_fu_2040_p3) < $signed(select_ln65_35_fu_2098_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_37_fu_2126_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_33) < $signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_27)) ? 1'b1 : 1'b0);

assign icmp_ln1651_38_fu_2146_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_21) < $signed(pool_window_V_31_reg_3302)) ? 1'b1 : 1'b0);

assign icmp_ln1651_39_fu_2164_p2 = (($signed(select_ln65_37_fu_2138_p3) < $signed(select_ln65_38_fu_2157_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_3_fu_1500_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_53) < $signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_47)) ? 1'b1 : 1'b0);

assign icmp_ln1651_40_fu_2184_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_15) < $signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_9)) ? 1'b1 : 1'b0);

assign icmp_ln1651_41_fu_2204_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_3) < $signed(pool_window_V_15_reg_3258)) ? 1'b1 : 1'b0);

assign icmp_ln1651_42_fu_2222_p2 = (($signed(select_ln65_40_fu_2196_p3) < $signed(select_ln65_41_fu_2215_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_43_fu_2242_p2 = (($signed(select_ln65_39_fu_2176_p3) < $signed(select_ln65_42_fu_2234_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_44_fu_3116_p2 = (($signed(select_ln65_36_reg_3390) < $signed(select_ln65_43_reg_3396)) ? 1'b1 : 1'b0);

assign icmp_ln1651_45_fu_2262_p2 = (($signed(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel) < $signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_62)) ? 1'b1 : 1'b0);

assign icmp_ln1651_46_fu_2282_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_56) < $signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_47_fu_2302_p2 = (($signed(select_ln65_45_fu_2274_p3) < $signed(select_ln65_46_fu_2294_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_48_fu_2322_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_50) < $signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_44)) ? 1'b1 : 1'b0);

assign icmp_ln1651_49_fu_2342_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_38) < $signed(pool_window_V_39_reg_3324)) ? 1'b1 : 1'b0);

assign icmp_ln1651_4_fu_1520_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_41) < $signed(pool_window_V_7_reg_3279)) ? 1'b1 : 1'b0);

assign icmp_ln1651_50_fu_2360_p2 = (($signed(select_ln65_48_fu_2334_p3) < $signed(select_ln65_49_fu_2353_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_51_fu_2380_p2 = (($signed(select_ln65_47_fu_2314_p3) < $signed(select_ln65_50_fu_2372_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_52_fu_2400_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_32) < $signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_26)) ? 1'b1 : 1'b0);

assign icmp_ln1651_53_fu_2420_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_20) < $signed(pool_window_V_36_reg_3317)) ? 1'b1 : 1'b0);

assign icmp_ln1651_54_fu_2438_p2 = (($signed(select_ln65_52_fu_2412_p3) < $signed(select_ln65_53_fu_2431_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_55_fu_2458_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_14) < $signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_8)) ? 1'b1 : 1'b0);

assign icmp_ln1651_56_fu_2478_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_2) < $signed(pool_window_V_16_reg_3265)) ? 1'b1 : 1'b0);

assign icmp_ln1651_57_fu_2496_p2 = (($signed(select_ln65_55_fu_2470_p3) < $signed(select_ln65_56_fu_2489_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_58_fu_2516_p2 = (($signed(select_ln65_54_fu_2450_p3) < $signed(select_ln65_57_fu_2508_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_59_fu_3132_p2 = (($signed(select_ln65_51_reg_3402) < $signed(select_ln65_58_reg_3408)) ? 1'b1 : 1'b0);

assign icmp_ln1651_5_fu_1538_p2 = (($signed(select_ln65_3_fu_1512_p3) < $signed(select_ln65_4_fu_1531_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_60_fu_2536_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_67) < $signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_61)) ? 1'b1 : 1'b0);

assign icmp_ln1651_61_fu_2556_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_55) < $signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_62_fu_2576_p2 = (($signed(select_ln65_60_fu_2548_p3) < $signed(select_ln65_61_fu_2568_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_63_fu_2596_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_49) < $signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_43)) ? 1'b1 : 1'b0);

assign icmp_ln1651_64_fu_2616_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_37) < $signed(pool_window_V_51_reg_3339)) ? 1'b1 : 1'b0);

assign icmp_ln1651_65_fu_2634_p2 = (($signed(select_ln65_63_fu_2608_p3) < $signed(select_ln65_64_fu_2627_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_66_fu_2654_p2 = (($signed(select_ln65_62_fu_2588_p3) < $signed(select_ln65_65_fu_2646_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_67_fu_2674_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_31) < $signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_25)) ? 1'b1 : 1'b0);

assign icmp_ln1651_68_fu_2694_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_19) < $signed(pool_window_V_47_reg_3332)) ? 1'b1 : 1'b0);

assign icmp_ln1651_69_fu_2712_p2 = (($signed(select_ln65_67_fu_2686_p3) < $signed(select_ln65_68_fu_2705_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_6_fu_1558_p2 = (($signed(select_ln65_2_fu_1492_p3) < $signed(select_ln65_5_fu_1550_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_70_fu_2732_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_13) < $signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_7)) ? 1'b1 : 1'b0);

assign icmp_ln1651_71_fu_2752_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_1) < $signed(pool_window_V_83_reg_3237)) ? 1'b1 : 1'b0);

assign icmp_ln1651_72_fu_2770_p2 = (($signed(select_ln65_70_fu_2744_p3) < $signed(select_ln65_71_fu_2763_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_73_fu_2790_p2 = (($signed(select_ln65_69_fu_2724_p3) < $signed(select_ln65_72_fu_2782_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_74_fu_3148_p2 = (($signed(select_ln65_66_reg_3414) < $signed(select_ln65_73_reg_3420)) ? 1'b1 : 1'b0);

assign icmp_ln1651_75_fu_2810_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_66) < $signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_60)) ? 1'b1 : 1'b0);

assign icmp_ln1651_76_fu_2830_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_54) < $signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_q0)) ? 1'b1 : 1'b0);

assign icmp_ln1651_77_fu_2850_p2 = (($signed(select_ln65_75_fu_2822_p3) < $signed(select_ln65_76_fu_2842_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_78_fu_2870_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_48) < $signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_42)) ? 1'b1 : 1'b0);

assign icmp_ln1651_79_fu_2890_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_36) < $signed(pool_window_V_63_reg_3354)) ? 1'b1 : 1'b0);

assign icmp_ln1651_7_fu_1578_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_35) < $signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_29)) ? 1'b1 : 1'b0);

assign icmp_ln1651_80_fu_2908_p2 = (($signed(select_ln65_78_fu_2882_p3) < $signed(select_ln65_79_fu_2901_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_81_fu_2928_p2 = (($signed(select_ln65_77_fu_2862_p3) < $signed(select_ln65_80_fu_2920_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_82_fu_2948_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_30) < $signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_24)) ? 1'b1 : 1'b0);

assign icmp_ln1651_83_fu_2968_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_18) < $signed(pool_window_V_59_reg_3347)) ? 1'b1 : 1'b0);

assign icmp_ln1651_84_fu_2986_p2 = (($signed(select_ln65_82_fu_2960_p3) < $signed(select_ln65_83_fu_2979_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_85_fu_3006_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_12) < $signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_6)) ? 1'b1 : 1'b0);

assign icmp_ln1651_86_fu_3026_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap) < $signed(pool_window_V_17_reg_3244)) ? 1'b1 : 1'b0);

assign icmp_ln1651_87_fu_3044_p2 = (($signed(select_ln65_85_fu_3018_p3) < $signed(select_ln65_86_fu_3037_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_88_fu_3064_p2 = (($signed(select_ln65_84_fu_2998_p3) < $signed(select_ln65_87_fu_3056_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_89_fu_3164_p2 = (($signed(select_ln65_81_reg_3426) < $signed(select_ln65_88_reg_3432)) ? 1'b1 : 1'b0);

assign icmp_ln1651_8_fu_1598_p2 = (($signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_23) < $signed(pool_window_V_11_reg_3272)) ? 1'b1 : 1'b0);

assign icmp_ln1651_9_fu_1616_p2 = (($signed(select_ln65_7_fu_1590_p3) < $signed(select_ln65_8_fu_1609_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1651_fu_1440_p2 = (($signed(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3) < $signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_65)) ? 1'b1 : 1'b0);

assign icmp_ln55_1_fu_637_p2 = ((sY == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln55_2_fu_364_p2 = (($signed(pY) > $signed(32'd2)) ? 1'b1 : 1'b0);

assign icmp_ln55_3_fu_370_p2 = (($signed(pX) > $signed(32'd2)) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_350_p2 = ((sX == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_382_p2 = ((add_ln76_fu_376_p2 == 32'd44) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_436_p2 = ((add_ln80_fu_430_p2 == 32'd44) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_657_p2 = ((sY == 32'd3) ? 1'b1 : 1'b0);

assign layer5_out_din = {{{{{{res_pack_data_5_fu_3174_p3}, {res_pack_data_4_fu_3158_p3}}, {res_pack_data_3_fu_3142_p3}}, {res_pack_data_2_fu_3126_p3}}, {res_pack_data_1_fu_3110_p3}}, {res_pack_data_fu_3094_p3}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_d0 = {{layer4_out_dout[47:40]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_d0 = {{layer4_out_dout[39:32]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_d0 = {{layer4_out_dout[31:24]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_d0 = {{layer4_out_dout[23:16]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_d0 = {{layer4_out_dout[15:8]}};

assign pool_window_V_20_fu_459_p1 = layer4_out_dout[7:0];

assign res_pack_data_1_fu_3110_p3 = ((xor_ln1651_29_fu_3104_p2[0:0] == 1'b1) ? select_ln65_21_reg_3378 : select_ln65_28_reg_3384);

assign res_pack_data_2_fu_3126_p3 = ((xor_ln1651_44_fu_3120_p2[0:0] == 1'b1) ? select_ln65_36_reg_3390 : select_ln65_43_reg_3396);

assign res_pack_data_3_fu_3142_p3 = ((xor_ln1651_59_fu_3136_p2[0:0] == 1'b1) ? select_ln65_51_reg_3402 : select_ln65_58_reg_3408);

assign res_pack_data_4_fu_3158_p3 = ((xor_ln1651_74_fu_3152_p2[0:0] == 1'b1) ? select_ln65_66_reg_3414 : select_ln65_73_reg_3420);

assign res_pack_data_5_fu_3174_p3 = ((xor_ln1651_89_fu_3168_p2[0:0] == 1'b1) ? select_ln65_81_reg_3426 : select_ln65_88_reg_3432);

assign res_pack_data_fu_3094_p3 = ((xor_ln1651_14_fu_3088_p2[0:0] == 1'b1) ? select_ln65_6_reg_3366 : select_ln65_13_reg_3372);

assign select_ln65_10_fu_1648_p3 = ((xor_ln1651_10_fu_1642_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_17 : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_11);

assign select_ln65_11_fu_1667_p3 = ((xor_ln1651_11_fu_1661_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_5 : pool_window_V_20_reg_3230);

assign select_ln65_12_fu_1686_p3 = ((xor_ln1651_12_fu_1680_p2[0:0] == 1'b1) ? select_ln65_10_fu_1648_p3 : select_ln65_11_fu_1667_p3);

assign select_ln65_13_fu_1706_p3 = ((xor_ln1651_13_fu_1700_p2[0:0] == 1'b1) ? select_ln65_9_fu_1628_p3 : select_ln65_12_fu_1686_p3);

assign select_ln65_15_fu_1726_p3 = ((xor_ln1651_15_fu_1720_p2[0:0] == 1'b1) ? void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2 : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_64);

assign select_ln65_16_fu_1746_p3 = ((xor_ln1651_16_fu_1740_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_58 : p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_q0);

assign select_ln65_17_fu_1766_p3 = ((xor_ln1651_17_fu_1760_p2[0:0] == 1'b1) ? select_ln65_15_fu_1726_p3 : select_ln65_16_fu_1746_p3);

assign select_ln65_18_fu_1786_p3 = ((xor_ln1651_18_fu_1780_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_52 : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_46);

assign select_ln65_19_fu_1805_p3 = ((xor_ln1651_19_fu_1799_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_40 : pool_window_V_23_reg_3294);

assign select_ln65_1_fu_1472_p3 = ((xor_ln1651_1_fu_1466_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_59 : p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_q0);

assign select_ln65_20_fu_1824_p3 = ((xor_ln1651_20_fu_1818_p2[0:0] == 1'b1) ? select_ln65_18_fu_1786_p3 : select_ln65_19_fu_1805_p3);

assign select_ln65_21_fu_1844_p3 = ((xor_ln1651_21_fu_1838_p2[0:0] == 1'b1) ? select_ln65_17_fu_1766_p3 : select_ln65_20_fu_1824_p3);

assign select_ln65_22_fu_1864_p3 = ((xor_ln1651_22_fu_1858_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_34 : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_28);

assign select_ln65_23_fu_1883_p3 = ((xor_ln1651_23_fu_1877_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_22 : pool_window_V_27_reg_3287);

assign select_ln65_24_fu_1902_p3 = ((xor_ln1651_24_fu_1896_p2[0:0] == 1'b1) ? select_ln65_22_fu_1864_p3 : select_ln65_23_fu_1883_p3);

assign select_ln65_25_fu_1922_p3 = ((xor_ln1651_25_fu_1916_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_16 : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_10);

assign select_ln65_26_fu_1941_p3 = ((xor_ln1651_26_fu_1935_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_4 : pool_window_V_18_reg_3251);

assign select_ln65_27_fu_1960_p3 = ((xor_ln1651_27_fu_1954_p2[0:0] == 1'b1) ? select_ln65_25_fu_1922_p3 : select_ln65_26_fu_1941_p3);

assign select_ln65_28_fu_1980_p3 = ((xor_ln1651_28_fu_1974_p2[0:0] == 1'b1) ? select_ln65_24_fu_1902_p3 : select_ln65_27_fu_1960_p3);

assign select_ln65_2_fu_1492_p3 = ((xor_ln1651_2_fu_1486_p2[0:0] == 1'b1) ? select_ln65_fu_1452_p3 : select_ln65_1_fu_1472_p3);

assign select_ln65_30_fu_2000_p3 = ((xor_ln1651_30_fu_1994_p2[0:0] == 1'b1) ? void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_63);

assign select_ln65_31_fu_2020_p3 = ((xor_ln1651_31_fu_2014_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_57 : p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_q0);

assign select_ln65_32_fu_2040_p3 = ((xor_ln1651_32_fu_2034_p2[0:0] == 1'b1) ? select_ln65_30_fu_2000_p3 : select_ln65_31_fu_2020_p3);

assign select_ln65_33_fu_2060_p3 = ((xor_ln1651_33_fu_2054_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_51 : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_45);

assign select_ln65_34_fu_2079_p3 = ((xor_ln1651_34_fu_2073_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_39 : pool_window_V_33_reg_3309);

assign select_ln65_35_fu_2098_p3 = ((xor_ln1651_35_fu_2092_p2[0:0] == 1'b1) ? select_ln65_33_fu_2060_p3 : select_ln65_34_fu_2079_p3);

assign select_ln65_36_fu_2118_p3 = ((xor_ln1651_36_fu_2112_p2[0:0] == 1'b1) ? select_ln65_32_fu_2040_p3 : select_ln65_35_fu_2098_p3);

assign select_ln65_37_fu_2138_p3 = ((xor_ln1651_37_fu_2132_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_33 : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_27);

assign select_ln65_38_fu_2157_p3 = ((xor_ln1651_38_fu_2151_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_21 : pool_window_V_31_reg_3302);

assign select_ln65_39_fu_2176_p3 = ((xor_ln1651_39_fu_2170_p2[0:0] == 1'b1) ? select_ln65_37_fu_2138_p3 : select_ln65_38_fu_2157_p3);

assign select_ln65_3_fu_1512_p3 = ((xor_ln1651_3_fu_1506_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_53 : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_47);

assign select_ln65_40_fu_2196_p3 = ((xor_ln1651_40_fu_2190_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_15 : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_9);

assign select_ln65_41_fu_2215_p3 = ((xor_ln1651_41_fu_2209_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_3 : pool_window_V_15_reg_3258);

assign select_ln65_42_fu_2234_p3 = ((xor_ln1651_42_fu_2228_p2[0:0] == 1'b1) ? select_ln65_40_fu_2196_p3 : select_ln65_41_fu_2215_p3);

assign select_ln65_43_fu_2254_p3 = ((xor_ln1651_43_fu_2248_p2[0:0] == 1'b1) ? select_ln65_39_fu_2176_p3 : select_ln65_42_fu_2234_p3);

assign select_ln65_45_fu_2274_p3 = ((xor_ln1651_45_fu_2268_p2[0:0] == 1'b1) ? void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_62);

assign select_ln65_46_fu_2294_p3 = ((xor_ln1651_46_fu_2288_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_56 : p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_q0);

assign select_ln65_47_fu_2314_p3 = ((xor_ln1651_47_fu_2308_p2[0:0] == 1'b1) ? select_ln65_45_fu_2274_p3 : select_ln65_46_fu_2294_p3);

assign select_ln65_48_fu_2334_p3 = ((xor_ln1651_48_fu_2328_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_50 : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_44);

assign select_ln65_49_fu_2353_p3 = ((xor_ln1651_49_fu_2347_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_38 : pool_window_V_39_reg_3324);

assign select_ln65_4_fu_1531_p3 = ((xor_ln1651_4_fu_1525_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_41 : pool_window_V_7_reg_3279);

assign select_ln65_50_fu_2372_p3 = ((xor_ln1651_50_fu_2366_p2[0:0] == 1'b1) ? select_ln65_48_fu_2334_p3 : select_ln65_49_fu_2353_p3);

assign select_ln65_51_fu_2392_p3 = ((xor_ln1651_51_fu_2386_p2[0:0] == 1'b1) ? select_ln65_47_fu_2314_p3 : select_ln65_50_fu_2372_p3);

assign select_ln65_52_fu_2412_p3 = ((xor_ln1651_52_fu_2406_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_32 : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_26);

assign select_ln65_53_fu_2431_p3 = ((xor_ln1651_53_fu_2425_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_20 : pool_window_V_36_reg_3317);

assign select_ln65_54_fu_2450_p3 = ((xor_ln1651_54_fu_2444_p2[0:0] == 1'b1) ? select_ln65_52_fu_2412_p3 : select_ln65_53_fu_2431_p3);

assign select_ln65_55_fu_2470_p3 = ((xor_ln1651_55_fu_2464_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_14 : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_8);

assign select_ln65_56_fu_2489_p3 = ((xor_ln1651_56_fu_2483_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_2 : pool_window_V_16_reg_3265);

assign select_ln65_57_fu_2508_p3 = ((xor_ln1651_57_fu_2502_p2[0:0] == 1'b1) ? select_ln65_55_fu_2470_p3 : select_ln65_56_fu_2489_p3);

assign select_ln65_58_fu_2528_p3 = ((xor_ln1651_58_fu_2522_p2[0:0] == 1'b1) ? select_ln65_54_fu_2450_p3 : select_ln65_57_fu_2508_p3);

assign select_ln65_5_fu_1550_p3 = ((xor_ln1651_5_fu_1544_p2[0:0] == 1'b1) ? select_ln65_3_fu_1512_p3 : select_ln65_4_fu_1531_p3);

assign select_ln65_60_fu_2548_p3 = ((xor_ln1651_60_fu_2542_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_67 : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_61);

assign select_ln65_61_fu_2568_p3 = ((xor_ln1651_61_fu_2562_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_55 : p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_q0);

assign select_ln65_62_fu_2588_p3 = ((xor_ln1651_62_fu_2582_p2[0:0] == 1'b1) ? select_ln65_60_fu_2548_p3 : select_ln65_61_fu_2568_p3);

assign select_ln65_63_fu_2608_p3 = ((xor_ln1651_63_fu_2602_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_49 : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_43);

assign select_ln65_64_fu_2627_p3 = ((xor_ln1651_64_fu_2621_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_37 : pool_window_V_51_reg_3339);

assign select_ln65_65_fu_2646_p3 = ((xor_ln1651_65_fu_2640_p2[0:0] == 1'b1) ? select_ln65_63_fu_2608_p3 : select_ln65_64_fu_2627_p3);

assign select_ln65_66_fu_2666_p3 = ((xor_ln1651_66_fu_2660_p2[0:0] == 1'b1) ? select_ln65_62_fu_2588_p3 : select_ln65_65_fu_2646_p3);

assign select_ln65_67_fu_2686_p3 = ((xor_ln1651_67_fu_2680_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_31 : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_25);

assign select_ln65_68_fu_2705_p3 = ((xor_ln1651_68_fu_2699_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_19 : pool_window_V_47_reg_3332);

assign select_ln65_69_fu_2724_p3 = ((xor_ln1651_69_fu_2718_p2[0:0] == 1'b1) ? select_ln65_67_fu_2686_p3 : select_ln65_68_fu_2705_p3);

assign select_ln65_6_fu_1570_p3 = ((xor_ln1651_6_fu_1564_p2[0:0] == 1'b1) ? select_ln65_2_fu_1492_p3 : select_ln65_5_fu_1550_p3);

assign select_ln65_70_fu_2744_p3 = ((xor_ln1651_70_fu_2738_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_13 : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_7);

assign select_ln65_71_fu_2763_p3 = ((xor_ln1651_71_fu_2757_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_1 : pool_window_V_83_reg_3237);

assign select_ln65_72_fu_2782_p3 = ((xor_ln1651_72_fu_2776_p2[0:0] == 1'b1) ? select_ln65_70_fu_2744_p3 : select_ln65_71_fu_2763_p3);

assign select_ln65_73_fu_2802_p3 = ((xor_ln1651_73_fu_2796_p2[0:0] == 1'b1) ? select_ln65_69_fu_2724_p3 : select_ln65_72_fu_2782_p3);

assign select_ln65_75_fu_2822_p3 = ((xor_ln1651_75_fu_2816_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_66 : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_60);

assign select_ln65_76_fu_2842_p3 = ((xor_ln1651_76_fu_2836_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_54 : p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_q0);

assign select_ln65_77_fu_2862_p3 = ((xor_ln1651_77_fu_2856_p2[0:0] == 1'b1) ? select_ln65_75_fu_2822_p3 : select_ln65_76_fu_2842_p3);

assign select_ln65_78_fu_2882_p3 = ((xor_ln1651_78_fu_2876_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_48 : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_42);

assign select_ln65_79_fu_2901_p3 = ((xor_ln1651_79_fu_2895_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_36 : pool_window_V_63_reg_3354);

assign select_ln65_7_fu_1590_p3 = ((xor_ln1651_7_fu_1584_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_35 : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_29);

assign select_ln65_80_fu_2920_p3 = ((xor_ln1651_80_fu_2914_p2[0:0] == 1'b1) ? select_ln65_78_fu_2882_p3 : select_ln65_79_fu_2901_p3);

assign select_ln65_81_fu_2940_p3 = ((xor_ln1651_81_fu_2934_p2[0:0] == 1'b1) ? select_ln65_77_fu_2862_p3 : select_ln65_80_fu_2920_p3);

assign select_ln65_82_fu_2960_p3 = ((xor_ln1651_82_fu_2954_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_30 : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_24);

assign select_ln65_83_fu_2979_p3 = ((xor_ln1651_83_fu_2973_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_18 : pool_window_V_59_reg_3347);

assign select_ln65_84_fu_2998_p3 = ((xor_ln1651_84_fu_2992_p2[0:0] == 1'b1) ? select_ln65_82_fu_2960_p3 : select_ln65_83_fu_2979_p3);

assign select_ln65_85_fu_3018_p3 = ((xor_ln1651_85_fu_3012_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_12 : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_6);

assign select_ln65_86_fu_3037_p3 = ((xor_ln1651_86_fu_3031_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap : pool_window_V_17_reg_3244);

assign select_ln65_87_fu_3056_p3 = ((xor_ln1651_87_fu_3050_p2[0:0] == 1'b1) ? select_ln65_85_fu_3018_p3 : select_ln65_86_fu_3037_p3);

assign select_ln65_88_fu_3076_p3 = ((xor_ln1651_88_fu_3070_p2[0:0] == 1'b1) ? select_ln65_84_fu_2998_p3 : select_ln65_87_fu_3056_p3);

assign select_ln65_8_fu_1609_p3 = ((xor_ln1651_8_fu_1603_p2[0:0] == 1'b1) ? p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_23 : pool_window_V_11_reg_3272);

assign select_ln65_9_fu_1628_p3 = ((xor_ln1651_9_fu_1622_p2[0:0] == 1'b1) ? select_ln65_7_fu_1590_p3 : select_ln65_8_fu_1609_p3);

assign select_ln65_fu_1452_p3 = ((xor_ln1651_fu_1446_p2[0:0] == 1'b1) ? void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3 : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_65);

assign select_ln86_fu_663_p3 = ((icmp_ln86_fu_657_p2[0:0] == 1'b1) ? 32'd4294967293 : 32'd1);

assign select_ln91_fu_394_p3 = ((icmp_ln55_fu_350_p2[0:0] == 1'b1) ? 32'd4294967293 : 32'd1);

assign start_out = real_start;

assign xor_ln1651_10_fu_1642_p2 = (icmp_ln1651_10_fu_1636_p2 ^ 1'd1);

assign xor_ln1651_11_fu_1661_p2 = (icmp_ln1651_11_fu_1656_p2 ^ 1'd1);

assign xor_ln1651_12_fu_1680_p2 = (icmp_ln1651_12_fu_1674_p2 ^ 1'd1);

assign xor_ln1651_13_fu_1700_p2 = (icmp_ln1651_13_fu_1694_p2 ^ 1'd1);

assign xor_ln1651_14_fu_3088_p2 = (icmp_ln1651_14_fu_3084_p2 ^ 1'd1);

assign xor_ln1651_15_fu_1720_p2 = (icmp_ln1651_15_fu_1714_p2 ^ 1'd1);

assign xor_ln1651_16_fu_1740_p2 = (icmp_ln1651_16_fu_1734_p2 ^ 1'd1);

assign xor_ln1651_17_fu_1760_p2 = (icmp_ln1651_17_fu_1754_p2 ^ 1'd1);

assign xor_ln1651_18_fu_1780_p2 = (icmp_ln1651_18_fu_1774_p2 ^ 1'd1);

assign xor_ln1651_19_fu_1799_p2 = (icmp_ln1651_19_fu_1794_p2 ^ 1'd1);

assign xor_ln1651_1_fu_1466_p2 = (icmp_ln1651_1_fu_1460_p2 ^ 1'd1);

assign xor_ln1651_20_fu_1818_p2 = (icmp_ln1651_20_fu_1812_p2 ^ 1'd1);

assign xor_ln1651_21_fu_1838_p2 = (icmp_ln1651_21_fu_1832_p2 ^ 1'd1);

assign xor_ln1651_22_fu_1858_p2 = (icmp_ln1651_22_fu_1852_p2 ^ 1'd1);

assign xor_ln1651_23_fu_1877_p2 = (icmp_ln1651_23_fu_1872_p2 ^ 1'd1);

assign xor_ln1651_24_fu_1896_p2 = (icmp_ln1651_24_fu_1890_p2 ^ 1'd1);

assign xor_ln1651_25_fu_1916_p2 = (icmp_ln1651_25_fu_1910_p2 ^ 1'd1);

assign xor_ln1651_26_fu_1935_p2 = (icmp_ln1651_26_fu_1930_p2 ^ 1'd1);

assign xor_ln1651_27_fu_1954_p2 = (icmp_ln1651_27_fu_1948_p2 ^ 1'd1);

assign xor_ln1651_28_fu_1974_p2 = (icmp_ln1651_28_fu_1968_p2 ^ 1'd1);

assign xor_ln1651_29_fu_3104_p2 = (icmp_ln1651_29_fu_3100_p2 ^ 1'd1);

assign xor_ln1651_2_fu_1486_p2 = (icmp_ln1651_2_fu_1480_p2 ^ 1'd1);

assign xor_ln1651_30_fu_1994_p2 = (icmp_ln1651_30_fu_1988_p2 ^ 1'd1);

assign xor_ln1651_31_fu_2014_p2 = (icmp_ln1651_31_fu_2008_p2 ^ 1'd1);

assign xor_ln1651_32_fu_2034_p2 = (icmp_ln1651_32_fu_2028_p2 ^ 1'd1);

assign xor_ln1651_33_fu_2054_p2 = (icmp_ln1651_33_fu_2048_p2 ^ 1'd1);

assign xor_ln1651_34_fu_2073_p2 = (icmp_ln1651_34_fu_2068_p2 ^ 1'd1);

assign xor_ln1651_35_fu_2092_p2 = (icmp_ln1651_35_fu_2086_p2 ^ 1'd1);

assign xor_ln1651_36_fu_2112_p2 = (icmp_ln1651_36_fu_2106_p2 ^ 1'd1);

assign xor_ln1651_37_fu_2132_p2 = (icmp_ln1651_37_fu_2126_p2 ^ 1'd1);

assign xor_ln1651_38_fu_2151_p2 = (icmp_ln1651_38_fu_2146_p2 ^ 1'd1);

assign xor_ln1651_39_fu_2170_p2 = (icmp_ln1651_39_fu_2164_p2 ^ 1'd1);

assign xor_ln1651_3_fu_1506_p2 = (icmp_ln1651_3_fu_1500_p2 ^ 1'd1);

assign xor_ln1651_40_fu_2190_p2 = (icmp_ln1651_40_fu_2184_p2 ^ 1'd1);

assign xor_ln1651_41_fu_2209_p2 = (icmp_ln1651_41_fu_2204_p2 ^ 1'd1);

assign xor_ln1651_42_fu_2228_p2 = (icmp_ln1651_42_fu_2222_p2 ^ 1'd1);

assign xor_ln1651_43_fu_2248_p2 = (icmp_ln1651_43_fu_2242_p2 ^ 1'd1);

assign xor_ln1651_44_fu_3120_p2 = (icmp_ln1651_44_fu_3116_p2 ^ 1'd1);

assign xor_ln1651_45_fu_2268_p2 = (icmp_ln1651_45_fu_2262_p2 ^ 1'd1);

assign xor_ln1651_46_fu_2288_p2 = (icmp_ln1651_46_fu_2282_p2 ^ 1'd1);

assign xor_ln1651_47_fu_2308_p2 = (icmp_ln1651_47_fu_2302_p2 ^ 1'd1);

assign xor_ln1651_48_fu_2328_p2 = (icmp_ln1651_48_fu_2322_p2 ^ 1'd1);

assign xor_ln1651_49_fu_2347_p2 = (icmp_ln1651_49_fu_2342_p2 ^ 1'd1);

assign xor_ln1651_4_fu_1525_p2 = (icmp_ln1651_4_fu_1520_p2 ^ 1'd1);

assign xor_ln1651_50_fu_2366_p2 = (icmp_ln1651_50_fu_2360_p2 ^ 1'd1);

assign xor_ln1651_51_fu_2386_p2 = (icmp_ln1651_51_fu_2380_p2 ^ 1'd1);

assign xor_ln1651_52_fu_2406_p2 = (icmp_ln1651_52_fu_2400_p2 ^ 1'd1);

assign xor_ln1651_53_fu_2425_p2 = (icmp_ln1651_53_fu_2420_p2 ^ 1'd1);

assign xor_ln1651_54_fu_2444_p2 = (icmp_ln1651_54_fu_2438_p2 ^ 1'd1);

assign xor_ln1651_55_fu_2464_p2 = (icmp_ln1651_55_fu_2458_p2 ^ 1'd1);

assign xor_ln1651_56_fu_2483_p2 = (icmp_ln1651_56_fu_2478_p2 ^ 1'd1);

assign xor_ln1651_57_fu_2502_p2 = (icmp_ln1651_57_fu_2496_p2 ^ 1'd1);

assign xor_ln1651_58_fu_2522_p2 = (icmp_ln1651_58_fu_2516_p2 ^ 1'd1);

assign xor_ln1651_59_fu_3136_p2 = (icmp_ln1651_59_fu_3132_p2 ^ 1'd1);

assign xor_ln1651_5_fu_1544_p2 = (icmp_ln1651_5_fu_1538_p2 ^ 1'd1);

assign xor_ln1651_60_fu_2542_p2 = (icmp_ln1651_60_fu_2536_p2 ^ 1'd1);

assign xor_ln1651_61_fu_2562_p2 = (icmp_ln1651_61_fu_2556_p2 ^ 1'd1);

assign xor_ln1651_62_fu_2582_p2 = (icmp_ln1651_62_fu_2576_p2 ^ 1'd1);

assign xor_ln1651_63_fu_2602_p2 = (icmp_ln1651_63_fu_2596_p2 ^ 1'd1);

assign xor_ln1651_64_fu_2621_p2 = (icmp_ln1651_64_fu_2616_p2 ^ 1'd1);

assign xor_ln1651_65_fu_2640_p2 = (icmp_ln1651_65_fu_2634_p2 ^ 1'd1);

assign xor_ln1651_66_fu_2660_p2 = (icmp_ln1651_66_fu_2654_p2 ^ 1'd1);

assign xor_ln1651_67_fu_2680_p2 = (icmp_ln1651_67_fu_2674_p2 ^ 1'd1);

assign xor_ln1651_68_fu_2699_p2 = (icmp_ln1651_68_fu_2694_p2 ^ 1'd1);

assign xor_ln1651_69_fu_2718_p2 = (icmp_ln1651_69_fu_2712_p2 ^ 1'd1);

assign xor_ln1651_6_fu_1564_p2 = (icmp_ln1651_6_fu_1558_p2 ^ 1'd1);

assign xor_ln1651_70_fu_2738_p2 = (icmp_ln1651_70_fu_2732_p2 ^ 1'd1);

assign xor_ln1651_71_fu_2757_p2 = (icmp_ln1651_71_fu_2752_p2 ^ 1'd1);

assign xor_ln1651_72_fu_2776_p2 = (icmp_ln1651_72_fu_2770_p2 ^ 1'd1);

assign xor_ln1651_73_fu_2796_p2 = (icmp_ln1651_73_fu_2790_p2 ^ 1'd1);

assign xor_ln1651_74_fu_3152_p2 = (icmp_ln1651_74_fu_3148_p2 ^ 1'd1);

assign xor_ln1651_75_fu_2816_p2 = (icmp_ln1651_75_fu_2810_p2 ^ 1'd1);

assign xor_ln1651_76_fu_2836_p2 = (icmp_ln1651_76_fu_2830_p2 ^ 1'd1);

assign xor_ln1651_77_fu_2856_p2 = (icmp_ln1651_77_fu_2850_p2 ^ 1'd1);

assign xor_ln1651_78_fu_2876_p2 = (icmp_ln1651_78_fu_2870_p2 ^ 1'd1);

assign xor_ln1651_79_fu_2895_p2 = (icmp_ln1651_79_fu_2890_p2 ^ 1'd1);

assign xor_ln1651_7_fu_1584_p2 = (icmp_ln1651_7_fu_1578_p2 ^ 1'd1);

assign xor_ln1651_80_fu_2914_p2 = (icmp_ln1651_80_fu_2908_p2 ^ 1'd1);

assign xor_ln1651_81_fu_2934_p2 = (icmp_ln1651_81_fu_2928_p2 ^ 1'd1);

assign xor_ln1651_82_fu_2954_p2 = (icmp_ln1651_82_fu_2948_p2 ^ 1'd1);

assign xor_ln1651_83_fu_2973_p2 = (icmp_ln1651_83_fu_2968_p2 ^ 1'd1);

assign xor_ln1651_84_fu_2992_p2 = (icmp_ln1651_84_fu_2986_p2 ^ 1'd1);

assign xor_ln1651_85_fu_3012_p2 = (icmp_ln1651_85_fu_3006_p2 ^ 1'd1);

assign xor_ln1651_86_fu_3031_p2 = (icmp_ln1651_86_fu_3026_p2 ^ 1'd1);

assign xor_ln1651_87_fu_3050_p2 = (icmp_ln1651_87_fu_3044_p2 ^ 1'd1);

assign xor_ln1651_88_fu_3070_p2 = (icmp_ln1651_88_fu_3064_p2 ^ 1'd1);

assign xor_ln1651_89_fu_3168_p2 = (icmp_ln1651_89_fu_3164_p2 ^ 1'd1);

assign xor_ln1651_8_fu_1603_p2 = (icmp_ln1651_8_fu_1598_p2 ^ 1'd1);

assign xor_ln1651_9_fu_1622_p2 = (icmp_ln1651_9_fu_1616_p2 ^ 1'd1);

assign xor_ln1651_fu_1446_p2 = (icmp_ln1651_fu_1440_p2 ^ 1'd1);

endmodule //myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s
