
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//namei_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401370 <.init>:
  401370:	stp	x29, x30, [sp, #-16]!
  401374:	mov	x29, sp
  401378:	bl	4017c0 <ferror@plt+0x60>
  40137c:	ldp	x29, x30, [sp], #16
  401380:	ret

Disassembly of section .plt:

0000000000401390 <memcpy@plt-0x20>:
  401390:	stp	x16, x30, [sp, #-16]!
  401394:	adrp	x16, 417000 <ferror@plt+0x158a0>
  401398:	ldr	x17, [x16, #4088]
  40139c:	add	x16, x16, #0xff8
  4013a0:	br	x17
  4013a4:	nop
  4013a8:	nop
  4013ac:	nop

00000000004013b0 <memcpy@plt>:
  4013b0:	adrp	x16, 418000 <ferror@plt+0x168a0>
  4013b4:	ldr	x17, [x16]
  4013b8:	add	x16, x16, #0x0
  4013bc:	br	x17

00000000004013c0 <_exit@plt>:
  4013c0:	adrp	x16, 418000 <ferror@plt+0x168a0>
  4013c4:	ldr	x17, [x16, #8]
  4013c8:	add	x16, x16, #0x8
  4013cc:	br	x17

00000000004013d0 <strtoul@plt>:
  4013d0:	adrp	x16, 418000 <ferror@plt+0x168a0>
  4013d4:	ldr	x17, [x16, #16]
  4013d8:	add	x16, x16, #0x10
  4013dc:	br	x17

00000000004013e0 <strlen@plt>:
  4013e0:	adrp	x16, 418000 <ferror@plt+0x168a0>
  4013e4:	ldr	x17, [x16, #24]
  4013e8:	add	x16, x16, #0x18
  4013ec:	br	x17

00000000004013f0 <fputs@plt>:
  4013f0:	adrp	x16, 418000 <ferror@plt+0x168a0>
  4013f4:	ldr	x17, [x16, #32]
  4013f8:	add	x16, x16, #0x20
  4013fc:	br	x17

0000000000401400 <mbstowcs@plt>:
  401400:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401404:	ldr	x17, [x16, #40]
  401408:	add	x16, x16, #0x28
  40140c:	br	x17

0000000000401410 <exit@plt>:
  401410:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401414:	ldr	x17, [x16, #48]
  401418:	add	x16, x16, #0x30
  40141c:	br	x17

0000000000401420 <dup@plt>:
  401420:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401424:	ldr	x17, [x16, #56]
  401428:	add	x16, x16, #0x38
  40142c:	br	x17

0000000000401430 <strtoimax@plt>:
  401430:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401434:	ldr	x17, [x16, #64]
  401438:	add	x16, x16, #0x40
  40143c:	br	x17

0000000000401440 <strtod@plt>:
  401440:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401444:	ldr	x17, [x16, #72]
  401448:	add	x16, x16, #0x48
  40144c:	br	x17

0000000000401450 <readlink@plt>:
  401450:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401454:	ldr	x17, [x16, #80]
  401458:	add	x16, x16, #0x50
  40145c:	br	x17

0000000000401460 <__cxa_atexit@plt>:
  401460:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401464:	ldr	x17, [x16, #88]
  401468:	add	x16, x16, #0x58
  40146c:	br	x17

0000000000401470 <fputc@plt>:
  401470:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401474:	ldr	x17, [x16, #96]
  401478:	add	x16, x16, #0x60
  40147c:	br	x17

0000000000401480 <asprintf@plt>:
  401480:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401484:	ldr	x17, [x16, #104]
  401488:	add	x16, x16, #0x68
  40148c:	br	x17

0000000000401490 <snprintf@plt>:
  401490:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401494:	ldr	x17, [x16, #112]
  401498:	add	x16, x16, #0x70
  40149c:	br	x17

00000000004014a0 <localeconv@plt>:
  4014a0:	adrp	x16, 418000 <ferror@plt+0x168a0>
  4014a4:	ldr	x17, [x16, #120]
  4014a8:	add	x16, x16, #0x78
  4014ac:	br	x17

00000000004014b0 <fileno@plt>:
  4014b0:	adrp	x16, 418000 <ferror@plt+0x168a0>
  4014b4:	ldr	x17, [x16, #128]
  4014b8:	add	x16, x16, #0x80
  4014bc:	br	x17

00000000004014c0 <malloc@plt>:
  4014c0:	adrp	x16, 418000 <ferror@plt+0x168a0>
  4014c4:	ldr	x17, [x16, #136]
  4014c8:	add	x16, x16, #0x88
  4014cc:	br	x17

00000000004014d0 <wcswidth@plt>:
  4014d0:	adrp	x16, 418000 <ferror@plt+0x168a0>
  4014d4:	ldr	x17, [x16, #144]
  4014d8:	add	x16, x16, #0x90
  4014dc:	br	x17

00000000004014e0 <strncmp@plt>:
  4014e0:	adrp	x16, 418000 <ferror@plt+0x168a0>
  4014e4:	ldr	x17, [x16, #152]
  4014e8:	add	x16, x16, #0x98
  4014ec:	br	x17

00000000004014f0 <bindtextdomain@plt>:
  4014f0:	adrp	x16, 418000 <ferror@plt+0x168a0>
  4014f4:	ldr	x17, [x16, #160]
  4014f8:	add	x16, x16, #0xa0
  4014fc:	br	x17

0000000000401500 <__libc_start_main@plt>:
  401500:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401504:	ldr	x17, [x16, #168]
  401508:	add	x16, x16, #0xa8
  40150c:	br	x17

0000000000401510 <fgetc@plt>:
  401510:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401514:	ldr	x17, [x16, #176]
  401518:	add	x16, x16, #0xb0
  40151c:	br	x17

0000000000401520 <calloc@plt>:
  401520:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401524:	ldr	x17, [x16, #184]
  401528:	add	x16, x16, #0xb8
  40152c:	br	x17

0000000000401530 <strdup@plt>:
  401530:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401534:	ldr	x17, [x16, #192]
  401538:	add	x16, x16, #0xc0
  40153c:	br	x17

0000000000401540 <strerror@plt>:
  401540:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401544:	ldr	x17, [x16, #200]
  401548:	add	x16, x16, #0xc8
  40154c:	br	x17

0000000000401550 <close@plt>:
  401550:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401554:	ldr	x17, [x16, #208]
  401558:	add	x16, x16, #0xd0
  40155c:	br	x17

0000000000401560 <strrchr@plt>:
  401560:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401564:	ldr	x17, [x16, #216]
  401568:	add	x16, x16, #0xd8
  40156c:	br	x17

0000000000401570 <__gmon_start__@plt>:
  401570:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401574:	ldr	x17, [x16, #224]
  401578:	add	x16, x16, #0xe0
  40157c:	br	x17

0000000000401580 <strtoumax@plt>:
  401580:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401584:	ldr	x17, [x16, #232]
  401588:	add	x16, x16, #0xe8
  40158c:	br	x17

0000000000401590 <abort@plt>:
  401590:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401594:	ldr	x17, [x16, #240]
  401598:	add	x16, x16, #0xf0
  40159c:	br	x17

00000000004015a0 <textdomain@plt>:
  4015a0:	adrp	x16, 418000 <ferror@plt+0x168a0>
  4015a4:	ldr	x17, [x16, #248]
  4015a8:	add	x16, x16, #0xf8
  4015ac:	br	x17

00000000004015b0 <getopt_long@plt>:
  4015b0:	adrp	x16, 418000 <ferror@plt+0x168a0>
  4015b4:	ldr	x17, [x16, #256]
  4015b8:	add	x16, x16, #0x100
  4015bc:	br	x17

00000000004015c0 <strcmp@plt>:
  4015c0:	adrp	x16, 418000 <ferror@plt+0x168a0>
  4015c4:	ldr	x17, [x16, #264]
  4015c8:	add	x16, x16, #0x108
  4015cc:	br	x17

00000000004015d0 <getpwuid@plt>:
  4015d0:	adrp	x16, 418000 <ferror@plt+0x168a0>
  4015d4:	ldr	x17, [x16, #272]
  4015d8:	add	x16, x16, #0x110
  4015dc:	br	x17

00000000004015e0 <warn@plt>:
  4015e0:	adrp	x16, 418000 <ferror@plt+0x168a0>
  4015e4:	ldr	x17, [x16, #280]
  4015e8:	add	x16, x16, #0x118
  4015ec:	br	x17

00000000004015f0 <__ctype_b_loc@plt>:
  4015f0:	adrp	x16, 418000 <ferror@plt+0x168a0>
  4015f4:	ldr	x17, [x16, #288]
  4015f8:	add	x16, x16, #0x120
  4015fc:	br	x17

0000000000401600 <strtol@plt>:
  401600:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401604:	ldr	x17, [x16, #296]
  401608:	add	x16, x16, #0x128
  40160c:	br	x17

0000000000401610 <free@plt>:
  401610:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401614:	ldr	x17, [x16, #304]
  401618:	add	x16, x16, #0x130
  40161c:	br	x17

0000000000401620 <vasprintf@plt>:
  401620:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401624:	ldr	x17, [x16, #312]
  401628:	add	x16, x16, #0x138
  40162c:	br	x17

0000000000401630 <strndup@plt>:
  401630:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401634:	ldr	x17, [x16, #320]
  401638:	add	x16, x16, #0x140
  40163c:	br	x17

0000000000401640 <strspn@plt>:
  401640:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401644:	ldr	x17, [x16, #328]
  401648:	add	x16, x16, #0x148
  40164c:	br	x17

0000000000401650 <strchr@plt>:
  401650:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401654:	ldr	x17, [x16, #336]
  401658:	add	x16, x16, #0x150
  40165c:	br	x17

0000000000401660 <fwrite@plt>:
  401660:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401664:	ldr	x17, [x16, #344]
  401668:	add	x16, x16, #0x158
  40166c:	br	x17

0000000000401670 <fflush@plt>:
  401670:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401674:	ldr	x17, [x16, #352]
  401678:	add	x16, x16, #0x160
  40167c:	br	x17

0000000000401680 <__lxstat@plt>:
  401680:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401684:	ldr	x17, [x16, #360]
  401688:	add	x16, x16, #0x168
  40168c:	br	x17

0000000000401690 <warnx@plt>:
  401690:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401694:	ldr	x17, [x16, #368]
  401698:	add	x16, x16, #0x170
  40169c:	br	x17

00000000004016a0 <errx@plt>:
  4016a0:	adrp	x16, 418000 <ferror@plt+0x168a0>
  4016a4:	ldr	x17, [x16, #376]
  4016a8:	add	x16, x16, #0x178
  4016ac:	br	x17

00000000004016b0 <strcspn@plt>:
  4016b0:	adrp	x16, 418000 <ferror@plt+0x168a0>
  4016b4:	ldr	x17, [x16, #384]
  4016b8:	add	x16, x16, #0x180
  4016bc:	br	x17

00000000004016c0 <printf@plt>:
  4016c0:	adrp	x16, 418000 <ferror@plt+0x168a0>
  4016c4:	ldr	x17, [x16, #392]
  4016c8:	add	x16, x16, #0x188
  4016cc:	br	x17

00000000004016d0 <__assert_fail@plt>:
  4016d0:	adrp	x16, 418000 <ferror@plt+0x168a0>
  4016d4:	ldr	x17, [x16, #400]
  4016d8:	add	x16, x16, #0x190
  4016dc:	br	x17

00000000004016e0 <__errno_location@plt>:
  4016e0:	adrp	x16, 418000 <ferror@plt+0x168a0>
  4016e4:	ldr	x17, [x16, #408]
  4016e8:	add	x16, x16, #0x198
  4016ec:	br	x17

00000000004016f0 <putchar@plt>:
  4016f0:	adrp	x16, 418000 <ferror@plt+0x168a0>
  4016f4:	ldr	x17, [x16, #416]
  4016f8:	add	x16, x16, #0x1a0
  4016fc:	br	x17

0000000000401700 <__xstat@plt>:
  401700:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401704:	ldr	x17, [x16, #424]
  401708:	add	x16, x16, #0x1a8
  40170c:	br	x17

0000000000401710 <getgrgid@plt>:
  401710:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401714:	ldr	x17, [x16, #432]
  401718:	add	x16, x16, #0x1b0
  40171c:	br	x17

0000000000401720 <gettext@plt>:
  401720:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401724:	ldr	x17, [x16, #440]
  401728:	add	x16, x16, #0x1b8
  40172c:	br	x17

0000000000401730 <fprintf@plt>:
  401730:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401734:	ldr	x17, [x16, #448]
  401738:	add	x16, x16, #0x1c0
  40173c:	br	x17

0000000000401740 <err@plt>:
  401740:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401744:	ldr	x17, [x16, #456]
  401748:	add	x16, x16, #0x1c8
  40174c:	br	x17

0000000000401750 <setlocale@plt>:
  401750:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401754:	ldr	x17, [x16, #464]
  401758:	add	x16, x16, #0x1d0
  40175c:	br	x17

0000000000401760 <ferror@plt>:
  401760:	adrp	x16, 418000 <ferror@plt+0x168a0>
  401764:	ldr	x17, [x16, #472]
  401768:	add	x16, x16, #0x1d8
  40176c:	br	x17

Disassembly of section .text:

0000000000401770 <.text>:
  401770:	mov	x29, #0x0                   	// #0
  401774:	mov	x30, #0x0                   	// #0
  401778:	mov	x5, x0
  40177c:	ldr	x1, [sp]
  401780:	add	x2, sp, #0x8
  401784:	mov	x6, sp
  401788:	movz	x0, #0x0, lsl #48
  40178c:	movk	x0, #0x0, lsl #32
  401790:	movk	x0, #0x40, lsl #16
  401794:	movk	x0, #0x285c
  401798:	movz	x3, #0x0, lsl #48
  40179c:	movk	x3, #0x0, lsl #32
  4017a0:	movk	x3, #0x40, lsl #16
  4017a4:	movk	x3, #0x5c30
  4017a8:	movz	x4, #0x0, lsl #48
  4017ac:	movk	x4, #0x0, lsl #32
  4017b0:	movk	x4, #0x40, lsl #16
  4017b4:	movk	x4, #0x5cb0
  4017b8:	bl	401500 <__libc_start_main@plt>
  4017bc:	bl	401590 <abort@plt>
  4017c0:	adrp	x0, 417000 <ferror@plt+0x158a0>
  4017c4:	ldr	x0, [x0, #4064]
  4017c8:	cbz	x0, 4017d0 <ferror@plt+0x70>
  4017cc:	b	401570 <__gmon_start__@plt>
  4017d0:	ret
  4017d4:	stp	x29, x30, [sp, #-32]!
  4017d8:	mov	x29, sp
  4017dc:	adrp	x0, 418000 <ferror@plt+0x168a0>
  4017e0:	add	x0, x0, #0x208
  4017e4:	str	x0, [sp, #24]
  4017e8:	ldr	x0, [sp, #24]
  4017ec:	str	x0, [sp, #24]
  4017f0:	ldr	x1, [sp, #24]
  4017f4:	adrp	x0, 418000 <ferror@plt+0x168a0>
  4017f8:	add	x0, x0, #0x208
  4017fc:	cmp	x1, x0
  401800:	b.eq	40183c <ferror@plt+0xdc>  // b.none
  401804:	adrp	x0, 405000 <ferror@plt+0x38a0>
  401808:	add	x0, x0, #0xd00
  40180c:	ldr	x0, [x0]
  401810:	str	x0, [sp, #16]
  401814:	ldr	x0, [sp, #16]
  401818:	str	x0, [sp, #16]
  40181c:	ldr	x0, [sp, #16]
  401820:	cmp	x0, #0x0
  401824:	b.eq	401840 <ferror@plt+0xe0>  // b.none
  401828:	ldr	x1, [sp, #16]
  40182c:	adrp	x0, 418000 <ferror@plt+0x168a0>
  401830:	add	x0, x0, #0x208
  401834:	blr	x1
  401838:	b	401840 <ferror@plt+0xe0>
  40183c:	nop
  401840:	ldp	x29, x30, [sp], #32
  401844:	ret
  401848:	stp	x29, x30, [sp, #-48]!
  40184c:	mov	x29, sp
  401850:	adrp	x0, 418000 <ferror@plt+0x168a0>
  401854:	add	x0, x0, #0x208
  401858:	str	x0, [sp, #40]
  40185c:	ldr	x0, [sp, #40]
  401860:	str	x0, [sp, #40]
  401864:	ldr	x1, [sp, #40]
  401868:	adrp	x0, 418000 <ferror@plt+0x168a0>
  40186c:	add	x0, x0, #0x208
  401870:	sub	x0, x1, x0
  401874:	asr	x0, x0, #3
  401878:	lsr	x1, x0, #63
  40187c:	add	x0, x1, x0
  401880:	asr	x0, x0, #1
  401884:	str	x0, [sp, #32]
  401888:	ldr	x0, [sp, #32]
  40188c:	cmp	x0, #0x0
  401890:	b.eq	4018d0 <ferror@plt+0x170>  // b.none
  401894:	adrp	x0, 405000 <ferror@plt+0x38a0>
  401898:	add	x0, x0, #0xd08
  40189c:	ldr	x0, [x0]
  4018a0:	str	x0, [sp, #24]
  4018a4:	ldr	x0, [sp, #24]
  4018a8:	str	x0, [sp, #24]
  4018ac:	ldr	x0, [sp, #24]
  4018b0:	cmp	x0, #0x0
  4018b4:	b.eq	4018d4 <ferror@plt+0x174>  // b.none
  4018b8:	ldr	x2, [sp, #24]
  4018bc:	ldr	x1, [sp, #32]
  4018c0:	adrp	x0, 418000 <ferror@plt+0x168a0>
  4018c4:	add	x0, x0, #0x208
  4018c8:	blr	x2
  4018cc:	b	4018d4 <ferror@plt+0x174>
  4018d0:	nop
  4018d4:	ldp	x29, x30, [sp], #48
  4018d8:	ret
  4018dc:	stp	x29, x30, [sp, #-16]!
  4018e0:	mov	x29, sp
  4018e4:	adrp	x0, 418000 <ferror@plt+0x168a0>
  4018e8:	add	x0, x0, #0x228
  4018ec:	ldrb	w0, [x0]
  4018f0:	and	x0, x0, #0xff
  4018f4:	cmp	x0, #0x0
  4018f8:	b.ne	401914 <ferror@plt+0x1b4>  // b.any
  4018fc:	bl	4017d4 <ferror@plt+0x74>
  401900:	adrp	x0, 418000 <ferror@plt+0x168a0>
  401904:	add	x0, x0, #0x228
  401908:	mov	w1, #0x1                   	// #1
  40190c:	strb	w1, [x0]
  401910:	b	401918 <ferror@plt+0x1b8>
  401914:	nop
  401918:	ldp	x29, x30, [sp], #16
  40191c:	ret
  401920:	stp	x29, x30, [sp, #-16]!
  401924:	mov	x29, sp
  401928:	bl	401848 <ferror@plt+0xe8>
  40192c:	nop
  401930:	ldp	x29, x30, [sp], #16
  401934:	ret
  401938:	stp	x29, x30, [sp, #-48]!
  40193c:	mov	x29, sp
  401940:	str	x0, [sp, #24]
  401944:	ldr	x0, [sp, #24]
  401948:	bl	4014c0 <malloc@plt>
  40194c:	str	x0, [sp, #40]
  401950:	ldr	x0, [sp, #40]
  401954:	cmp	x0, #0x0
  401958:	b.ne	40197c <ferror@plt+0x21c>  // b.any
  40195c:	ldr	x0, [sp, #24]
  401960:	cmp	x0, #0x0
  401964:	b.eq	40197c <ferror@plt+0x21c>  // b.none
  401968:	ldr	x2, [sp, #24]
  40196c:	adrp	x0, 405000 <ferror@plt+0x38a0>
  401970:	add	x1, x0, #0xd10
  401974:	mov	w0, #0x1                   	// #1
  401978:	bl	401740 <err@plt>
  40197c:	ldr	x0, [sp, #40]
  401980:	ldp	x29, x30, [sp], #48
  401984:	ret
  401988:	stp	x29, x30, [sp, #-48]!
  40198c:	mov	x29, sp
  401990:	str	x0, [sp, #24]
  401994:	str	x1, [sp, #16]
  401998:	ldr	x1, [sp, #16]
  40199c:	ldr	x0, [sp, #24]
  4019a0:	bl	401520 <calloc@plt>
  4019a4:	str	x0, [sp, #40]
  4019a8:	ldr	x0, [sp, #40]
  4019ac:	cmp	x0, #0x0
  4019b0:	b.ne	4019e0 <ferror@plt+0x280>  // b.any
  4019b4:	ldr	x0, [sp, #16]
  4019b8:	cmp	x0, #0x0
  4019bc:	b.eq	4019e0 <ferror@plt+0x280>  // b.none
  4019c0:	ldr	x0, [sp, #24]
  4019c4:	cmp	x0, #0x0
  4019c8:	b.eq	4019e0 <ferror@plt+0x280>  // b.none
  4019cc:	ldr	x2, [sp, #16]
  4019d0:	adrp	x0, 405000 <ferror@plt+0x38a0>
  4019d4:	add	x1, x0, #0xd10
  4019d8:	mov	w0, #0x1                   	// #1
  4019dc:	bl	401740 <err@plt>
  4019e0:	ldr	x0, [sp, #40]
  4019e4:	ldp	x29, x30, [sp], #48
  4019e8:	ret
  4019ec:	stp	x29, x30, [sp, #-48]!
  4019f0:	mov	x29, sp
  4019f4:	str	x0, [sp, #24]
  4019f8:	ldr	x0, [sp, #24]
  4019fc:	cmp	x0, #0x0
  401a00:	b.ne	401a24 <ferror@plt+0x2c4>  // b.any
  401a04:	adrp	x0, 406000 <ferror@plt+0x48a0>
  401a08:	add	x3, x0, #0x2f0
  401a0c:	mov	w2, #0x4a                  	// #74
  401a10:	adrp	x0, 405000 <ferror@plt+0x38a0>
  401a14:	add	x1, x0, #0xd30
  401a18:	adrp	x0, 405000 <ferror@plt+0x38a0>
  401a1c:	add	x0, x0, #0xd48
  401a20:	bl	4016d0 <__assert_fail@plt>
  401a24:	ldr	x0, [sp, #24]
  401a28:	bl	401530 <strdup@plt>
  401a2c:	str	x0, [sp, #40]
  401a30:	ldr	x0, [sp, #40]
  401a34:	cmp	x0, #0x0
  401a38:	b.ne	401a4c <ferror@plt+0x2ec>  // b.any
  401a3c:	adrp	x0, 405000 <ferror@plt+0x38a0>
  401a40:	add	x1, x0, #0xd50
  401a44:	mov	w0, #0x1                   	// #1
  401a48:	bl	401740 <err@plt>
  401a4c:	ldr	x0, [sp, #40]
  401a50:	ldp	x29, x30, [sp], #48
  401a54:	ret
  401a58:	stp	x29, x30, [sp, #-48]!
  401a5c:	mov	x29, sp
  401a60:	str	x0, [sp, #24]
  401a64:	bl	4016e0 <__errno_location@plt>
  401a68:	str	wzr, [x0]
  401a6c:	ldr	x0, [sp, #24]
  401a70:	bl	401760 <ferror@plt>
  401a74:	cmp	w0, #0x0
  401a78:	b.ne	401ad4 <ferror@plt+0x374>  // b.any
  401a7c:	ldr	x0, [sp, #24]
  401a80:	bl	401670 <fflush@plt>
  401a84:	cmp	w0, #0x0
  401a88:	b.ne	401ad4 <ferror@plt+0x374>  // b.any
  401a8c:	ldr	x0, [sp, #24]
  401a90:	bl	4014b0 <fileno@plt>
  401a94:	str	w0, [sp, #44]
  401a98:	ldr	w0, [sp, #44]
  401a9c:	cmp	w0, #0x0
  401aa0:	b.lt	401adc <ferror@plt+0x37c>  // b.tstop
  401aa4:	ldr	w0, [sp, #44]
  401aa8:	bl	401420 <dup@plt>
  401aac:	str	w0, [sp, #44]
  401ab0:	ldr	w0, [sp, #44]
  401ab4:	cmp	w0, #0x0
  401ab8:	b.lt	401adc <ferror@plt+0x37c>  // b.tstop
  401abc:	ldr	w0, [sp, #44]
  401ac0:	bl	401550 <close@plt>
  401ac4:	cmp	w0, #0x0
  401ac8:	b.ne	401adc <ferror@plt+0x37c>  // b.any
  401acc:	mov	w0, #0x0                   	// #0
  401ad0:	b	401afc <ferror@plt+0x39c>
  401ad4:	nop
  401ad8:	b	401ae0 <ferror@plt+0x380>
  401adc:	nop
  401ae0:	bl	4016e0 <__errno_location@plt>
  401ae4:	ldr	w0, [x0]
  401ae8:	cmp	w0, #0x9
  401aec:	b.ne	401af8 <ferror@plt+0x398>  // b.any
  401af0:	mov	w0, #0x0                   	// #0
  401af4:	b	401afc <ferror@plt+0x39c>
  401af8:	mov	w0, #0xffffffff            	// #-1
  401afc:	ldp	x29, x30, [sp], #48
  401b00:	ret
  401b04:	stp	x29, x30, [sp, #-16]!
  401b08:	mov	x29, sp
  401b0c:	adrp	x0, 418000 <ferror@plt+0x168a0>
  401b10:	add	x0, x0, #0x218
  401b14:	ldr	x0, [x0]
  401b18:	bl	401a58 <ferror@plt+0x2f8>
  401b1c:	cmp	w0, #0x0
  401b20:	b.eq	401b70 <ferror@plt+0x410>  // b.none
  401b24:	bl	4016e0 <__errno_location@plt>
  401b28:	ldr	w0, [x0]
  401b2c:	cmp	w0, #0x20
  401b30:	b.eq	401b70 <ferror@plt+0x410>  // b.none
  401b34:	bl	4016e0 <__errno_location@plt>
  401b38:	ldr	w0, [x0]
  401b3c:	cmp	w0, #0x0
  401b40:	b.eq	401b58 <ferror@plt+0x3f8>  // b.none
  401b44:	adrp	x0, 405000 <ferror@plt+0x38a0>
  401b48:	add	x0, x0, #0xd68
  401b4c:	bl	401720 <gettext@plt>
  401b50:	bl	4015e0 <warn@plt>
  401b54:	b	401b68 <ferror@plt+0x408>
  401b58:	adrp	x0, 405000 <ferror@plt+0x38a0>
  401b5c:	add	x0, x0, #0xd68
  401b60:	bl	401720 <gettext@plt>
  401b64:	bl	401690 <warnx@plt>
  401b68:	mov	w0, #0x1                   	// #1
  401b6c:	bl	4013c0 <_exit@plt>
  401b70:	adrp	x0, 418000 <ferror@plt+0x168a0>
  401b74:	add	x0, x0, #0x208
  401b78:	ldr	x0, [x0]
  401b7c:	bl	401a58 <ferror@plt+0x2f8>
  401b80:	cmp	w0, #0x0
  401b84:	b.eq	401b90 <ferror@plt+0x430>  // b.none
  401b88:	mov	w0, #0x1                   	// #1
  401b8c:	bl	4013c0 <_exit@plt>
  401b90:	nop
  401b94:	ldp	x29, x30, [sp], #16
  401b98:	ret
  401b9c:	stp	x29, x30, [sp, #-16]!
  401ba0:	mov	x29, sp
  401ba4:	adrp	x0, 401000 <memcpy@plt-0x3b0>
  401ba8:	add	x0, x0, #0xb04
  401bac:	bl	405cb8 <ferror@plt+0x4558>
  401bb0:	nop
  401bb4:	ldp	x29, x30, [sp], #16
  401bb8:	ret
  401bbc:	stp	x29, x30, [sp, #-48]!
  401bc0:	mov	x29, sp
  401bc4:	str	x0, [sp, #24]
  401bc8:	b	401c00 <ferror@plt+0x4a0>
  401bcc:	ldr	x0, [sp, #24]
  401bd0:	ldr	x0, [x0, #152]
  401bd4:	str	x0, [sp, #40]
  401bd8:	ldr	x0, [sp, #24]
  401bdc:	ldr	x0, [x0, #128]
  401be0:	bl	401610 <free@plt>
  401be4:	ldr	x0, [sp, #24]
  401be8:	ldr	x0, [x0, #136]
  401bec:	bl	401610 <free@plt>
  401bf0:	ldr	x0, [sp, #24]
  401bf4:	bl	401610 <free@plt>
  401bf8:	ldr	x0, [sp, #40]
  401bfc:	str	x0, [sp, #24]
  401c00:	ldr	x0, [sp, #24]
  401c04:	cmp	x0, #0x0
  401c08:	b.ne	401bcc <ferror@plt+0x46c>  // b.any
  401c0c:	nop
  401c10:	nop
  401c14:	ldp	x29, x30, [sp], #48
  401c18:	ret
  401c1c:	mov	x12, #0x1040                	// #4160
  401c20:	sub	sp, sp, x12
  401c24:	stp	x29, x30, [sp]
  401c28:	mov	x29, sp
  401c2c:	str	x0, [sp, #24]
  401c30:	str	x1, [sp, #16]
  401c34:	str	wzr, [sp, #4148]
  401c38:	add	x0, sp, #0x28
  401c3c:	mov	x2, #0x1000                	// #4096
  401c40:	mov	x1, x0
  401c44:	ldr	x0, [sp, #16]
  401c48:	bl	401450 <readlink@plt>
  401c4c:	str	x0, [sp, #4152]
  401c50:	ldr	x0, [sp, #4152]
  401c54:	cmp	x0, #0x0
  401c58:	b.gt	401c78 <ferror@plt+0x518>
  401c5c:	adrp	x0, 405000 <ferror@plt+0x38a0>
  401c60:	add	x0, x0, #0xd78
  401c64:	bl	401720 <gettext@plt>
  401c68:	ldr	x2, [sp, #16]
  401c6c:	mov	x1, x0
  401c70:	mov	w0, #0x1                   	// #1
  401c74:	bl	401740 <err@plt>
  401c78:	ldrsb	w0, [sp, #40]
  401c7c:	cmp	w0, #0x2f
  401c80:	b.eq	401cdc <ferror@plt+0x57c>  // b.none
  401c84:	mov	w1, #0x2f                  	// #47
  401c88:	ldr	x0, [sp, #16]
  401c8c:	bl	401560 <strrchr@plt>
  401c90:	str	x0, [sp, #4136]
  401c94:	ldr	x0, [sp, #4136]
  401c98:	cmp	x0, #0x0
  401c9c:	b.eq	401cdc <ferror@plt+0x57c>  // b.none
  401ca0:	mov	w0, #0x1                   	// #1
  401ca4:	str	w0, [sp, #4148]
  401ca8:	ldr	x1, [sp, #4136]
  401cac:	ldr	x0, [sp, #16]
  401cb0:	sub	x0, x1, x0
  401cb4:	mov	w1, w0
  401cb8:	ldr	x0, [sp, #24]
  401cbc:	str	w1, [x0, #144]
  401cc0:	ldr	x0, [sp, #24]
  401cc4:	ldr	w0, [x0, #144]
  401cc8:	add	w0, w0, #0x1
  401ccc:	sxtw	x0, w0
  401cd0:	ldr	x1, [sp, #4152]
  401cd4:	add	x0, x1, x0
  401cd8:	str	x0, [sp, #4152]
  401cdc:	ldr	x0, [sp, #4152]
  401ce0:	add	x0, x0, #0x1
  401ce4:	bl	401938 <ferror@plt+0x1d8>
  401ce8:	mov	x1, x0
  401cec:	ldr	x0, [sp, #24]
  401cf0:	str	x1, [x0, #136]
  401cf4:	ldrsb	w0, [sp, #40]
  401cf8:	cmp	w0, #0x2f
  401cfc:	b.eq	401dac <ferror@plt+0x64c>  // b.none
  401d00:	ldr	w0, [sp, #4148]
  401d04:	cmp	w0, #0x0
  401d08:	b.eq	401dac <ferror@plt+0x64c>  // b.none
  401d0c:	ldr	x0, [sp, #24]
  401d10:	ldr	x3, [x0, #136]
  401d14:	ldr	x0, [sp, #24]
  401d18:	ldr	w0, [x0, #144]
  401d1c:	sxtw	x0, w0
  401d20:	mov	x2, x0
  401d24:	ldr	x1, [sp, #16]
  401d28:	mov	x0, x3
  401d2c:	bl	4013b0 <memcpy@plt>
  401d30:	ldr	x0, [sp, #24]
  401d34:	ldr	x1, [x0, #136]
  401d38:	ldr	x0, [sp, #24]
  401d3c:	ldr	w0, [x0, #144]
  401d40:	sxtw	x0, w0
  401d44:	add	x0, x1, x0
  401d48:	mov	w1, #0x2f                  	// #47
  401d4c:	strb	w1, [x0]
  401d50:	ldr	x0, [sp, #24]
  401d54:	ldr	w0, [x0, #144]
  401d58:	add	w1, w0, #0x1
  401d5c:	ldr	x0, [sp, #24]
  401d60:	str	w1, [x0, #144]
  401d64:	ldr	x0, [sp, #24]
  401d68:	ldr	x1, [x0, #136]
  401d6c:	ldr	x0, [sp, #24]
  401d70:	ldr	w0, [x0, #144]
  401d74:	sxtw	x0, w0
  401d78:	add	x3, x1, x0
  401d7c:	ldr	x0, [sp, #24]
  401d80:	ldr	w0, [x0, #144]
  401d84:	sxtw	x0, w0
  401d88:	ldr	x1, [sp, #4152]
  401d8c:	sub	x0, x1, x0
  401d90:	mov	x1, x0
  401d94:	add	x0, sp, #0x28
  401d98:	mov	x2, x1
  401d9c:	mov	x1, x0
  401da0:	mov	x0, x3
  401da4:	bl	4013b0 <memcpy@plt>
  401da8:	b	401dc0 <ferror@plt+0x660>
  401dac:	ldr	x0, [sp, #24]
  401db0:	ldr	x0, [x0, #136]
  401db4:	ldr	x2, [sp, #4152]
  401db8:	add	x1, sp, #0x28
  401dbc:	bl	4013b0 <memcpy@plt>
  401dc0:	ldr	x0, [sp, #24]
  401dc4:	ldr	x1, [x0, #136]
  401dc8:	ldr	x0, [sp, #4152]
  401dcc:	add	x0, x1, x0
  401dd0:	strb	wzr, [x0]
  401dd4:	nop
  401dd8:	ldp	x29, x30, [sp]
  401ddc:	mov	x12, #0x1040                	// #4160
  401de0:	add	sp, sp, x12
  401de4:	ret
  401de8:	stp	x29, x30, [sp, #-48]!
  401dec:	mov	x29, sp
  401df0:	str	x0, [sp, #24]
  401df4:	str	x1, [sp, #16]
  401df8:	ldr	x0, [sp, #24]
  401dfc:	cmp	x0, #0x0
  401e00:	b.ne	401e0c <ferror@plt+0x6ac>  // b.any
  401e04:	mov	x0, #0x0                   	// #0
  401e08:	b	401e94 <ferror@plt+0x734>
  401e0c:	ldr	x0, [sp, #24]
  401e10:	bl	4013e0 <strlen@plt>
  401e14:	str	x0, [sp, #40]
  401e18:	ldr	x0, [sp, #40]
  401e1c:	add	x0, x0, #0x4
  401e20:	bl	401938 <ferror@plt+0x1d8>
  401e24:	str	x0, [sp, #32]
  401e28:	ldr	x2, [sp, #40]
  401e2c:	ldr	x1, [sp, #24]
  401e30:	ldr	x0, [sp, #32]
  401e34:	bl	4013b0 <memcpy@plt>
  401e38:	ldr	x1, [sp, #32]
  401e3c:	ldr	x0, [sp, #40]
  401e40:	add	x3, x1, x0
  401e44:	mov	x2, #0x4                   	// #4
  401e48:	adrp	x0, 405000 <ferror@plt+0x38a0>
  401e4c:	add	x1, x0, #0xd98
  401e50:	mov	x0, x3
  401e54:	bl	4013b0 <memcpy@plt>
  401e58:	ldr	x1, [sp, #16]
  401e5c:	ldr	x0, [sp, #32]
  401e60:	bl	405cc8 <ferror@plt+0x4568>
  401e64:	cmp	w0, #0x0
  401e68:	b.eq	401e88 <ferror@plt+0x728>  // b.none
  401e6c:	adrp	x0, 405000 <ferror@plt+0x38a0>
  401e70:	add	x0, x0, #0xda0
  401e74:	bl	401720 <gettext@plt>
  401e78:	ldr	x2, [sp, #32]
  401e7c:	mov	x1, x0
  401e80:	mov	w0, #0x1                   	// #1
  401e84:	bl	401740 <err@plt>
  401e88:	ldr	x0, [sp, #32]
  401e8c:	bl	401610 <free@plt>
  401e90:	ldr	x0, [sp, #16]
  401e94:	ldp	x29, x30, [sp], #48
  401e98:	ret
  401e9c:	stp	x29, x30, [sp, #-192]!
  401ea0:	mov	x29, sp
  401ea4:	str	x0, [sp, #40]
  401ea8:	str	x1, [sp, #32]
  401eac:	str	x2, [sp, #24]
  401eb0:	str	w3, [sp, #20]
  401eb4:	ldr	x0, [sp, #24]
  401eb8:	cmp	x0, #0x0
  401ebc:	b.ne	401ec8 <ferror@plt+0x768>  // b.any
  401ec0:	mov	x0, #0x0                   	// #0
  401ec4:	b	40209c <ferror@plt+0x93c>
  401ec8:	mov	x1, #0xb0                  	// #176
  401ecc:	mov	x0, #0x1                   	// #1
  401ed0:	bl	401988 <ferror@plt+0x228>
  401ed4:	str	x0, [sp, #176]
  401ed8:	ldr	x0, [sp, #40]
  401edc:	cmp	x0, #0x0
  401ee0:	b.eq	401ef0 <ferror@plt+0x790>  // b.none
  401ee4:	ldr	x0, [sp, #40]
  401ee8:	ldr	x1, [sp, #176]
  401eec:	str	x1, [x0, #152]
  401ef0:	ldr	x0, [sp, #176]
  401ef4:	ldr	w1, [sp, #20]
  401ef8:	str	w1, [x0, #160]
  401efc:	ldr	x0, [sp, #24]
  401f00:	bl	4019ec <ferror@plt+0x28c>
  401f04:	mov	x1, x0
  401f08:	ldr	x0, [sp, #176]
  401f0c:	str	x1, [x0, #128]
  401f10:	ldr	x0, [sp, #176]
  401f14:	mov	x1, x0
  401f18:	ldr	x0, [sp, #32]
  401f1c:	bl	405cd8 <ferror@plt+0x4578>
  401f20:	cmp	w0, #0x0
  401f24:	b.eq	401f40 <ferror@plt+0x7e0>  // b.none
  401f28:	bl	4016e0 <__errno_location@plt>
  401f2c:	ldr	w1, [x0]
  401f30:	ldr	x0, [sp, #176]
  401f34:	str	w1, [x0, #168]
  401f38:	ldr	x0, [sp, #176]
  401f3c:	b	40209c <ferror@plt+0x93c>
  401f40:	ldr	x0, [sp, #176]
  401f44:	ldr	w0, [x0, #16]
  401f48:	and	w0, w0, #0xf000
  401f4c:	cmp	w0, #0xa, lsl #12
  401f50:	b.ne	401f60 <ferror@plt+0x800>  // b.any
  401f54:	ldr	x1, [sp, #32]
  401f58:	ldr	x0, [sp, #176]
  401f5c:	bl	401c1c <ferror@plt+0x4bc>
  401f60:	adrp	x0, 418000 <ferror@plt+0x168a0>
  401f64:	add	x0, x0, #0x230
  401f68:	ldr	w0, [x0]
  401f6c:	and	w0, w0, #0x10
  401f70:	cmp	w0, #0x0
  401f74:	b.eq	401fc0 <ferror@plt+0x860>  // b.none
  401f78:	adrp	x0, 418000 <ferror@plt+0x168a0>
  401f7c:	add	x0, x0, #0x240
  401f80:	ldr	x2, [x0]
  401f84:	ldr	x0, [sp, #176]
  401f88:	ldr	w0, [x0, #24]
  401f8c:	mov	w0, w0
  401f90:	mov	x1, x0
  401f94:	mov	x0, x2
  401f98:	bl	405b50 <ferror@plt+0x43f0>
  401f9c:	adrp	x0, 418000 <ferror@plt+0x168a0>
  401fa0:	add	x0, x0, #0x238
  401fa4:	ldr	x2, [x0]
  401fa8:	ldr	x0, [sp, #176]
  401fac:	ldr	w0, [x0, #28]
  401fb0:	mov	w0, w0
  401fb4:	mov	x1, x0
  401fb8:	mov	x0, x2
  401fbc:	bl	405bc0 <ferror@plt+0x4460>
  401fc0:	adrp	x0, 418000 <ferror@plt+0x168a0>
  401fc4:	add	x0, x0, #0x230
  401fc8:	ldr	w0, [x0]
  401fcc:	and	w0, w0, #0x8
  401fd0:	cmp	w0, #0x0
  401fd4:	b.eq	402098 <ferror@plt+0x938>  // b.none
  401fd8:	ldr	x0, [sp, #176]
  401fdc:	ldr	w0, [x0, #16]
  401fe0:	and	w0, w0, #0xf000
  401fe4:	cmp	w0, #0x4, lsl #12
  401fe8:	b.ne	402098 <ferror@plt+0x938>  // b.any
  401fec:	str	xzr, [sp, #184]
  401ff0:	ldr	x0, [sp, #40]
  401ff4:	cmp	x0, #0x0
  401ff8:	b.eq	40201c <ferror@plt+0x8bc>  // b.none
  401ffc:	ldr	x0, [sp, #40]
  402000:	ldr	w0, [x0, #16]
  402004:	and	w0, w0, #0xf000
  402008:	cmp	w0, #0x4, lsl #12
  40200c:	b.ne	40201c <ferror@plt+0x8bc>  // b.any
  402010:	ldr	x0, [sp, #40]
  402014:	str	x0, [sp, #184]
  402018:	b	402050 <ferror@plt+0x8f0>
  40201c:	ldr	x0, [sp, #40]
  402020:	cmp	x0, #0x0
  402024:	b.eq	40203c <ferror@plt+0x8dc>  // b.none
  402028:	ldr	x0, [sp, #40]
  40202c:	ldr	w0, [x0, #16]
  402030:	and	w0, w0, #0xf000
  402034:	cmp	w0, #0xa, lsl #12
  402038:	b.ne	402050 <ferror@plt+0x8f0>  // b.any
  40203c:	add	x0, sp, #0x30
  402040:	mov	x1, x0
  402044:	ldr	x0, [sp, #32]
  402048:	bl	401de8 <ferror@plt+0x688>
  40204c:	str	x0, [sp, #184]
  402050:	ldr	x0, [sp, #184]
  402054:	cmp	x0, #0x0
  402058:	b.eq	402098 <ferror@plt+0x938>  // b.none
  40205c:	ldr	x0, [sp, #184]
  402060:	ldr	x1, [x0]
  402064:	ldr	x0, [sp, #176]
  402068:	ldr	x0, [x0]
  40206c:	cmp	x1, x0
  402070:	b.ne	40208c <ferror@plt+0x92c>  // b.any
  402074:	ldr	x0, [sp, #184]
  402078:	ldr	x1, [x0, #8]
  40207c:	ldr	x0, [sp, #176]
  402080:	ldr	x0, [x0, #8]
  402084:	cmp	x1, x0
  402088:	b.ne	402098 <ferror@plt+0x938>  // b.any
  40208c:	ldr	x0, [sp, #176]
  402090:	mov	w1, #0x1                   	// #1
  402094:	str	w1, [x0, #164]
  402098:	ldr	x0, [sp, #176]
  40209c:	ldp	x29, x30, [sp], #192
  4020a0:	ret
  4020a4:	stp	x29, x30, [sp, #-96]!
  4020a8:	mov	x29, sp
  4020ac:	str	x0, [sp, #40]
  4020b0:	str	x1, [sp, #32]
  4020b4:	str	w2, [sp, #28]
  4020b8:	str	x3, [sp, #16]
  4020bc:	str	xzr, [sp, #88]
  4020c0:	str	xzr, [sp, #80]
  4020c4:	str	wzr, [sp, #60]
  4020c8:	ldr	x0, [sp, #32]
  4020cc:	cmp	x0, #0x0
  4020d0:	b.ne	4020dc <ferror@plt+0x97c>  // b.any
  4020d4:	mov	x0, #0x0                   	// #0
  4020d8:	b	40226c <ferror@plt+0xb0c>
  4020dc:	ldr	x0, [sp, #40]
  4020e0:	cmp	x0, #0x0
  4020e4:	b.eq	402100 <ferror@plt+0x9a0>  // b.none
  4020e8:	ldr	x0, [sp, #40]
  4020ec:	str	x0, [sp, #88]
  4020f0:	ldr	x0, [sp, #40]
  4020f4:	ldr	w0, [x0, #160]
  4020f8:	add	w0, w0, #0x1
  4020fc:	str	w0, [sp, #60]
  402100:	ldr	x0, [sp, #32]
  402104:	bl	4019ec <ferror@plt+0x28c>
  402108:	str	x0, [sp, #48]
  40210c:	ldrsw	x0, [sp, #28]
  402110:	ldr	x1, [sp, #48]
  402114:	add	x0, x1, x0
  402118:	str	x0, [sp, #72]
  40211c:	ldr	x0, [sp, #72]
  402120:	ldrsb	w0, [x0]
  402124:	cmp	w0, #0x2f
  402128:	b.ne	402174 <ferror@plt+0xa14>  // b.any
  40212c:	b	40213c <ferror@plt+0x9dc>
  402130:	ldr	x0, [sp, #72]
  402134:	add	x0, x0, #0x1
  402138:	str	x0, [sp, #72]
  40213c:	ldr	x0, [sp, #72]
  402140:	ldrsb	w0, [x0]
  402144:	cmp	w0, #0x2f
  402148:	b.eq	402130 <ferror@plt+0x9d0>  // b.none
  40214c:	ldr	w3, [sp, #60]
  402150:	adrp	x0, 405000 <ferror@plt+0x38a0>
  402154:	add	x2, x0, #0xdb8
  402158:	adrp	x0, 405000 <ferror@plt+0x38a0>
  40215c:	add	x1, x0, #0xdb8
  402160:	ldr	x0, [sp, #88]
  402164:	bl	401e9c <ferror@plt+0x73c>
  402168:	str	x0, [sp, #88]
  40216c:	ldr	x0, [sp, #88]
  402170:	str	x0, [sp, #80]
  402174:	ldr	x0, [sp, #72]
  402178:	str	x0, [sp, #64]
  40217c:	b	402230 <ferror@plt+0xad0>
  402180:	ldr	x0, [sp, #72]
  402184:	ldrsb	w0, [x0]
  402188:	cmp	w0, #0x0
  40218c:	b.eq	4021d0 <ferror@plt+0xa70>  // b.none
  402190:	mov	w1, #0x2f                  	// #47
  402194:	ldr	x0, [sp, #72]
  402198:	bl	401650 <strchr@plt>
  40219c:	str	x0, [sp, #64]
  4021a0:	ldr	x0, [sp, #64]
  4021a4:	cmp	x0, #0x0
  4021a8:	b.eq	4021b4 <ferror@plt+0xa54>  // b.none
  4021ac:	ldr	x0, [sp, #64]
  4021b0:	strb	wzr, [x0]
  4021b4:	ldr	w3, [sp, #60]
  4021b8:	ldr	x2, [sp, #72]
  4021bc:	ldr	x1, [sp, #48]
  4021c0:	ldr	x0, [sp, #88]
  4021c4:	bl	401e9c <ferror@plt+0x73c>
  4021c8:	str	x0, [sp, #88]
  4021cc:	b	4021d4 <ferror@plt+0xa74>
  4021d0:	str	xzr, [sp, #64]
  4021d4:	ldr	x0, [sp, #80]
  4021d8:	cmp	x0, #0x0
  4021dc:	b.ne	4021e8 <ferror@plt+0xa88>  // b.any
  4021e0:	ldr	x0, [sp, #88]
  4021e4:	str	x0, [sp, #80]
  4021e8:	ldr	x0, [sp, #64]
  4021ec:	cmp	x0, #0x0
  4021f0:	b.eq	402228 <ferror@plt+0xac8>  // b.none
  4021f4:	ldr	x0, [sp, #64]
  4021f8:	add	x1, x0, #0x1
  4021fc:	str	x1, [sp, #64]
  402200:	mov	w1, #0x2f                  	// #47
  402204:	strb	w1, [x0]
  402208:	b	402218 <ferror@plt+0xab8>
  40220c:	ldr	x0, [sp, #64]
  402210:	add	x0, x0, #0x1
  402214:	str	x0, [sp, #64]
  402218:	ldr	x0, [sp, #64]
  40221c:	ldrsb	w0, [x0]
  402220:	cmp	w0, #0x2f
  402224:	b.eq	40220c <ferror@plt+0xaac>  // b.none
  402228:	ldr	x0, [sp, #64]
  40222c:	str	x0, [sp, #72]
  402230:	ldr	x0, [sp, #72]
  402234:	cmp	x0, #0x0
  402238:	b.eq	402248 <ferror@plt+0xae8>  // b.none
  40223c:	ldr	x0, [sp, #64]
  402240:	cmp	x0, #0x0
  402244:	b.ne	402180 <ferror@plt+0xa20>  // b.any
  402248:	ldr	x0, [sp, #16]
  40224c:	cmp	x0, #0x0
  402250:	b.eq	402260 <ferror@plt+0xb00>  // b.none
  402254:	ldr	x0, [sp, #16]
  402258:	ldr	x1, [sp, #88]
  40225c:	str	x1, [x0]
  402260:	ldr	x0, [sp, #48]
  402264:	bl	401610 <free@plt>
  402268:	ldr	x0, [sp, #80]
  40226c:	ldp	x29, x30, [sp], #96
  402270:	ret
  402274:	stp	x29, x30, [sp, #-64]!
  402278:	mov	x29, sp
  40227c:	str	x0, [sp, #24]
  402280:	str	wzr, [sp, #60]
  402284:	b	402360 <ferror@plt+0xc00>
  402288:	ldr	x0, [sp, #24]
  40228c:	ldr	w0, [x0, #168]
  402290:	cmp	w0, #0x0
  402294:	b.ne	402348 <ferror@plt+0xbe8>  // b.any
  402298:	ldr	x0, [sp, #24]
  40229c:	ldr	w0, [x0, #16]
  4022a0:	and	w0, w0, #0xf000
  4022a4:	cmp	w0, #0xa, lsl #12
  4022a8:	b.ne	402350 <ferror@plt+0xbf0>  // b.any
  4022ac:	ldr	w0, [sp, #60]
  4022b0:	add	w0, w0, #0x1
  4022b4:	str	w0, [sp, #60]
  4022b8:	ldr	w0, [sp, #60]
  4022bc:	cmp	w0, #0x14
  4022c0:	b.le	4022e0 <ferror@plt+0xb80>
  4022c4:	ldr	x0, [sp, #24]
  4022c8:	ldr	x0, [x0, #152]
  4022cc:	bl	401bbc <ferror@plt+0x45c>
  4022d0:	ldr	x0, [sp, #24]
  4022d4:	str	xzr, [x0, #152]
  4022d8:	mov	w0, #0xffffffff            	// #-1
  4022dc:	b	402370 <ferror@plt+0xc10>
  4022e0:	ldr	x0, [sp, #24]
  4022e4:	ldr	x0, [x0, #152]
  4022e8:	str	x0, [sp, #48]
  4022ec:	ldr	x0, [sp, #24]
  4022f0:	ldr	x1, [x0, #136]
  4022f4:	ldr	x0, [sp, #24]
  4022f8:	ldr	w0, [x0, #144]
  4022fc:	add	x2, sp, #0x28
  402300:	mov	x3, x2
  402304:	mov	w2, w0
  402308:	ldr	x0, [sp, #24]
  40230c:	bl	4020a4 <ferror@plt+0x944>
  402310:	mov	x1, x0
  402314:	ldr	x0, [sp, #24]
  402318:	str	x1, [x0, #152]
  40231c:	ldr	x0, [sp, #40]
  402320:	cmp	x0, #0x0
  402324:	b.eq	402338 <ferror@plt+0xbd8>  // b.none
  402328:	ldr	x0, [sp, #40]
  40232c:	ldr	x1, [sp, #48]
  402330:	str	x1, [x0, #152]
  402334:	b	402354 <ferror@plt+0xbf4>
  402338:	ldr	x0, [sp, #24]
  40233c:	ldr	x1, [sp, #48]
  402340:	str	x1, [x0, #152]
  402344:	b	402354 <ferror@plt+0xbf4>
  402348:	nop
  40234c:	b	402354 <ferror@plt+0xbf4>
  402350:	nop
  402354:	ldr	x0, [sp, #24]
  402358:	ldr	x0, [x0, #152]
  40235c:	str	x0, [sp, #24]
  402360:	ldr	x0, [sp, #24]
  402364:	cmp	x0, #0x0
  402368:	b.ne	402288 <ferror@plt+0xb28>  // b.any
  40236c:	mov	w0, #0x0                   	// #0
  402370:	ldp	x29, x30, [sp], #64
  402374:	ret
  402378:	stp	x29, x30, [sp, #-80]!
  40237c:	mov	x29, sp
  402380:	str	x19, [sp, #16]
  402384:	str	x0, [sp, #40]
  402388:	str	x1, [sp, #32]
  40238c:	ldr	x0, [sp, #32]
  402390:	cmp	x0, #0x0
  402394:	b.eq	402718 <ferror@plt+0xfb8>  // b.none
  402398:	ldr	x1, [sp, #32]
  40239c:	adrp	x0, 405000 <ferror@plt+0x38a0>
  4023a0:	add	x0, x0, #0xdc0
  4023a4:	bl	4016c0 <printf@plt>
  4023a8:	b	402718 <ferror@plt+0xfb8>
  4023ac:	ldr	x0, [sp, #40]
  4023b0:	ldr	w0, [x0, #168]
  4023b4:	cmp	w0, #0x0
  4023b8:	b.eq	4024b8 <ferror@plt+0xd58>  // b.none
  4023bc:	mov	w0, #0x1                   	// #1
  4023c0:	str	w0, [sp, #72]
  4023c4:	adrp	x0, 418000 <ferror@plt+0x168a0>
  4023c8:	add	x0, x0, #0x230
  4023cc:	ldr	w0, [x0]
  4023d0:	and	w0, w0, #0x4
  4023d4:	cmp	w0, #0x0
  4023d8:	b.eq	4023e8 <ferror@plt+0xc88>  // b.none
  4023dc:	ldr	w0, [sp, #72]
  4023e0:	add	w0, w0, #0x9
  4023e4:	str	w0, [sp, #72]
  4023e8:	adrp	x0, 418000 <ferror@plt+0x168a0>
  4023ec:	add	x0, x0, #0x230
  4023f0:	ldr	w0, [x0]
  4023f4:	and	w0, w0, #0x10
  4023f8:	cmp	w0, #0x0
  4023fc:	b.eq	402434 <ferror@plt+0xcd4>  // b.none
  402400:	adrp	x0, 418000 <ferror@plt+0x168a0>
  402404:	add	x0, x0, #0x240
  402408:	ldr	x0, [x0]
  40240c:	ldr	w1, [x0, #8]
  402410:	adrp	x0, 418000 <ferror@plt+0x168a0>
  402414:	add	x0, x0, #0x238
  402418:	ldr	x0, [x0]
  40241c:	ldr	w0, [x0, #8]
  402420:	add	w0, w1, w0
  402424:	add	w0, w0, #0x2
  402428:	ldr	w1, [sp, #72]
  40242c:	add	w0, w1, w0
  402430:	str	w0, [sp, #72]
  402434:	adrp	x0, 418000 <ferror@plt+0x168a0>
  402438:	add	x0, x0, #0x230
  40243c:	ldr	w0, [x0]
  402440:	and	w0, w0, #0x20
  402444:	cmp	w0, #0x0
  402448:	b.ne	402458 <ferror@plt+0xcf8>  // b.any
  40244c:	ldr	w0, [sp, #72]
  402450:	add	w0, w0, #0x1
  402454:	str	w0, [sp, #72]
  402458:	ldr	x0, [sp, #40]
  40245c:	ldr	w0, [x0, #160]
  402460:	lsl	w0, w0, #1
  402464:	ldr	w1, [sp, #72]
  402468:	add	w0, w1, w0
  40246c:	str	w0, [sp, #72]
  402470:	adrp	x0, 405000 <ferror@plt+0x38a0>
  402474:	add	x2, x0, #0xdc8
  402478:	ldr	w1, [sp, #72]
  40247c:	adrp	x0, 405000 <ferror@plt+0x38a0>
  402480:	add	x0, x0, #0xdd0
  402484:	bl	4016c0 <printf@plt>
  402488:	ldr	x0, [sp, #40]
  40248c:	ldr	x19, [x0, #128]
  402490:	ldr	x0, [sp, #40]
  402494:	ldr	w0, [x0, #168]
  402498:	bl	401540 <strerror@plt>
  40249c:	mov	x2, x0
  4024a0:	mov	x1, x19
  4024a4:	adrp	x0, 405000 <ferror@plt+0x38a0>
  4024a8:	add	x0, x0, #0xdd8
  4024ac:	bl	4016c0 <printf@plt>
  4024b0:	mov	w0, #0xffffffff            	// #-1
  4024b4:	b	402728 <ferror@plt+0xfc8>
  4024b8:	ldr	x0, [sp, #40]
  4024bc:	ldr	w0, [x0, #16]
  4024c0:	add	x1, sp, #0x38
  4024c4:	bl	4040c8 <ferror@plt+0x2968>
  4024c8:	ldr	x0, [sp, #40]
  4024cc:	ldr	w0, [x0, #164]
  4024d0:	cmp	w0, #0x0
  4024d4:	b.eq	4024e0 <ferror@plt+0xd80>  // b.none
  4024d8:	mov	w0, #0x44                  	// #68
  4024dc:	strb	w0, [sp, #56]
  4024e0:	adrp	x0, 418000 <ferror@plt+0x168a0>
  4024e4:	add	x0, x0, #0x230
  4024e8:	ldr	w0, [x0]
  4024ec:	and	w0, w0, #0x20
  4024f0:	cmp	w0, #0x0
  4024f4:	b.ne	40255c <ferror@plt+0xdfc>  // b.any
  4024f8:	str	wzr, [sp, #76]
  4024fc:	b	402530 <ferror@plt+0xdd0>
  402500:	adrp	x0, 418000 <ferror@plt+0x168a0>
  402504:	add	x0, x0, #0x218
  402508:	ldr	x0, [x0]
  40250c:	mov	x3, x0
  402510:	mov	x2, #0x2                   	// #2
  402514:	mov	x1, #0x1                   	// #1
  402518:	adrp	x0, 405000 <ferror@plt+0x38a0>
  40251c:	add	x0, x0, #0xde8
  402520:	bl	401660 <fwrite@plt>
  402524:	ldr	w0, [sp, #76]
  402528:	add	w0, w0, #0x1
  40252c:	str	w0, [sp, #76]
  402530:	ldr	x0, [sp, #40]
  402534:	ldr	w0, [x0, #160]
  402538:	ldr	w1, [sp, #76]
  40253c:	cmp	w1, w0
  402540:	b.lt	402500 <ferror@plt+0xda0>  // b.tstop
  402544:	adrp	x0, 418000 <ferror@plt+0x168a0>
  402548:	add	x0, x0, #0x218
  40254c:	ldr	x0, [x0]
  402550:	mov	x1, x0
  402554:	mov	w0, #0x20                  	// #32
  402558:	bl	401470 <fputc@plt>
  40255c:	adrp	x0, 418000 <ferror@plt+0x168a0>
  402560:	add	x0, x0, #0x230
  402564:	ldr	w0, [x0]
  402568:	and	w0, w0, #0x4
  40256c:	cmp	w0, #0x0
  402570:	b.eq	40258c <ferror@plt+0xe2c>  // b.none
  402574:	add	x0, sp, #0x38
  402578:	mov	x1, x0
  40257c:	adrp	x0, 405000 <ferror@plt+0x38a0>
  402580:	add	x0, x0, #0xdf0
  402584:	bl	4016c0 <printf@plt>
  402588:	b	402594 <ferror@plt+0xe34>
  40258c:	ldrsb	w0, [sp, #56]
  402590:	bl	4016f0 <putchar@plt>
  402594:	adrp	x0, 418000 <ferror@plt+0x168a0>
  402598:	add	x0, x0, #0x230
  40259c:	ldr	w0, [x0]
  4025a0:	and	w0, w0, #0x10
  4025a4:	cmp	w0, #0x0
  4025a8:	b.eq	402644 <ferror@plt+0xee4>  // b.none
  4025ac:	adrp	x0, 418000 <ferror@plt+0x168a0>
  4025b0:	add	x0, x0, #0x240
  4025b4:	ldr	x0, [x0]
  4025b8:	ldr	w19, [x0, #8]
  4025bc:	adrp	x0, 418000 <ferror@plt+0x168a0>
  4025c0:	add	x0, x0, #0x240
  4025c4:	ldr	x2, [x0]
  4025c8:	ldr	x0, [sp, #40]
  4025cc:	ldr	w0, [x0, #24]
  4025d0:	mov	w0, w0
  4025d4:	mov	x1, x0
  4025d8:	mov	x0, x2
  4025dc:	bl	4058a0 <ferror@plt+0x4140>
  4025e0:	ldr	x0, [x0, #8]
  4025e4:	mov	x2, x0
  4025e8:	mov	w1, w19
  4025ec:	adrp	x0, 405000 <ferror@plt+0x38a0>
  4025f0:	add	x0, x0, #0xdf8
  4025f4:	bl	4016c0 <printf@plt>
  4025f8:	adrp	x0, 418000 <ferror@plt+0x168a0>
  4025fc:	add	x0, x0, #0x238
  402600:	ldr	x0, [x0]
  402604:	ldr	w19, [x0, #8]
  402608:	adrp	x0, 418000 <ferror@plt+0x168a0>
  40260c:	add	x0, x0, #0x238
  402610:	ldr	x2, [x0]
  402614:	ldr	x0, [sp, #40]
  402618:	ldr	w0, [x0, #28]
  40261c:	mov	w0, w0
  402620:	mov	x1, x0
  402624:	mov	x0, x2
  402628:	bl	4058a0 <ferror@plt+0x4140>
  40262c:	ldr	x0, [x0, #8]
  402630:	mov	x2, x0
  402634:	mov	w1, w19
  402638:	adrp	x0, 405000 <ferror@plt+0x38a0>
  40263c:	add	x0, x0, #0xdf8
  402640:	bl	4016c0 <printf@plt>
  402644:	adrp	x0, 418000 <ferror@plt+0x168a0>
  402648:	add	x0, x0, #0x230
  40264c:	ldr	w0, [x0]
  402650:	and	w0, w0, #0x20
  402654:	cmp	w0, #0x0
  402658:	b.eq	4026a8 <ferror@plt+0xf48>  // b.none
  40265c:	str	wzr, [sp, #76]
  402660:	b	402694 <ferror@plt+0xf34>
  402664:	adrp	x0, 418000 <ferror@plt+0x168a0>
  402668:	add	x0, x0, #0x218
  40266c:	ldr	x0, [x0]
  402670:	mov	x3, x0
  402674:	mov	x2, #0x2                   	// #2
  402678:	mov	x1, #0x1                   	// #1
  40267c:	adrp	x0, 405000 <ferror@plt+0x38a0>
  402680:	add	x0, x0, #0xde8
  402684:	bl	401660 <fwrite@plt>
  402688:	ldr	w0, [sp, #76]
  40268c:	add	w0, w0, #0x1
  402690:	str	w0, [sp, #76]
  402694:	ldr	x0, [sp, #40]
  402698:	ldr	w0, [x0, #160]
  40269c:	ldr	w1, [sp, #76]
  4026a0:	cmp	w1, w0
  4026a4:	b.lt	402664 <ferror@plt+0xf04>  // b.tstop
  4026a8:	ldr	x0, [sp, #40]
  4026ac:	ldr	w0, [x0, #16]
  4026b0:	and	w0, w0, #0xf000
  4026b4:	cmp	w0, #0xa, lsl #12
  4026b8:	b.ne	4026f4 <ferror@plt+0xf94>  // b.any
  4026bc:	ldr	x0, [sp, #40]
  4026c0:	ldr	x3, [x0, #128]
  4026c4:	ldr	x0, [sp, #40]
  4026c8:	ldr	x1, [x0, #136]
  4026cc:	ldr	x0, [sp, #40]
  4026d0:	ldr	w0, [x0, #144]
  4026d4:	sxtw	x0, w0
  4026d8:	add	x0, x1, x0
  4026dc:	mov	x2, x0
  4026e0:	mov	x1, x3
  4026e4:	adrp	x0, 405000 <ferror@plt+0x38a0>
  4026e8:	add	x0, x0, #0xe00
  4026ec:	bl	4016c0 <printf@plt>
  4026f0:	b	40270c <ferror@plt+0xfac>
  4026f4:	ldr	x0, [sp, #40]
  4026f8:	ldr	x0, [x0, #128]
  4026fc:	mov	x1, x0
  402700:	adrp	x0, 405000 <ferror@plt+0x38a0>
  402704:	add	x0, x0, #0xe10
  402708:	bl	4016c0 <printf@plt>
  40270c:	ldr	x0, [sp, #40]
  402710:	ldr	x0, [x0, #152]
  402714:	str	x0, [sp, #40]
  402718:	ldr	x0, [sp, #40]
  40271c:	cmp	x0, #0x0
  402720:	b.ne	4023ac <ferror@plt+0xc4c>  // b.any
  402724:	mov	w0, #0x0                   	// #0
  402728:	ldr	x19, [sp, #16]
  40272c:	ldp	x29, x30, [sp], #80
  402730:	ret
  402734:	stp	x29, x30, [sp, #-48]!
  402738:	mov	x29, sp
  40273c:	str	x19, [sp, #16]
  402740:	adrp	x0, 418000 <ferror@plt+0x168a0>
  402744:	add	x0, x0, #0x220
  402748:	ldr	x0, [x0]
  40274c:	str	x0, [sp, #40]
  402750:	adrp	x0, 418000 <ferror@plt+0x168a0>
  402754:	add	x0, x0, #0x218
  402758:	ldr	x0, [x0]
  40275c:	str	x0, [sp, #32]
  402760:	ldr	x0, [sp, #40]
  402764:	ldrsb	w0, [x0]
  402768:	cmp	w0, #0x0
  40276c:	b.ne	40277c <ferror@plt+0x101c>  // b.any
  402770:	adrp	x0, 405000 <ferror@plt+0x38a0>
  402774:	add	x0, x0, #0xe18
  402778:	str	x0, [sp, #40]
  40277c:	adrp	x0, 405000 <ferror@plt+0x38a0>
  402780:	add	x0, x0, #0xe20
  402784:	bl	401720 <gettext@plt>
  402788:	ldr	x1, [sp, #32]
  40278c:	bl	4013f0 <fputs@plt>
  402790:	adrp	x0, 405000 <ferror@plt+0x38a0>
  402794:	add	x0, x0, #0xe30
  402798:	bl	401720 <gettext@plt>
  40279c:	ldr	x2, [sp, #40]
  4027a0:	mov	x1, x0
  4027a4:	ldr	x0, [sp, #32]
  4027a8:	bl	401730 <fprintf@plt>
  4027ac:	ldr	x1, [sp, #32]
  4027b0:	mov	w0, #0xa                   	// #10
  4027b4:	bl	401470 <fputc@plt>
  4027b8:	adrp	x0, 405000 <ferror@plt+0x38a0>
  4027bc:	add	x0, x0, #0xe50
  4027c0:	bl	401720 <gettext@plt>
  4027c4:	ldr	x1, [sp, #32]
  4027c8:	bl	4013f0 <fputs@plt>
  4027cc:	adrp	x0, 405000 <ferror@plt+0x38a0>
  4027d0:	add	x0, x0, #0xe88
  4027d4:	bl	401720 <gettext@plt>
  4027d8:	ldr	x1, [sp, #32]
  4027dc:	bl	4013f0 <fputs@plt>
  4027e0:	adrp	x0, 405000 <ferror@plt+0x38a0>
  4027e4:	add	x0, x0, #0xe98
  4027e8:	bl	401720 <gettext@plt>
  4027ec:	ldr	x1, [sp, #32]
  4027f0:	bl	4013f0 <fputs@plt>
  4027f4:	adrp	x0, 405000 <ferror@plt+0x38a0>
  4027f8:	add	x0, x0, #0xfe8
  4027fc:	bl	401720 <gettext@plt>
  402800:	mov	x19, x0
  402804:	adrp	x0, 406000 <ferror@plt+0x48a0>
  402808:	add	x0, x0, #0x0
  40280c:	bl	401720 <gettext@plt>
  402810:	mov	x4, x0
  402814:	adrp	x0, 406000 <ferror@plt+0x48a0>
  402818:	add	x3, x0, #0x10
  40281c:	mov	x2, x19
  402820:	adrp	x0, 406000 <ferror@plt+0x48a0>
  402824:	add	x1, x0, #0x20
  402828:	adrp	x0, 406000 <ferror@plt+0x48a0>
  40282c:	add	x0, x0, #0x30
  402830:	bl	4016c0 <printf@plt>
  402834:	adrp	x0, 406000 <ferror@plt+0x48a0>
  402838:	add	x0, x0, #0x48
  40283c:	bl	401720 <gettext@plt>
  402840:	mov	x2, x0
  402844:	adrp	x0, 406000 <ferror@plt+0x48a0>
  402848:	add	x1, x0, #0x68
  40284c:	mov	x0, x2
  402850:	bl	4016c0 <printf@plt>
  402854:	mov	w0, #0x0                   	// #0
  402858:	bl	401410 <exit@plt>
  40285c:	stp	x29, x30, [sp, #-208]!
  402860:	mov	x29, sp
  402864:	str	x19, [sp, #16]
  402868:	str	w0, [sp, #44]
  40286c:	str	x1, [sp, #32]
  402870:	str	wzr, [sp, #204]
  402874:	adrp	x0, 405000 <ferror@plt+0x38a0>
  402878:	add	x1, x0, #0xdc8
  40287c:	mov	w0, #0x6                   	// #6
  402880:	bl	401750 <setlocale@plt>
  402884:	adrp	x0, 406000 <ferror@plt+0x48a0>
  402888:	add	x1, x0, #0x1e8
  40288c:	adrp	x0, 406000 <ferror@plt+0x48a0>
  402890:	add	x0, x0, #0x200
  402894:	bl	4014f0 <bindtextdomain@plt>
  402898:	adrp	x0, 406000 <ferror@plt+0x48a0>
  40289c:	add	x0, x0, #0x200
  4028a0:	bl	4015a0 <textdomain@plt>
  4028a4:	bl	401b9c <ferror@plt+0x43c>
  4028a8:	b	402a90 <ferror@plt+0x1330>
  4028ac:	ldr	w0, [sp, #196]
  4028b0:	cmp	w0, #0x78
  4028b4:	b.eq	4029dc <ferror@plt+0x127c>  // b.none
  4028b8:	ldr	w0, [sp, #196]
  4028bc:	cmp	w0, #0x78
  4028c0:	b.gt	402a54 <ferror@plt+0x12f4>
  4028c4:	ldr	w0, [sp, #196]
  4028c8:	cmp	w0, #0x76
  4028cc:	b.eq	4029fc <ferror@plt+0x129c>  // b.none
  4028d0:	ldr	w0, [sp, #196]
  4028d4:	cmp	w0, #0x76
  4028d8:	b.gt	402a54 <ferror@plt+0x12f4>
  4028dc:	ldr	w0, [sp, #196]
  4028e0:	cmp	w0, #0x6f
  4028e4:	b.eq	4029bc <ferror@plt+0x125c>  // b.none
  4028e8:	ldr	w0, [sp, #196]
  4028ec:	cmp	w0, #0x6f
  4028f0:	b.gt	402a54 <ferror@plt+0x12f4>
  4028f4:	ldr	w0, [sp, #196]
  4028f8:	cmp	w0, #0x6e
  4028fc:	b.eq	40299c <ferror@plt+0x123c>  // b.none
  402900:	ldr	w0, [sp, #196]
  402904:	cmp	w0, #0x6e
  402908:	b.gt	402a54 <ferror@plt+0x12f4>
  40290c:	ldr	w0, [sp, #196]
  402910:	cmp	w0, #0x6d
  402914:	b.eq	40297c <ferror@plt+0x121c>  // b.none
  402918:	ldr	w0, [sp, #196]
  40291c:	cmp	w0, #0x6d
  402920:	b.gt	402a54 <ferror@plt+0x12f4>
  402924:	ldr	w0, [sp, #196]
  402928:	cmp	w0, #0x6c
  40292c:	b.eq	402958 <ferror@plt+0x11f8>  // b.none
  402930:	ldr	w0, [sp, #196]
  402934:	cmp	w0, #0x6c
  402938:	b.gt	402a54 <ferror@plt+0x12f4>
  40293c:	ldr	w0, [sp, #196]
  402940:	cmp	w0, #0x56
  402944:	b.eq	402a20 <ferror@plt+0x12c0>  // b.none
  402948:	ldr	w0, [sp, #196]
  40294c:	cmp	w0, #0x68
  402950:	b.eq	402a1c <ferror@plt+0x12bc>  // b.none
  402954:	b	402a54 <ferror@plt+0x12f4>
  402958:	adrp	x0, 418000 <ferror@plt+0x168a0>
  40295c:	add	x0, x0, #0x230
  402960:	ldr	w1, [x0]
  402964:	mov	w0, #0x34                  	// #52
  402968:	orr	w1, w1, w0
  40296c:	adrp	x0, 418000 <ferror@plt+0x168a0>
  402970:	add	x0, x0, #0x230
  402974:	str	w1, [x0]
  402978:	b	402a90 <ferror@plt+0x1330>
  40297c:	adrp	x0, 418000 <ferror@plt+0x168a0>
  402980:	add	x0, x0, #0x230
  402984:	ldr	w0, [x0]
  402988:	orr	w1, w0, #0x4
  40298c:	adrp	x0, 418000 <ferror@plt+0x168a0>
  402990:	add	x0, x0, #0x230
  402994:	str	w1, [x0]
  402998:	b	402a90 <ferror@plt+0x1330>
  40299c:	adrp	x0, 418000 <ferror@plt+0x168a0>
  4029a0:	add	x0, x0, #0x230
  4029a4:	ldr	w0, [x0]
  4029a8:	orr	w1, w0, #0x2
  4029ac:	adrp	x0, 418000 <ferror@plt+0x168a0>
  4029b0:	add	x0, x0, #0x230
  4029b4:	str	w1, [x0]
  4029b8:	b	402a90 <ferror@plt+0x1330>
  4029bc:	adrp	x0, 418000 <ferror@plt+0x168a0>
  4029c0:	add	x0, x0, #0x230
  4029c4:	ldr	w0, [x0]
  4029c8:	orr	w1, w0, #0x10
  4029cc:	adrp	x0, 418000 <ferror@plt+0x168a0>
  4029d0:	add	x0, x0, #0x230
  4029d4:	str	w1, [x0]
  4029d8:	b	402a90 <ferror@plt+0x1330>
  4029dc:	adrp	x0, 418000 <ferror@plt+0x168a0>
  4029e0:	add	x0, x0, #0x230
  4029e4:	ldr	w0, [x0]
  4029e8:	orr	w1, w0, #0x8
  4029ec:	adrp	x0, 418000 <ferror@plt+0x168a0>
  4029f0:	add	x0, x0, #0x230
  4029f4:	str	w1, [x0]
  4029f8:	b	402a90 <ferror@plt+0x1330>
  4029fc:	adrp	x0, 418000 <ferror@plt+0x168a0>
  402a00:	add	x0, x0, #0x230
  402a04:	ldr	w0, [x0]
  402a08:	orr	w1, w0, #0x20
  402a0c:	adrp	x0, 418000 <ferror@plt+0x168a0>
  402a10:	add	x0, x0, #0x230
  402a14:	str	w1, [x0]
  402a18:	b	402a90 <ferror@plt+0x1330>
  402a1c:	bl	402734 <ferror@plt+0xfd4>
  402a20:	adrp	x0, 406000 <ferror@plt+0x48a0>
  402a24:	add	x0, x0, #0x210
  402a28:	bl	401720 <gettext@plt>
  402a2c:	mov	x3, x0
  402a30:	adrp	x0, 418000 <ferror@plt+0x168a0>
  402a34:	add	x0, x0, #0x220
  402a38:	ldr	x1, [x0]
  402a3c:	adrp	x0, 406000 <ferror@plt+0x48a0>
  402a40:	add	x2, x0, #0x220
  402a44:	mov	x0, x3
  402a48:	bl	4016c0 <printf@plt>
  402a4c:	mov	w0, #0x0                   	// #0
  402a50:	bl	401410 <exit@plt>
  402a54:	adrp	x0, 418000 <ferror@plt+0x168a0>
  402a58:	add	x0, x0, #0x208
  402a5c:	ldr	x19, [x0]
  402a60:	adrp	x0, 406000 <ferror@plt+0x48a0>
  402a64:	add	x0, x0, #0x238
  402a68:	bl	401720 <gettext@plt>
  402a6c:	mov	x1, x0
  402a70:	adrp	x0, 418000 <ferror@plt+0x168a0>
  402a74:	add	x0, x0, #0x220
  402a78:	ldr	x0, [x0]
  402a7c:	mov	x2, x0
  402a80:	mov	x0, x19
  402a84:	bl	401730 <fprintf@plt>
  402a88:	mov	w0, #0x1                   	// #1
  402a8c:	bl	401410 <exit@plt>
  402a90:	mov	x4, #0x0                   	// #0
  402a94:	adrp	x0, 406000 <ferror@plt+0x48a0>
  402a98:	add	x3, x0, #0xc8
  402a9c:	adrp	x0, 406000 <ferror@plt+0x48a0>
  402aa0:	add	x2, x0, #0x260
  402aa4:	ldr	x1, [sp, #32]
  402aa8:	ldr	w0, [sp, #44]
  402aac:	bl	4015b0 <getopt_long@plt>
  402ab0:	str	w0, [sp, #196]
  402ab4:	ldr	w0, [sp, #196]
  402ab8:	cmn	w0, #0x1
  402abc:	b.ne	4028ac <ferror@plt+0x114c>  // b.any
  402ac0:	adrp	x0, 418000 <ferror@plt+0x168a0>
  402ac4:	add	x0, x0, #0x210
  402ac8:	ldr	w0, [x0]
  402acc:	ldr	w1, [sp, #44]
  402ad0:	cmp	w1, w0
  402ad4:	b.ne	402b24 <ferror@plt+0x13c4>  // b.any
  402ad8:	adrp	x0, 406000 <ferror@plt+0x48a0>
  402adc:	add	x0, x0, #0x270
  402ae0:	bl	401720 <gettext@plt>
  402ae4:	bl	401690 <warnx@plt>
  402ae8:	adrp	x0, 418000 <ferror@plt+0x168a0>
  402aec:	add	x0, x0, #0x208
  402af0:	ldr	x19, [x0]
  402af4:	adrp	x0, 406000 <ferror@plt+0x48a0>
  402af8:	add	x0, x0, #0x238
  402afc:	bl	401720 <gettext@plt>
  402b00:	mov	x1, x0
  402b04:	adrp	x0, 418000 <ferror@plt+0x168a0>
  402b08:	add	x0, x0, #0x220
  402b0c:	ldr	x0, [x0]
  402b10:	mov	x2, x0
  402b14:	mov	x0, x19
  402b18:	bl	401730 <fprintf@plt>
  402b1c:	mov	w0, #0x1                   	// #1
  402b20:	bl	401410 <exit@plt>
  402b24:	bl	405910 <ferror@plt+0x41b0>
  402b28:	mov	x1, x0
  402b2c:	adrp	x0, 418000 <ferror@plt+0x168a0>
  402b30:	add	x0, x0, #0x240
  402b34:	str	x1, [x0]
  402b38:	adrp	x0, 418000 <ferror@plt+0x168a0>
  402b3c:	add	x0, x0, #0x240
  402b40:	ldr	x0, [x0]
  402b44:	cmp	x0, #0x0
  402b48:	b.ne	402b64 <ferror@plt+0x1404>  // b.any
  402b4c:	adrp	x0, 406000 <ferror@plt+0x48a0>
  402b50:	add	x0, x0, #0x290
  402b54:	bl	401720 <gettext@plt>
  402b58:	mov	x1, x0
  402b5c:	mov	w0, #0x1                   	// #1
  402b60:	bl	401740 <err@plt>
  402b64:	bl	405910 <ferror@plt+0x41b0>
  402b68:	mov	x1, x0
  402b6c:	adrp	x0, 418000 <ferror@plt+0x168a0>
  402b70:	add	x0, x0, #0x238
  402b74:	str	x1, [x0]
  402b78:	adrp	x0, 418000 <ferror@plt+0x168a0>
  402b7c:	add	x0, x0, #0x238
  402b80:	ldr	x0, [x0]
  402b84:	cmp	x0, #0x0
  402b88:	b.ne	402ca8 <ferror@plt+0x1548>  // b.any
  402b8c:	adrp	x0, 406000 <ferror@plt+0x48a0>
  402b90:	add	x0, x0, #0x2b0
  402b94:	bl	401720 <gettext@plt>
  402b98:	mov	x1, x0
  402b9c:	mov	w0, #0x1                   	// #1
  402ba0:	bl	401740 <err@plt>
  402ba4:	adrp	x0, 418000 <ferror@plt+0x168a0>
  402ba8:	add	x0, x0, #0x210
  402bac:	ldr	w0, [x0]
  402bb0:	sxtw	x0, w0
  402bb4:	lsl	x0, x0, #3
  402bb8:	ldr	x1, [sp, #32]
  402bbc:	add	x0, x1, x0
  402bc0:	ldr	x0, [x0]
  402bc4:	str	x0, [sp, #184]
  402bc8:	str	xzr, [sp, #176]
  402bcc:	add	x0, sp, #0x30
  402bd0:	mov	x1, x0
  402bd4:	ldr	x0, [sp, #184]
  402bd8:	bl	405cc8 <ferror@plt+0x4568>
  402bdc:	cmp	w0, #0x0
  402be0:	b.eq	402bec <ferror@plt+0x148c>  // b.none
  402be4:	mov	w0, #0x1                   	// #1
  402be8:	str	w0, [sp, #204]
  402bec:	mov	x3, #0x0                   	// #0
  402bf0:	mov	w2, #0x0                   	// #0
  402bf4:	ldr	x1, [sp, #184]
  402bf8:	mov	x0, #0x0                   	// #0
  402bfc:	bl	4020a4 <ferror@plt+0x944>
  402c00:	str	x0, [sp, #176]
  402c04:	ldr	x0, [sp, #176]
  402c08:	cmp	x0, #0x0
  402c0c:	b.eq	402c8c <ferror@plt+0x152c>  // b.none
  402c10:	str	wzr, [sp, #200]
  402c14:	adrp	x0, 418000 <ferror@plt+0x168a0>
  402c18:	add	x0, x0, #0x230
  402c1c:	ldr	w0, [x0]
  402c20:	and	w0, w0, #0x2
  402c24:	cmp	w0, #0x0
  402c28:	b.ne	402c38 <ferror@plt+0x14d8>  // b.any
  402c2c:	ldr	x0, [sp, #176]
  402c30:	bl	402274 <ferror@plt+0xb14>
  402c34:	str	w0, [sp, #200]
  402c38:	ldr	x1, [sp, #184]
  402c3c:	ldr	x0, [sp, #176]
  402c40:	bl	402378 <ferror@plt+0xc18>
  402c44:	cmp	w0, #0x0
  402c48:	b.eq	402c58 <ferror@plt+0x14f8>  // b.none
  402c4c:	mov	w0, #0x1                   	// #1
  402c50:	str	w0, [sp, #204]
  402c54:	b	402c8c <ferror@plt+0x152c>
  402c58:	ldr	x0, [sp, #176]
  402c5c:	bl	401bbc <ferror@plt+0x45c>
  402c60:	ldr	w0, [sp, #200]
  402c64:	cmn	w0, #0x1
  402c68:	b.ne	402c8c <ferror@plt+0x152c>  // b.any
  402c6c:	mov	w0, #0x1                   	// #1
  402c70:	str	w0, [sp, #204]
  402c74:	adrp	x0, 406000 <ferror@plt+0x48a0>
  402c78:	add	x0, x0, #0x2d0
  402c7c:	bl	401720 <gettext@plt>
  402c80:	ldr	x1, [sp, #184]
  402c84:	bl	401690 <warnx@plt>
  402c88:	nop
  402c8c:	adrp	x0, 418000 <ferror@plt+0x168a0>
  402c90:	add	x0, x0, #0x210
  402c94:	ldr	w0, [x0]
  402c98:	add	w1, w0, #0x1
  402c9c:	adrp	x0, 418000 <ferror@plt+0x168a0>
  402ca0:	add	x0, x0, #0x210
  402ca4:	str	w1, [x0]
  402ca8:	adrp	x0, 418000 <ferror@plt+0x168a0>
  402cac:	add	x0, x0, #0x210
  402cb0:	ldr	w0, [x0]
  402cb4:	ldr	w1, [sp, #44]
  402cb8:	cmp	w1, w0
  402cbc:	b.gt	402ba4 <ferror@plt+0x1444>
  402cc0:	adrp	x0, 418000 <ferror@plt+0x168a0>
  402cc4:	add	x0, x0, #0x240
  402cc8:	ldr	x0, [x0]
  402ccc:	bl	40592c <ferror@plt+0x41cc>
  402cd0:	adrp	x0, 418000 <ferror@plt+0x168a0>
  402cd4:	add	x0, x0, #0x238
  402cd8:	ldr	x0, [x0]
  402cdc:	bl	40592c <ferror@plt+0x41cc>
  402ce0:	ldr	w0, [sp, #204]
  402ce4:	ldr	x19, [sp, #16]
  402ce8:	ldp	x29, x30, [sp], #208
  402cec:	ret
  402cf0:	sub	sp, sp, #0x10
  402cf4:	str	w0, [sp, #12]
  402cf8:	adrp	x0, 418000 <ferror@plt+0x168a0>
  402cfc:	add	x0, x0, #0x1f0
  402d00:	ldr	w1, [sp, #12]
  402d04:	str	w1, [x0]
  402d08:	nop
  402d0c:	add	sp, sp, #0x10
  402d10:	ret
  402d14:	sub	sp, sp, #0x10
  402d18:	str	x0, [sp, #8]
  402d1c:	str	w1, [sp, #4]
  402d20:	str	w2, [sp]
  402d24:	b	402d74 <ferror@plt+0x1614>
  402d28:	ldr	x0, [sp, #8]
  402d2c:	ldr	x1, [x0]
  402d30:	ldrsw	x0, [sp, #4]
  402d34:	mov	x2, #0x0                   	// #0
  402d38:	umulh	x0, x1, x0
  402d3c:	cmp	x0, #0x0
  402d40:	b.eq	402d48 <ferror@plt+0x15e8>  // b.none
  402d44:	mov	x2, #0x1                   	// #1
  402d48:	mov	x0, x2
  402d4c:	cmp	x0, #0x0
  402d50:	b.eq	402d5c <ferror@plt+0x15fc>  // b.none
  402d54:	mov	w0, #0xffffffde            	// #-34
  402d58:	b	402d8c <ferror@plt+0x162c>
  402d5c:	ldr	x0, [sp, #8]
  402d60:	ldr	x1, [x0]
  402d64:	ldrsw	x0, [sp, #4]
  402d68:	mul	x1, x1, x0
  402d6c:	ldr	x0, [sp, #8]
  402d70:	str	x1, [x0]
  402d74:	ldr	w0, [sp]
  402d78:	sub	w1, w0, #0x1
  402d7c:	str	w1, [sp]
  402d80:	cmp	w0, #0x0
  402d84:	b.ne	402d28 <ferror@plt+0x15c8>  // b.any
  402d88:	mov	w0, #0x0                   	// #0
  402d8c:	add	sp, sp, #0x10
  402d90:	ret
  402d94:	stp	x29, x30, [sp, #-192]!
  402d98:	mov	x29, sp
  402d9c:	str	x0, [sp, #40]
  402da0:	str	x1, [sp, #32]
  402da4:	str	x2, [sp, #24]
  402da8:	str	xzr, [sp, #176]
  402dac:	mov	w0, #0x400                 	// #1024
  402db0:	str	w0, [sp, #172]
  402db4:	str	wzr, [sp, #168]
  402db8:	str	wzr, [sp, #164]
  402dbc:	str	wzr, [sp, #160]
  402dc0:	ldr	x0, [sp, #32]
  402dc4:	str	xzr, [x0]
  402dc8:	ldr	x0, [sp, #40]
  402dcc:	cmp	x0, #0x0
  402dd0:	b.eq	402de4 <ferror@plt+0x1684>  // b.none
  402dd4:	ldr	x0, [sp, #40]
  402dd8:	ldrsb	w0, [x0]
  402ddc:	cmp	w0, #0x0
  402de0:	b.ne	402df0 <ferror@plt+0x1690>  // b.any
  402de4:	mov	w0, #0xffffffea            	// #-22
  402de8:	str	w0, [sp, #168]
  402dec:	b	4033d8 <ferror@plt+0x1c78>
  402df0:	ldr	x0, [sp, #40]
  402df4:	str	x0, [sp, #184]
  402df8:	b	402e08 <ferror@plt+0x16a8>
  402dfc:	ldr	x0, [sp, #184]
  402e00:	add	x0, x0, #0x1
  402e04:	str	x0, [sp, #184]
  402e08:	bl	4015f0 <__ctype_b_loc@plt>
  402e0c:	ldr	x1, [x0]
  402e10:	ldr	x0, [sp, #184]
  402e14:	ldrsb	w0, [x0]
  402e18:	and	w0, w0, #0xff
  402e1c:	and	x0, x0, #0xff
  402e20:	lsl	x0, x0, #1
  402e24:	add	x0, x1, x0
  402e28:	ldrh	w0, [x0]
  402e2c:	and	w0, w0, #0x2000
  402e30:	cmp	w0, #0x0
  402e34:	b.ne	402dfc <ferror@plt+0x169c>  // b.any
  402e38:	ldr	x0, [sp, #184]
  402e3c:	ldrsb	w0, [x0]
  402e40:	cmp	w0, #0x2d
  402e44:	b.ne	402e54 <ferror@plt+0x16f4>  // b.any
  402e48:	mov	w0, #0xffffffea            	// #-22
  402e4c:	str	w0, [sp, #168]
  402e50:	b	4033d8 <ferror@plt+0x1c78>
  402e54:	bl	4016e0 <__errno_location@plt>
  402e58:	str	wzr, [x0]
  402e5c:	str	xzr, [sp, #72]
  402e60:	add	x0, sp, #0x48
  402e64:	mov	w2, #0x0                   	// #0
  402e68:	mov	x1, x0
  402e6c:	ldr	x0, [sp, #40]
  402e70:	bl	401580 <strtoumax@plt>
  402e74:	str	x0, [sp, #64]
  402e78:	ldr	x0, [sp, #72]
  402e7c:	ldr	x1, [sp, #40]
  402e80:	cmp	x1, x0
  402e84:	b.eq	402eb0 <ferror@plt+0x1750>  // b.none
  402e88:	bl	4016e0 <__errno_location@plt>
  402e8c:	ldr	w0, [x0]
  402e90:	cmp	w0, #0x0
  402e94:	b.eq	402edc <ferror@plt+0x177c>  // b.none
  402e98:	ldr	x0, [sp, #64]
  402e9c:	cmn	x0, #0x1
  402ea0:	b.eq	402eb0 <ferror@plt+0x1750>  // b.none
  402ea4:	ldr	x0, [sp, #64]
  402ea8:	cmp	x0, #0x0
  402eac:	b.ne	402edc <ferror@plt+0x177c>  // b.any
  402eb0:	bl	4016e0 <__errno_location@plt>
  402eb4:	ldr	w0, [x0]
  402eb8:	cmp	w0, #0x0
  402ebc:	b.eq	402ed0 <ferror@plt+0x1770>  // b.none
  402ec0:	bl	4016e0 <__errno_location@plt>
  402ec4:	ldr	w0, [x0]
  402ec8:	neg	w0, w0
  402ecc:	b	402ed4 <ferror@plt+0x1774>
  402ed0:	mov	w0, #0xffffffea            	// #-22
  402ed4:	str	w0, [sp, #168]
  402ed8:	b	4033d8 <ferror@plt+0x1c78>
  402edc:	ldr	x0, [sp, #72]
  402ee0:	cmp	x0, #0x0
  402ee4:	b.eq	4033c0 <ferror@plt+0x1c60>  // b.none
  402ee8:	ldr	x0, [sp, #72]
  402eec:	ldrsb	w0, [x0]
  402ef0:	cmp	w0, #0x0
  402ef4:	b.eq	4033c0 <ferror@plt+0x1c60>  // b.none
  402ef8:	ldr	x0, [sp, #72]
  402efc:	str	x0, [sp, #184]
  402f00:	ldr	x0, [sp, #184]
  402f04:	add	x0, x0, #0x1
  402f08:	ldrsb	w0, [x0]
  402f0c:	cmp	w0, #0x69
  402f10:	b.ne	402f5c <ferror@plt+0x17fc>  // b.any
  402f14:	ldr	x0, [sp, #184]
  402f18:	add	x0, x0, #0x2
  402f1c:	ldrsb	w0, [x0]
  402f20:	cmp	w0, #0x42
  402f24:	b.eq	402f3c <ferror@plt+0x17dc>  // b.none
  402f28:	ldr	x0, [sp, #184]
  402f2c:	add	x0, x0, #0x2
  402f30:	ldrsb	w0, [x0]
  402f34:	cmp	w0, #0x62
  402f38:	b.ne	402f5c <ferror@plt+0x17fc>  // b.any
  402f3c:	ldr	x0, [sp, #184]
  402f40:	add	x0, x0, #0x3
  402f44:	ldrsb	w0, [x0]
  402f48:	cmp	w0, #0x0
  402f4c:	b.ne	402f5c <ferror@plt+0x17fc>  // b.any
  402f50:	mov	w0, #0x400                 	// #1024
  402f54:	str	w0, [sp, #172]
  402f58:	b	403194 <ferror@plt+0x1a34>
  402f5c:	ldr	x0, [sp, #184]
  402f60:	add	x0, x0, #0x1
  402f64:	ldrsb	w0, [x0]
  402f68:	cmp	w0, #0x42
  402f6c:	b.eq	402f84 <ferror@plt+0x1824>  // b.none
  402f70:	ldr	x0, [sp, #184]
  402f74:	add	x0, x0, #0x1
  402f78:	ldrsb	w0, [x0]
  402f7c:	cmp	w0, #0x62
  402f80:	b.ne	402fa4 <ferror@plt+0x1844>  // b.any
  402f84:	ldr	x0, [sp, #184]
  402f88:	add	x0, x0, #0x2
  402f8c:	ldrsb	w0, [x0]
  402f90:	cmp	w0, #0x0
  402f94:	b.ne	402fa4 <ferror@plt+0x1844>  // b.any
  402f98:	mov	w0, #0x3e8                 	// #1000
  402f9c:	str	w0, [sp, #172]
  402fa0:	b	403194 <ferror@plt+0x1a34>
  402fa4:	ldr	x0, [sp, #184]
  402fa8:	add	x0, x0, #0x1
  402fac:	ldrsb	w0, [x0]
  402fb0:	cmp	w0, #0x0
  402fb4:	b.eq	403194 <ferror@plt+0x1a34>  // b.none
  402fb8:	bl	4014a0 <localeconv@plt>
  402fbc:	str	x0, [sp, #128]
  402fc0:	ldr	x0, [sp, #128]
  402fc4:	cmp	x0, #0x0
  402fc8:	b.eq	402fd8 <ferror@plt+0x1878>  // b.none
  402fcc:	ldr	x0, [sp, #128]
  402fd0:	ldr	x0, [x0]
  402fd4:	b	402fdc <ferror@plt+0x187c>
  402fd8:	mov	x0, #0x0                   	// #0
  402fdc:	str	x0, [sp, #120]
  402fe0:	ldr	x0, [sp, #120]
  402fe4:	cmp	x0, #0x0
  402fe8:	b.eq	402ff8 <ferror@plt+0x1898>  // b.none
  402fec:	ldr	x0, [sp, #120]
  402ff0:	bl	4013e0 <strlen@plt>
  402ff4:	b	402ffc <ferror@plt+0x189c>
  402ff8:	mov	x0, #0x0                   	// #0
  402ffc:	str	x0, [sp, #112]
  403000:	ldr	x0, [sp, #176]
  403004:	cmp	x0, #0x0
  403008:	b.ne	403188 <ferror@plt+0x1a28>  // b.any
  40300c:	ldr	x0, [sp, #184]
  403010:	ldrsb	w0, [x0]
  403014:	cmp	w0, #0x0
  403018:	b.eq	403188 <ferror@plt+0x1a28>  // b.none
  40301c:	ldr	x0, [sp, #120]
  403020:	cmp	x0, #0x0
  403024:	b.eq	403188 <ferror@plt+0x1a28>  // b.none
  403028:	ldr	x2, [sp, #112]
  40302c:	ldr	x1, [sp, #184]
  403030:	ldr	x0, [sp, #120]
  403034:	bl	4014e0 <strncmp@plt>
  403038:	cmp	w0, #0x0
  40303c:	b.ne	403188 <ferror@plt+0x1a28>  // b.any
  403040:	ldr	x1, [sp, #184]
  403044:	ldr	x0, [sp, #112]
  403048:	add	x0, x1, x0
  40304c:	str	x0, [sp, #104]
  403050:	ldr	x0, [sp, #104]
  403054:	str	x0, [sp, #184]
  403058:	b	403074 <ferror@plt+0x1914>
  40305c:	ldr	w0, [sp, #160]
  403060:	add	w0, w0, #0x1
  403064:	str	w0, [sp, #160]
  403068:	ldr	x0, [sp, #184]
  40306c:	add	x0, x0, #0x1
  403070:	str	x0, [sp, #184]
  403074:	ldr	x0, [sp, #184]
  403078:	ldrsb	w0, [x0]
  40307c:	cmp	w0, #0x30
  403080:	b.eq	40305c <ferror@plt+0x18fc>  // b.none
  403084:	ldr	x0, [sp, #184]
  403088:	str	x0, [sp, #104]
  40308c:	bl	4015f0 <__ctype_b_loc@plt>
  403090:	ldr	x1, [x0]
  403094:	ldr	x0, [sp, #104]
  403098:	ldrsb	w0, [x0]
  40309c:	sxtb	x0, w0
  4030a0:	lsl	x0, x0, #1
  4030a4:	add	x0, x1, x0
  4030a8:	ldrh	w0, [x0]
  4030ac:	and	w0, w0, #0x800
  4030b0:	cmp	w0, #0x0
  4030b4:	b.eq	403140 <ferror@plt+0x19e0>  // b.none
  4030b8:	bl	4016e0 <__errno_location@plt>
  4030bc:	str	wzr, [x0]
  4030c0:	str	xzr, [sp, #72]
  4030c4:	add	x0, sp, #0x48
  4030c8:	mov	w2, #0x0                   	// #0
  4030cc:	mov	x1, x0
  4030d0:	ldr	x0, [sp, #104]
  4030d4:	bl	401580 <strtoumax@plt>
  4030d8:	str	x0, [sp, #176]
  4030dc:	ldr	x0, [sp, #72]
  4030e0:	ldr	x1, [sp, #104]
  4030e4:	cmp	x1, x0
  4030e8:	b.eq	403114 <ferror@plt+0x19b4>  // b.none
  4030ec:	bl	4016e0 <__errno_location@plt>
  4030f0:	ldr	w0, [x0]
  4030f4:	cmp	w0, #0x0
  4030f8:	b.eq	403148 <ferror@plt+0x19e8>  // b.none
  4030fc:	ldr	x0, [sp, #176]
  403100:	cmn	x0, #0x1
  403104:	b.eq	403114 <ferror@plt+0x19b4>  // b.none
  403108:	ldr	x0, [sp, #176]
  40310c:	cmp	x0, #0x0
  403110:	b.ne	403148 <ferror@plt+0x19e8>  // b.any
  403114:	bl	4016e0 <__errno_location@plt>
  403118:	ldr	w0, [x0]
  40311c:	cmp	w0, #0x0
  403120:	b.eq	403134 <ferror@plt+0x19d4>  // b.none
  403124:	bl	4016e0 <__errno_location@plt>
  403128:	ldr	w0, [x0]
  40312c:	neg	w0, w0
  403130:	b	403138 <ferror@plt+0x19d8>
  403134:	mov	w0, #0xffffffea            	// #-22
  403138:	str	w0, [sp, #168]
  40313c:	b	4033d8 <ferror@plt+0x1c78>
  403140:	ldr	x0, [sp, #184]
  403144:	str	x0, [sp, #72]
  403148:	ldr	x0, [sp, #176]
  40314c:	cmp	x0, #0x0
  403150:	b.eq	40317c <ferror@plt+0x1a1c>  // b.none
  403154:	ldr	x0, [sp, #72]
  403158:	cmp	x0, #0x0
  40315c:	b.eq	403170 <ferror@plt+0x1a10>  // b.none
  403160:	ldr	x0, [sp, #72]
  403164:	ldrsb	w0, [x0]
  403168:	cmp	w0, #0x0
  40316c:	b.ne	40317c <ferror@plt+0x1a1c>  // b.any
  403170:	mov	w0, #0xffffffea            	// #-22
  403174:	str	w0, [sp, #168]
  403178:	b	4033d8 <ferror@plt+0x1c78>
  40317c:	ldr	x0, [sp, #72]
  403180:	str	x0, [sp, #184]
  403184:	b	402f00 <ferror@plt+0x17a0>
  403188:	mov	w0, #0xffffffea            	// #-22
  40318c:	str	w0, [sp, #168]
  403190:	b	4033d8 <ferror@plt+0x1c78>
  403194:	adrp	x0, 418000 <ferror@plt+0x168a0>
  403198:	add	x0, x0, #0x1f8
  40319c:	ldr	x2, [x0]
  4031a0:	ldr	x0, [sp, #184]
  4031a4:	ldrsb	w0, [x0]
  4031a8:	mov	w1, w0
  4031ac:	mov	x0, x2
  4031b0:	bl	401650 <strchr@plt>
  4031b4:	str	x0, [sp, #96]
  4031b8:	ldr	x0, [sp, #96]
  4031bc:	cmp	x0, #0x0
  4031c0:	b.eq	4031e4 <ferror@plt+0x1a84>  // b.none
  4031c4:	adrp	x0, 418000 <ferror@plt+0x168a0>
  4031c8:	add	x0, x0, #0x1f8
  4031cc:	ldr	x0, [x0]
  4031d0:	ldr	x1, [sp, #96]
  4031d4:	sub	x0, x1, x0
  4031d8:	add	w0, w0, #0x1
  4031dc:	str	w0, [sp, #164]
  4031e0:	b	403240 <ferror@plt+0x1ae0>
  4031e4:	adrp	x0, 418000 <ferror@plt+0x168a0>
  4031e8:	add	x0, x0, #0x200
  4031ec:	ldr	x2, [x0]
  4031f0:	ldr	x0, [sp, #184]
  4031f4:	ldrsb	w0, [x0]
  4031f8:	mov	w1, w0
  4031fc:	mov	x0, x2
  403200:	bl	401650 <strchr@plt>
  403204:	str	x0, [sp, #96]
  403208:	ldr	x0, [sp, #96]
  40320c:	cmp	x0, #0x0
  403210:	b.eq	403234 <ferror@plt+0x1ad4>  // b.none
  403214:	adrp	x0, 418000 <ferror@plt+0x168a0>
  403218:	add	x0, x0, #0x200
  40321c:	ldr	x0, [x0]
  403220:	ldr	x1, [sp, #96]
  403224:	sub	x0, x1, x0
  403228:	add	w0, w0, #0x1
  40322c:	str	w0, [sp, #164]
  403230:	b	403240 <ferror@plt+0x1ae0>
  403234:	mov	w0, #0xffffffea            	// #-22
  403238:	str	w0, [sp, #168]
  40323c:	b	4033d8 <ferror@plt+0x1c78>
  403240:	add	x0, sp, #0x40
  403244:	ldr	w2, [sp, #164]
  403248:	ldr	w1, [sp, #172]
  40324c:	bl	402d14 <ferror@plt+0x15b4>
  403250:	str	w0, [sp, #168]
  403254:	ldr	x0, [sp, #24]
  403258:	cmp	x0, #0x0
  40325c:	b.eq	40326c <ferror@plt+0x1b0c>  // b.none
  403260:	ldr	x0, [sp, #24]
  403264:	ldr	w1, [sp, #164]
  403268:	str	w1, [x0]
  40326c:	ldr	x0, [sp, #176]
  403270:	cmp	x0, #0x0
  403274:	b.eq	4033c8 <ferror@plt+0x1c68>  // b.none
  403278:	ldr	w0, [sp, #164]
  40327c:	cmp	w0, #0x0
  403280:	b.eq	4033c8 <ferror@plt+0x1c68>  // b.none
  403284:	mov	x0, #0xa                   	// #10
  403288:	str	x0, [sp, #144]
  40328c:	mov	x0, #0x1                   	// #1
  403290:	str	x0, [sp, #136]
  403294:	mov	x0, #0x1                   	// #1
  403298:	str	x0, [sp, #56]
  40329c:	add	x0, sp, #0x38
  4032a0:	ldr	w2, [sp, #164]
  4032a4:	ldr	w1, [sp, #172]
  4032a8:	bl	402d14 <ferror@plt+0x15b4>
  4032ac:	b	4032c8 <ferror@plt+0x1b68>
  4032b0:	ldr	x1, [sp, #144]
  4032b4:	mov	x0, x1
  4032b8:	lsl	x0, x0, #2
  4032bc:	add	x0, x0, x1
  4032c0:	lsl	x0, x0, #1
  4032c4:	str	x0, [sp, #144]
  4032c8:	ldr	x1, [sp, #144]
  4032cc:	ldr	x0, [sp, #176]
  4032d0:	cmp	x1, x0
  4032d4:	b.cc	4032b0 <ferror@plt+0x1b50>  // b.lo, b.ul, b.last
  4032d8:	str	wzr, [sp, #156]
  4032dc:	b	403304 <ferror@plt+0x1ba4>
  4032e0:	ldr	x1, [sp, #144]
  4032e4:	mov	x0, x1
  4032e8:	lsl	x0, x0, #2
  4032ec:	add	x0, x0, x1
  4032f0:	lsl	x0, x0, #1
  4032f4:	str	x0, [sp, #144]
  4032f8:	ldr	w0, [sp, #156]
  4032fc:	add	w0, w0, #0x1
  403300:	str	w0, [sp, #156]
  403304:	ldr	w1, [sp, #156]
  403308:	ldr	w0, [sp, #160]
  40330c:	cmp	w1, w0
  403310:	b.lt	4032e0 <ferror@plt+0x1b80>  // b.tstop
  403314:	ldr	x2, [sp, #176]
  403318:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40331c:	movk	x0, #0xcccd
  403320:	umulh	x0, x2, x0
  403324:	lsr	x1, x0, #3
  403328:	mov	x0, x1
  40332c:	lsl	x0, x0, #2
  403330:	add	x0, x0, x1
  403334:	lsl	x0, x0, #1
  403338:	sub	x1, x2, x0
  40333c:	mov	w0, w1
  403340:	str	w0, [sp, #92]
  403344:	ldr	x1, [sp, #144]
  403348:	ldr	x0, [sp, #136]
  40334c:	udiv	x0, x1, x0
  403350:	str	x0, [sp, #80]
  403354:	ldr	x1, [sp, #176]
  403358:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40335c:	movk	x0, #0xcccd
  403360:	umulh	x0, x1, x0
  403364:	lsr	x0, x0, #3
  403368:	str	x0, [sp, #176]
  40336c:	ldr	x1, [sp, #136]
  403370:	mov	x0, x1
  403374:	lsl	x0, x0, #2
  403378:	add	x0, x0, x1
  40337c:	lsl	x0, x0, #1
  403380:	str	x0, [sp, #136]
  403384:	ldr	w0, [sp, #92]
  403388:	cmp	w0, #0x0
  40338c:	b.eq	4033b0 <ferror@plt+0x1c50>  // b.none
  403390:	ldr	x1, [sp, #56]
  403394:	ldr	w0, [sp, #92]
  403398:	ldr	x2, [sp, #80]
  40339c:	udiv	x0, x2, x0
  4033a0:	udiv	x1, x1, x0
  4033a4:	ldr	x0, [sp, #64]
  4033a8:	add	x0, x1, x0
  4033ac:	str	x0, [sp, #64]
  4033b0:	ldr	x0, [sp, #176]
  4033b4:	cmp	x0, #0x0
  4033b8:	b.ne	403314 <ferror@plt+0x1bb4>  // b.any
  4033bc:	b	4033cc <ferror@plt+0x1c6c>
  4033c0:	nop
  4033c4:	b	4033cc <ferror@plt+0x1c6c>
  4033c8:	nop
  4033cc:	ldr	x1, [sp, #64]
  4033d0:	ldr	x0, [sp, #32]
  4033d4:	str	x1, [x0]
  4033d8:	ldr	w0, [sp, #168]
  4033dc:	cmp	w0, #0x0
  4033e0:	b.ge	4033f8 <ferror@plt+0x1c98>  // b.tcont
  4033e4:	bl	4016e0 <__errno_location@plt>
  4033e8:	mov	x1, x0
  4033ec:	ldr	w0, [sp, #168]
  4033f0:	neg	w0, w0
  4033f4:	str	w0, [x1]
  4033f8:	ldr	w0, [sp, #168]
  4033fc:	ldp	x29, x30, [sp], #192
  403400:	ret
  403404:	stp	x29, x30, [sp, #-32]!
  403408:	mov	x29, sp
  40340c:	str	x0, [sp, #24]
  403410:	str	x1, [sp, #16]
  403414:	mov	x2, #0x0                   	// #0
  403418:	ldr	x1, [sp, #16]
  40341c:	ldr	x0, [sp, #24]
  403420:	bl	402d94 <ferror@plt+0x1634>
  403424:	ldp	x29, x30, [sp], #32
  403428:	ret
  40342c:	stp	x29, x30, [sp, #-48]!
  403430:	mov	x29, sp
  403434:	str	x0, [sp, #24]
  403438:	str	x1, [sp, #16]
  40343c:	ldr	x0, [sp, #24]
  403440:	str	x0, [sp, #40]
  403444:	b	403454 <ferror@plt+0x1cf4>
  403448:	ldr	x0, [sp, #40]
  40344c:	add	x0, x0, #0x1
  403450:	str	x0, [sp, #40]
  403454:	ldr	x0, [sp, #40]
  403458:	cmp	x0, #0x0
  40345c:	b.eq	4034a0 <ferror@plt+0x1d40>  // b.none
  403460:	ldr	x0, [sp, #40]
  403464:	ldrsb	w0, [x0]
  403468:	cmp	w0, #0x0
  40346c:	b.eq	4034a0 <ferror@plt+0x1d40>  // b.none
  403470:	bl	4015f0 <__ctype_b_loc@plt>
  403474:	ldr	x1, [x0]
  403478:	ldr	x0, [sp, #40]
  40347c:	ldrsb	w0, [x0]
  403480:	and	w0, w0, #0xff
  403484:	and	x0, x0, #0xff
  403488:	lsl	x0, x0, #1
  40348c:	add	x0, x1, x0
  403490:	ldrh	w0, [x0]
  403494:	and	w0, w0, #0x800
  403498:	cmp	w0, #0x0
  40349c:	b.ne	403448 <ferror@plt+0x1ce8>  // b.any
  4034a0:	ldr	x0, [sp, #16]
  4034a4:	cmp	x0, #0x0
  4034a8:	b.eq	4034b8 <ferror@plt+0x1d58>  // b.none
  4034ac:	ldr	x0, [sp, #16]
  4034b0:	ldr	x1, [sp, #40]
  4034b4:	str	x1, [x0]
  4034b8:	ldr	x0, [sp, #40]
  4034bc:	cmp	x0, #0x0
  4034c0:	b.eq	4034ec <ferror@plt+0x1d8c>  // b.none
  4034c4:	ldr	x1, [sp, #40]
  4034c8:	ldr	x0, [sp, #24]
  4034cc:	cmp	x1, x0
  4034d0:	b.ls	4034ec <ferror@plt+0x1d8c>  // b.plast
  4034d4:	ldr	x0, [sp, #40]
  4034d8:	ldrsb	w0, [x0]
  4034dc:	cmp	w0, #0x0
  4034e0:	b.ne	4034ec <ferror@plt+0x1d8c>  // b.any
  4034e4:	mov	w0, #0x1                   	// #1
  4034e8:	b	4034f0 <ferror@plt+0x1d90>
  4034ec:	mov	w0, #0x0                   	// #0
  4034f0:	ldp	x29, x30, [sp], #48
  4034f4:	ret
  4034f8:	stp	x29, x30, [sp, #-48]!
  4034fc:	mov	x29, sp
  403500:	str	x0, [sp, #24]
  403504:	str	x1, [sp, #16]
  403508:	ldr	x0, [sp, #24]
  40350c:	str	x0, [sp, #40]
  403510:	b	403520 <ferror@plt+0x1dc0>
  403514:	ldr	x0, [sp, #40]
  403518:	add	x0, x0, #0x1
  40351c:	str	x0, [sp, #40]
  403520:	ldr	x0, [sp, #40]
  403524:	cmp	x0, #0x0
  403528:	b.eq	40356c <ferror@plt+0x1e0c>  // b.none
  40352c:	ldr	x0, [sp, #40]
  403530:	ldrsb	w0, [x0]
  403534:	cmp	w0, #0x0
  403538:	b.eq	40356c <ferror@plt+0x1e0c>  // b.none
  40353c:	bl	4015f0 <__ctype_b_loc@plt>
  403540:	ldr	x1, [x0]
  403544:	ldr	x0, [sp, #40]
  403548:	ldrsb	w0, [x0]
  40354c:	and	w0, w0, #0xff
  403550:	and	x0, x0, #0xff
  403554:	lsl	x0, x0, #1
  403558:	add	x0, x1, x0
  40355c:	ldrh	w0, [x0]
  403560:	and	w0, w0, #0x1000
  403564:	cmp	w0, #0x0
  403568:	b.ne	403514 <ferror@plt+0x1db4>  // b.any
  40356c:	ldr	x0, [sp, #16]
  403570:	cmp	x0, #0x0
  403574:	b.eq	403584 <ferror@plt+0x1e24>  // b.none
  403578:	ldr	x0, [sp, #16]
  40357c:	ldr	x1, [sp, #40]
  403580:	str	x1, [x0]
  403584:	ldr	x0, [sp, #40]
  403588:	cmp	x0, #0x0
  40358c:	b.eq	4035b8 <ferror@plt+0x1e58>  // b.none
  403590:	ldr	x1, [sp, #40]
  403594:	ldr	x0, [sp, #24]
  403598:	cmp	x1, x0
  40359c:	b.ls	4035b8 <ferror@plt+0x1e58>  // b.plast
  4035a0:	ldr	x0, [sp, #40]
  4035a4:	ldrsb	w0, [x0]
  4035a8:	cmp	w0, #0x0
  4035ac:	b.ne	4035b8 <ferror@plt+0x1e58>  // b.any
  4035b0:	mov	w0, #0x1                   	// #1
  4035b4:	b	4035bc <ferror@plt+0x1e5c>
  4035b8:	mov	w0, #0x0                   	// #0
  4035bc:	ldp	x29, x30, [sp], #48
  4035c0:	ret
  4035c4:	stp	x29, x30, [sp, #-256]!
  4035c8:	mov	x29, sp
  4035cc:	str	x0, [sp, #24]
  4035d0:	str	x1, [sp, #16]
  4035d4:	str	x2, [sp, #208]
  4035d8:	str	x3, [sp, #216]
  4035dc:	str	x4, [sp, #224]
  4035e0:	str	x5, [sp, #232]
  4035e4:	str	x6, [sp, #240]
  4035e8:	str	x7, [sp, #248]
  4035ec:	str	q0, [sp, #80]
  4035f0:	str	q1, [sp, #96]
  4035f4:	str	q2, [sp, #112]
  4035f8:	str	q3, [sp, #128]
  4035fc:	str	q4, [sp, #144]
  403600:	str	q5, [sp, #160]
  403604:	str	q6, [sp, #176]
  403608:	str	q7, [sp, #192]
  40360c:	add	x0, sp, #0x100
  403610:	str	x0, [sp, #32]
  403614:	add	x0, sp, #0x100
  403618:	str	x0, [sp, #40]
  40361c:	add	x0, sp, #0xd0
  403620:	str	x0, [sp, #48]
  403624:	mov	w0, #0xffffffd0            	// #-48
  403628:	str	w0, [sp, #56]
  40362c:	mov	w0, #0xffffff80            	// #-128
  403630:	str	w0, [sp, #60]
  403634:	ldr	w1, [sp, #56]
  403638:	ldr	x0, [sp, #32]
  40363c:	cmp	w1, #0x0
  403640:	b.lt	403654 <ferror@plt+0x1ef4>  // b.tstop
  403644:	add	x1, x0, #0xf
  403648:	and	x1, x1, #0xfffffffffffffff8
  40364c:	str	x1, [sp, #32]
  403650:	b	403684 <ferror@plt+0x1f24>
  403654:	add	w2, w1, #0x8
  403658:	str	w2, [sp, #56]
  40365c:	ldr	w2, [sp, #56]
  403660:	cmp	w2, #0x0
  403664:	b.le	403678 <ferror@plt+0x1f18>
  403668:	add	x1, x0, #0xf
  40366c:	and	x1, x1, #0xfffffffffffffff8
  403670:	str	x1, [sp, #32]
  403674:	b	403684 <ferror@plt+0x1f24>
  403678:	ldr	x2, [sp, #40]
  40367c:	sxtw	x0, w1
  403680:	add	x0, x2, x0
  403684:	ldr	x0, [x0]
  403688:	str	x0, [sp, #72]
  40368c:	ldr	x0, [sp, #72]
  403690:	cmp	x0, #0x0
  403694:	b.eq	403734 <ferror@plt+0x1fd4>  // b.none
  403698:	ldr	w1, [sp, #56]
  40369c:	ldr	x0, [sp, #32]
  4036a0:	cmp	w1, #0x0
  4036a4:	b.lt	4036b8 <ferror@plt+0x1f58>  // b.tstop
  4036a8:	add	x1, x0, #0xf
  4036ac:	and	x1, x1, #0xfffffffffffffff8
  4036b0:	str	x1, [sp, #32]
  4036b4:	b	4036e8 <ferror@plt+0x1f88>
  4036b8:	add	w2, w1, #0x8
  4036bc:	str	w2, [sp, #56]
  4036c0:	ldr	w2, [sp, #56]
  4036c4:	cmp	w2, #0x0
  4036c8:	b.le	4036dc <ferror@plt+0x1f7c>
  4036cc:	add	x1, x0, #0xf
  4036d0:	and	x1, x1, #0xfffffffffffffff8
  4036d4:	str	x1, [sp, #32]
  4036d8:	b	4036e8 <ferror@plt+0x1f88>
  4036dc:	ldr	x2, [sp, #40]
  4036e0:	sxtw	x0, w1
  4036e4:	add	x0, x2, x0
  4036e8:	ldr	x0, [x0]
  4036ec:	str	x0, [sp, #64]
  4036f0:	ldr	x0, [sp, #64]
  4036f4:	cmp	x0, #0x0
  4036f8:	b.eq	40373c <ferror@plt+0x1fdc>  // b.none
  4036fc:	ldr	x1, [sp, #72]
  403700:	ldr	x0, [sp, #24]
  403704:	bl	4015c0 <strcmp@plt>
  403708:	cmp	w0, #0x0
  40370c:	b.ne	403718 <ferror@plt+0x1fb8>  // b.any
  403710:	mov	w0, #0x1                   	// #1
  403714:	b	403764 <ferror@plt+0x2004>
  403718:	ldr	x1, [sp, #64]
  40371c:	ldr	x0, [sp, #24]
  403720:	bl	4015c0 <strcmp@plt>
  403724:	cmp	w0, #0x0
  403728:	b.ne	403634 <ferror@plt+0x1ed4>  // b.any
  40372c:	mov	w0, #0x0                   	// #0
  403730:	b	403764 <ferror@plt+0x2004>
  403734:	nop
  403738:	b	403740 <ferror@plt+0x1fe0>
  40373c:	nop
  403740:	adrp	x0, 418000 <ferror@plt+0x168a0>
  403744:	add	x0, x0, #0x1f0
  403748:	ldr	w4, [x0]
  40374c:	ldr	x3, [sp, #24]
  403750:	ldr	x2, [sp, #16]
  403754:	adrp	x0, 406000 <ferror@plt+0x48a0>
  403758:	add	x1, x0, #0x2f8
  40375c:	mov	w0, w4
  403760:	bl	4016a0 <errx@plt>
  403764:	ldp	x29, x30, [sp], #256
  403768:	ret
  40376c:	sub	sp, sp, #0x20
  403770:	str	x0, [sp, #24]
  403774:	str	x1, [sp, #16]
  403778:	str	w2, [sp, #12]
  40377c:	b	4037ac <ferror@plt+0x204c>
  403780:	ldr	x0, [sp, #24]
  403784:	ldrsb	w1, [x0]
  403788:	ldr	w0, [sp, #12]
  40378c:	sxtb	w0, w0
  403790:	cmp	w1, w0
  403794:	b.ne	4037a0 <ferror@plt+0x2040>  // b.any
  403798:	ldr	x0, [sp, #24]
  40379c:	b	4037d4 <ferror@plt+0x2074>
  4037a0:	ldr	x0, [sp, #24]
  4037a4:	add	x0, x0, #0x1
  4037a8:	str	x0, [sp, #24]
  4037ac:	ldr	x0, [sp, #16]
  4037b0:	sub	x1, x0, #0x1
  4037b4:	str	x1, [sp, #16]
  4037b8:	cmp	x0, #0x0
  4037bc:	b.eq	4037d0 <ferror@plt+0x2070>  // b.none
  4037c0:	ldr	x0, [sp, #24]
  4037c4:	ldrsb	w0, [x0]
  4037c8:	cmp	w0, #0x0
  4037cc:	b.ne	403780 <ferror@plt+0x2020>  // b.any
  4037d0:	mov	x0, #0x0                   	// #0
  4037d4:	add	sp, sp, #0x20
  4037d8:	ret
  4037dc:	stp	x29, x30, [sp, #-48]!
  4037e0:	mov	x29, sp
  4037e4:	str	x0, [sp, #24]
  4037e8:	str	x1, [sp, #16]
  4037ec:	ldr	x1, [sp, #16]
  4037f0:	ldr	x0, [sp, #24]
  4037f4:	bl	403930 <ferror@plt+0x21d0>
  4037f8:	str	w0, [sp, #44]
  4037fc:	ldr	w0, [sp, #44]
  403800:	cmn	w0, #0x8, lsl #12
  403804:	b.lt	403818 <ferror@plt+0x20b8>  // b.tstop
  403808:	ldr	w1, [sp, #44]
  40380c:	mov	w0, #0x7fff                	// #32767
  403810:	cmp	w1, w0
  403814:	b.le	40384c <ferror@plt+0x20ec>
  403818:	bl	4016e0 <__errno_location@plt>
  40381c:	mov	x1, x0
  403820:	mov	w0, #0x22                  	// #34
  403824:	str	w0, [x1]
  403828:	adrp	x0, 418000 <ferror@plt+0x168a0>
  40382c:	add	x0, x0, #0x1f0
  403830:	ldr	w4, [x0]
  403834:	ldr	x3, [sp, #24]
  403838:	ldr	x2, [sp, #16]
  40383c:	adrp	x0, 406000 <ferror@plt+0x48a0>
  403840:	add	x1, x0, #0x2f8
  403844:	mov	w0, w4
  403848:	bl	401740 <err@plt>
  40384c:	ldr	w0, [sp, #44]
  403850:	sxth	w0, w0
  403854:	ldp	x29, x30, [sp], #48
  403858:	ret
  40385c:	stp	x29, x30, [sp, #-64]!
  403860:	mov	x29, sp
  403864:	str	x0, [sp, #40]
  403868:	str	x1, [sp, #32]
  40386c:	str	w2, [sp, #28]
  403870:	ldr	w2, [sp, #28]
  403874:	ldr	x1, [sp, #32]
  403878:	ldr	x0, [sp, #40]
  40387c:	bl	4039b0 <ferror@plt+0x2250>
  403880:	str	w0, [sp, #60]
  403884:	ldr	w1, [sp, #60]
  403888:	mov	w0, #0xffff                	// #65535
  40388c:	cmp	w1, w0
  403890:	b.ls	4038c8 <ferror@plt+0x2168>  // b.plast
  403894:	bl	4016e0 <__errno_location@plt>
  403898:	mov	x1, x0
  40389c:	mov	w0, #0x22                  	// #34
  4038a0:	str	w0, [x1]
  4038a4:	adrp	x0, 418000 <ferror@plt+0x168a0>
  4038a8:	add	x0, x0, #0x1f0
  4038ac:	ldr	w4, [x0]
  4038b0:	ldr	x3, [sp, #40]
  4038b4:	ldr	x2, [sp, #32]
  4038b8:	adrp	x0, 406000 <ferror@plt+0x48a0>
  4038bc:	add	x1, x0, #0x2f8
  4038c0:	mov	w0, w4
  4038c4:	bl	401740 <err@plt>
  4038c8:	ldr	w0, [sp, #60]
  4038cc:	and	w0, w0, #0xffff
  4038d0:	ldp	x29, x30, [sp], #64
  4038d4:	ret
  4038d8:	stp	x29, x30, [sp, #-32]!
  4038dc:	mov	x29, sp
  4038e0:	str	x0, [sp, #24]
  4038e4:	str	x1, [sp, #16]
  4038e8:	mov	w2, #0xa                   	// #10
  4038ec:	ldr	x1, [sp, #16]
  4038f0:	ldr	x0, [sp, #24]
  4038f4:	bl	40385c <ferror@plt+0x20fc>
  4038f8:	and	w0, w0, #0xffff
  4038fc:	ldp	x29, x30, [sp], #32
  403900:	ret
  403904:	stp	x29, x30, [sp, #-32]!
  403908:	mov	x29, sp
  40390c:	str	x0, [sp, #24]
  403910:	str	x1, [sp, #16]
  403914:	mov	w2, #0x10                  	// #16
  403918:	ldr	x1, [sp, #16]
  40391c:	ldr	x0, [sp, #24]
  403920:	bl	40385c <ferror@plt+0x20fc>
  403924:	and	w0, w0, #0xffff
  403928:	ldp	x29, x30, [sp], #32
  40392c:	ret
  403930:	stp	x29, x30, [sp, #-48]!
  403934:	mov	x29, sp
  403938:	str	x0, [sp, #24]
  40393c:	str	x1, [sp, #16]
  403940:	ldr	x1, [sp, #16]
  403944:	ldr	x0, [sp, #24]
  403948:	bl	403a78 <ferror@plt+0x2318>
  40394c:	str	x0, [sp, #40]
  403950:	ldr	x1, [sp, #40]
  403954:	mov	x0, #0xffffffff80000000    	// #-2147483648
  403958:	cmp	x1, x0
  40395c:	b.lt	403970 <ferror@plt+0x2210>  // b.tstop
  403960:	ldr	x1, [sp, #40]
  403964:	mov	x0, #0x7fffffff            	// #2147483647
  403968:	cmp	x1, x0
  40396c:	b.le	4039a4 <ferror@plt+0x2244>
  403970:	bl	4016e0 <__errno_location@plt>
  403974:	mov	x1, x0
  403978:	mov	w0, #0x22                  	// #34
  40397c:	str	w0, [x1]
  403980:	adrp	x0, 418000 <ferror@plt+0x168a0>
  403984:	add	x0, x0, #0x1f0
  403988:	ldr	w4, [x0]
  40398c:	ldr	x3, [sp, #24]
  403990:	ldr	x2, [sp, #16]
  403994:	adrp	x0, 406000 <ferror@plt+0x48a0>
  403998:	add	x1, x0, #0x2f8
  40399c:	mov	w0, w4
  4039a0:	bl	401740 <err@plt>
  4039a4:	ldr	x0, [sp, #40]
  4039a8:	ldp	x29, x30, [sp], #48
  4039ac:	ret
  4039b0:	stp	x29, x30, [sp, #-64]!
  4039b4:	mov	x29, sp
  4039b8:	str	x0, [sp, #40]
  4039bc:	str	x1, [sp, #32]
  4039c0:	str	w2, [sp, #28]
  4039c4:	ldr	w2, [sp, #28]
  4039c8:	ldr	x1, [sp, #32]
  4039cc:	ldr	x0, [sp, #40]
  4039d0:	bl	403b78 <ferror@plt+0x2418>
  4039d4:	str	x0, [sp, #56]
  4039d8:	ldr	x1, [sp, #56]
  4039dc:	mov	x0, #0xffffffff            	// #4294967295
  4039e0:	cmp	x1, x0
  4039e4:	b.ls	403a1c <ferror@plt+0x22bc>  // b.plast
  4039e8:	bl	4016e0 <__errno_location@plt>
  4039ec:	mov	x1, x0
  4039f0:	mov	w0, #0x22                  	// #34
  4039f4:	str	w0, [x1]
  4039f8:	adrp	x0, 418000 <ferror@plt+0x168a0>
  4039fc:	add	x0, x0, #0x1f0
  403a00:	ldr	w4, [x0]
  403a04:	ldr	x3, [sp, #40]
  403a08:	ldr	x2, [sp, #32]
  403a0c:	adrp	x0, 406000 <ferror@plt+0x48a0>
  403a10:	add	x1, x0, #0x2f8
  403a14:	mov	w0, w4
  403a18:	bl	401740 <err@plt>
  403a1c:	ldr	x0, [sp, #56]
  403a20:	ldp	x29, x30, [sp], #64
  403a24:	ret
  403a28:	stp	x29, x30, [sp, #-32]!
  403a2c:	mov	x29, sp
  403a30:	str	x0, [sp, #24]
  403a34:	str	x1, [sp, #16]
  403a38:	mov	w2, #0xa                   	// #10
  403a3c:	ldr	x1, [sp, #16]
  403a40:	ldr	x0, [sp, #24]
  403a44:	bl	4039b0 <ferror@plt+0x2250>
  403a48:	ldp	x29, x30, [sp], #32
  403a4c:	ret
  403a50:	stp	x29, x30, [sp, #-32]!
  403a54:	mov	x29, sp
  403a58:	str	x0, [sp, #24]
  403a5c:	str	x1, [sp, #16]
  403a60:	mov	w2, #0x10                  	// #16
  403a64:	ldr	x1, [sp, #16]
  403a68:	ldr	x0, [sp, #24]
  403a6c:	bl	4039b0 <ferror@plt+0x2250>
  403a70:	ldp	x29, x30, [sp], #32
  403a74:	ret
  403a78:	stp	x29, x30, [sp, #-48]!
  403a7c:	mov	x29, sp
  403a80:	str	x0, [sp, #24]
  403a84:	str	x1, [sp, #16]
  403a88:	str	xzr, [sp, #32]
  403a8c:	bl	4016e0 <__errno_location@plt>
  403a90:	str	wzr, [x0]
  403a94:	ldr	x0, [sp, #24]
  403a98:	cmp	x0, #0x0
  403a9c:	b.eq	403b0c <ferror@plt+0x23ac>  // b.none
  403aa0:	ldr	x0, [sp, #24]
  403aa4:	ldrsb	w0, [x0]
  403aa8:	cmp	w0, #0x0
  403aac:	b.eq	403b0c <ferror@plt+0x23ac>  // b.none
  403ab0:	add	x0, sp, #0x20
  403ab4:	mov	w2, #0xa                   	// #10
  403ab8:	mov	x1, x0
  403abc:	ldr	x0, [sp, #24]
  403ac0:	bl	401430 <strtoimax@plt>
  403ac4:	str	x0, [sp, #40]
  403ac8:	bl	4016e0 <__errno_location@plt>
  403acc:	ldr	w0, [x0]
  403ad0:	cmp	w0, #0x0
  403ad4:	b.ne	403b14 <ferror@plt+0x23b4>  // b.any
  403ad8:	ldr	x0, [sp, #32]
  403adc:	ldr	x1, [sp, #24]
  403ae0:	cmp	x1, x0
  403ae4:	b.eq	403b14 <ferror@plt+0x23b4>  // b.none
  403ae8:	ldr	x0, [sp, #32]
  403aec:	cmp	x0, #0x0
  403af0:	b.eq	403b04 <ferror@plt+0x23a4>  // b.none
  403af4:	ldr	x0, [sp, #32]
  403af8:	ldrsb	w0, [x0]
  403afc:	cmp	w0, #0x0
  403b00:	b.ne	403b14 <ferror@plt+0x23b4>  // b.any
  403b04:	ldr	x0, [sp, #40]
  403b08:	b	403b70 <ferror@plt+0x2410>
  403b0c:	nop
  403b10:	b	403b18 <ferror@plt+0x23b8>
  403b14:	nop
  403b18:	bl	4016e0 <__errno_location@plt>
  403b1c:	ldr	w0, [x0]
  403b20:	cmp	w0, #0x22
  403b24:	b.ne	403b4c <ferror@plt+0x23ec>  // b.any
  403b28:	adrp	x0, 418000 <ferror@plt+0x168a0>
  403b2c:	add	x0, x0, #0x1f0
  403b30:	ldr	w4, [x0]
  403b34:	ldr	x3, [sp, #24]
  403b38:	ldr	x2, [sp, #16]
  403b3c:	adrp	x0, 406000 <ferror@plt+0x48a0>
  403b40:	add	x1, x0, #0x2f8
  403b44:	mov	w0, w4
  403b48:	bl	401740 <err@plt>
  403b4c:	adrp	x0, 418000 <ferror@plt+0x168a0>
  403b50:	add	x0, x0, #0x1f0
  403b54:	ldr	w4, [x0]
  403b58:	ldr	x3, [sp, #24]
  403b5c:	ldr	x2, [sp, #16]
  403b60:	adrp	x0, 406000 <ferror@plt+0x48a0>
  403b64:	add	x1, x0, #0x2f8
  403b68:	mov	w0, w4
  403b6c:	bl	4016a0 <errx@plt>
  403b70:	ldp	x29, x30, [sp], #48
  403b74:	ret
  403b78:	stp	x29, x30, [sp, #-64]!
  403b7c:	mov	x29, sp
  403b80:	str	x0, [sp, #40]
  403b84:	str	x1, [sp, #32]
  403b88:	str	w2, [sp, #28]
  403b8c:	str	xzr, [sp, #48]
  403b90:	bl	4016e0 <__errno_location@plt>
  403b94:	str	wzr, [x0]
  403b98:	ldr	x0, [sp, #40]
  403b9c:	cmp	x0, #0x0
  403ba0:	b.eq	403c10 <ferror@plt+0x24b0>  // b.none
  403ba4:	ldr	x0, [sp, #40]
  403ba8:	ldrsb	w0, [x0]
  403bac:	cmp	w0, #0x0
  403bb0:	b.eq	403c10 <ferror@plt+0x24b0>  // b.none
  403bb4:	add	x0, sp, #0x30
  403bb8:	ldr	w2, [sp, #28]
  403bbc:	mov	x1, x0
  403bc0:	ldr	x0, [sp, #40]
  403bc4:	bl	401580 <strtoumax@plt>
  403bc8:	str	x0, [sp, #56]
  403bcc:	bl	4016e0 <__errno_location@plt>
  403bd0:	ldr	w0, [x0]
  403bd4:	cmp	w0, #0x0
  403bd8:	b.ne	403c18 <ferror@plt+0x24b8>  // b.any
  403bdc:	ldr	x0, [sp, #48]
  403be0:	ldr	x1, [sp, #40]
  403be4:	cmp	x1, x0
  403be8:	b.eq	403c18 <ferror@plt+0x24b8>  // b.none
  403bec:	ldr	x0, [sp, #48]
  403bf0:	cmp	x0, #0x0
  403bf4:	b.eq	403c08 <ferror@plt+0x24a8>  // b.none
  403bf8:	ldr	x0, [sp, #48]
  403bfc:	ldrsb	w0, [x0]
  403c00:	cmp	w0, #0x0
  403c04:	b.ne	403c18 <ferror@plt+0x24b8>  // b.any
  403c08:	ldr	x0, [sp, #56]
  403c0c:	b	403c74 <ferror@plt+0x2514>
  403c10:	nop
  403c14:	b	403c1c <ferror@plt+0x24bc>
  403c18:	nop
  403c1c:	bl	4016e0 <__errno_location@plt>
  403c20:	ldr	w0, [x0]
  403c24:	cmp	w0, #0x22
  403c28:	b.ne	403c50 <ferror@plt+0x24f0>  // b.any
  403c2c:	adrp	x0, 418000 <ferror@plt+0x168a0>
  403c30:	add	x0, x0, #0x1f0
  403c34:	ldr	w4, [x0]
  403c38:	ldr	x3, [sp, #40]
  403c3c:	ldr	x2, [sp, #32]
  403c40:	adrp	x0, 406000 <ferror@plt+0x48a0>
  403c44:	add	x1, x0, #0x2f8
  403c48:	mov	w0, w4
  403c4c:	bl	401740 <err@plt>
  403c50:	adrp	x0, 418000 <ferror@plt+0x168a0>
  403c54:	add	x0, x0, #0x1f0
  403c58:	ldr	w4, [x0]
  403c5c:	ldr	x3, [sp, #40]
  403c60:	ldr	x2, [sp, #32]
  403c64:	adrp	x0, 406000 <ferror@plt+0x48a0>
  403c68:	add	x1, x0, #0x2f8
  403c6c:	mov	w0, w4
  403c70:	bl	4016a0 <errx@plt>
  403c74:	ldp	x29, x30, [sp], #64
  403c78:	ret
  403c7c:	stp	x29, x30, [sp, #-32]!
  403c80:	mov	x29, sp
  403c84:	str	x0, [sp, #24]
  403c88:	str	x1, [sp, #16]
  403c8c:	mov	w2, #0xa                   	// #10
  403c90:	ldr	x1, [sp, #16]
  403c94:	ldr	x0, [sp, #24]
  403c98:	bl	403b78 <ferror@plt+0x2418>
  403c9c:	ldp	x29, x30, [sp], #32
  403ca0:	ret
  403ca4:	stp	x29, x30, [sp, #-32]!
  403ca8:	mov	x29, sp
  403cac:	str	x0, [sp, #24]
  403cb0:	str	x1, [sp, #16]
  403cb4:	mov	w2, #0x10                  	// #16
  403cb8:	ldr	x1, [sp, #16]
  403cbc:	ldr	x0, [sp, #24]
  403cc0:	bl	403b78 <ferror@plt+0x2418>
  403cc4:	ldp	x29, x30, [sp], #32
  403cc8:	ret
  403ccc:	stp	x29, x30, [sp, #-48]!
  403cd0:	mov	x29, sp
  403cd4:	str	x0, [sp, #24]
  403cd8:	str	x1, [sp, #16]
  403cdc:	str	xzr, [sp, #32]
  403ce0:	bl	4016e0 <__errno_location@plt>
  403ce4:	str	wzr, [x0]
  403ce8:	ldr	x0, [sp, #24]
  403cec:	cmp	x0, #0x0
  403cf0:	b.eq	403d5c <ferror@plt+0x25fc>  // b.none
  403cf4:	ldr	x0, [sp, #24]
  403cf8:	ldrsb	w0, [x0]
  403cfc:	cmp	w0, #0x0
  403d00:	b.eq	403d5c <ferror@plt+0x25fc>  // b.none
  403d04:	add	x0, sp, #0x20
  403d08:	mov	x1, x0
  403d0c:	ldr	x0, [sp, #24]
  403d10:	bl	401440 <strtod@plt>
  403d14:	str	d0, [sp, #40]
  403d18:	bl	4016e0 <__errno_location@plt>
  403d1c:	ldr	w0, [x0]
  403d20:	cmp	w0, #0x0
  403d24:	b.ne	403d64 <ferror@plt+0x2604>  // b.any
  403d28:	ldr	x0, [sp, #32]
  403d2c:	ldr	x1, [sp, #24]
  403d30:	cmp	x1, x0
  403d34:	b.eq	403d64 <ferror@plt+0x2604>  // b.none
  403d38:	ldr	x0, [sp, #32]
  403d3c:	cmp	x0, #0x0
  403d40:	b.eq	403d54 <ferror@plt+0x25f4>  // b.none
  403d44:	ldr	x0, [sp, #32]
  403d48:	ldrsb	w0, [x0]
  403d4c:	cmp	w0, #0x0
  403d50:	b.ne	403d64 <ferror@plt+0x2604>  // b.any
  403d54:	ldr	d0, [sp, #40]
  403d58:	b	403dc0 <ferror@plt+0x2660>
  403d5c:	nop
  403d60:	b	403d68 <ferror@plt+0x2608>
  403d64:	nop
  403d68:	bl	4016e0 <__errno_location@plt>
  403d6c:	ldr	w0, [x0]
  403d70:	cmp	w0, #0x22
  403d74:	b.ne	403d9c <ferror@plt+0x263c>  // b.any
  403d78:	adrp	x0, 418000 <ferror@plt+0x168a0>
  403d7c:	add	x0, x0, #0x1f0
  403d80:	ldr	w4, [x0]
  403d84:	ldr	x3, [sp, #24]
  403d88:	ldr	x2, [sp, #16]
  403d8c:	adrp	x0, 406000 <ferror@plt+0x48a0>
  403d90:	add	x1, x0, #0x2f8
  403d94:	mov	w0, w4
  403d98:	bl	401740 <err@plt>
  403d9c:	adrp	x0, 418000 <ferror@plt+0x168a0>
  403da0:	add	x0, x0, #0x1f0
  403da4:	ldr	w4, [x0]
  403da8:	ldr	x3, [sp, #24]
  403dac:	ldr	x2, [sp, #16]
  403db0:	adrp	x0, 406000 <ferror@plt+0x48a0>
  403db4:	add	x1, x0, #0x2f8
  403db8:	mov	w0, w4
  403dbc:	bl	4016a0 <errx@plt>
  403dc0:	ldp	x29, x30, [sp], #48
  403dc4:	ret
  403dc8:	stp	x29, x30, [sp, #-48]!
  403dcc:	mov	x29, sp
  403dd0:	str	x0, [sp, #24]
  403dd4:	str	x1, [sp, #16]
  403dd8:	str	xzr, [sp, #32]
  403ddc:	bl	4016e0 <__errno_location@plt>
  403de0:	str	wzr, [x0]
  403de4:	ldr	x0, [sp, #24]
  403de8:	cmp	x0, #0x0
  403dec:	b.eq	403e5c <ferror@plt+0x26fc>  // b.none
  403df0:	ldr	x0, [sp, #24]
  403df4:	ldrsb	w0, [x0]
  403df8:	cmp	w0, #0x0
  403dfc:	b.eq	403e5c <ferror@plt+0x26fc>  // b.none
  403e00:	add	x0, sp, #0x20
  403e04:	mov	w2, #0xa                   	// #10
  403e08:	mov	x1, x0
  403e0c:	ldr	x0, [sp, #24]
  403e10:	bl	401600 <strtol@plt>
  403e14:	str	x0, [sp, #40]
  403e18:	bl	4016e0 <__errno_location@plt>
  403e1c:	ldr	w0, [x0]
  403e20:	cmp	w0, #0x0
  403e24:	b.ne	403e64 <ferror@plt+0x2704>  // b.any
  403e28:	ldr	x0, [sp, #32]
  403e2c:	ldr	x1, [sp, #24]
  403e30:	cmp	x1, x0
  403e34:	b.eq	403e64 <ferror@plt+0x2704>  // b.none
  403e38:	ldr	x0, [sp, #32]
  403e3c:	cmp	x0, #0x0
  403e40:	b.eq	403e54 <ferror@plt+0x26f4>  // b.none
  403e44:	ldr	x0, [sp, #32]
  403e48:	ldrsb	w0, [x0]
  403e4c:	cmp	w0, #0x0
  403e50:	b.ne	403e64 <ferror@plt+0x2704>  // b.any
  403e54:	ldr	x0, [sp, #40]
  403e58:	b	403ec0 <ferror@plt+0x2760>
  403e5c:	nop
  403e60:	b	403e68 <ferror@plt+0x2708>
  403e64:	nop
  403e68:	bl	4016e0 <__errno_location@plt>
  403e6c:	ldr	w0, [x0]
  403e70:	cmp	w0, #0x22
  403e74:	b.ne	403e9c <ferror@plt+0x273c>  // b.any
  403e78:	adrp	x0, 418000 <ferror@plt+0x168a0>
  403e7c:	add	x0, x0, #0x1f0
  403e80:	ldr	w4, [x0]
  403e84:	ldr	x3, [sp, #24]
  403e88:	ldr	x2, [sp, #16]
  403e8c:	adrp	x0, 406000 <ferror@plt+0x48a0>
  403e90:	add	x1, x0, #0x2f8
  403e94:	mov	w0, w4
  403e98:	bl	401740 <err@plt>
  403e9c:	adrp	x0, 418000 <ferror@plt+0x168a0>
  403ea0:	add	x0, x0, #0x1f0
  403ea4:	ldr	w4, [x0]
  403ea8:	ldr	x3, [sp, #24]
  403eac:	ldr	x2, [sp, #16]
  403eb0:	adrp	x0, 406000 <ferror@plt+0x48a0>
  403eb4:	add	x1, x0, #0x2f8
  403eb8:	mov	w0, w4
  403ebc:	bl	4016a0 <errx@plt>
  403ec0:	ldp	x29, x30, [sp], #48
  403ec4:	ret
  403ec8:	stp	x29, x30, [sp, #-48]!
  403ecc:	mov	x29, sp
  403ed0:	str	x0, [sp, #24]
  403ed4:	str	x1, [sp, #16]
  403ed8:	str	xzr, [sp, #32]
  403edc:	bl	4016e0 <__errno_location@plt>
  403ee0:	str	wzr, [x0]
  403ee4:	ldr	x0, [sp, #24]
  403ee8:	cmp	x0, #0x0
  403eec:	b.eq	403f5c <ferror@plt+0x27fc>  // b.none
  403ef0:	ldr	x0, [sp, #24]
  403ef4:	ldrsb	w0, [x0]
  403ef8:	cmp	w0, #0x0
  403efc:	b.eq	403f5c <ferror@plt+0x27fc>  // b.none
  403f00:	add	x0, sp, #0x20
  403f04:	mov	w2, #0xa                   	// #10
  403f08:	mov	x1, x0
  403f0c:	ldr	x0, [sp, #24]
  403f10:	bl	4013d0 <strtoul@plt>
  403f14:	str	x0, [sp, #40]
  403f18:	bl	4016e0 <__errno_location@plt>
  403f1c:	ldr	w0, [x0]
  403f20:	cmp	w0, #0x0
  403f24:	b.ne	403f64 <ferror@plt+0x2804>  // b.any
  403f28:	ldr	x0, [sp, #32]
  403f2c:	ldr	x1, [sp, #24]
  403f30:	cmp	x1, x0
  403f34:	b.eq	403f64 <ferror@plt+0x2804>  // b.none
  403f38:	ldr	x0, [sp, #32]
  403f3c:	cmp	x0, #0x0
  403f40:	b.eq	403f54 <ferror@plt+0x27f4>  // b.none
  403f44:	ldr	x0, [sp, #32]
  403f48:	ldrsb	w0, [x0]
  403f4c:	cmp	w0, #0x0
  403f50:	b.ne	403f64 <ferror@plt+0x2804>  // b.any
  403f54:	ldr	x0, [sp, #40]
  403f58:	b	403fc0 <ferror@plt+0x2860>
  403f5c:	nop
  403f60:	b	403f68 <ferror@plt+0x2808>
  403f64:	nop
  403f68:	bl	4016e0 <__errno_location@plt>
  403f6c:	ldr	w0, [x0]
  403f70:	cmp	w0, #0x22
  403f74:	b.ne	403f9c <ferror@plt+0x283c>  // b.any
  403f78:	adrp	x0, 418000 <ferror@plt+0x168a0>
  403f7c:	add	x0, x0, #0x1f0
  403f80:	ldr	w4, [x0]
  403f84:	ldr	x3, [sp, #24]
  403f88:	ldr	x2, [sp, #16]
  403f8c:	adrp	x0, 406000 <ferror@plt+0x48a0>
  403f90:	add	x1, x0, #0x2f8
  403f94:	mov	w0, w4
  403f98:	bl	401740 <err@plt>
  403f9c:	adrp	x0, 418000 <ferror@plt+0x168a0>
  403fa0:	add	x0, x0, #0x1f0
  403fa4:	ldr	w4, [x0]
  403fa8:	ldr	x3, [sp, #24]
  403fac:	ldr	x2, [sp, #16]
  403fb0:	adrp	x0, 406000 <ferror@plt+0x48a0>
  403fb4:	add	x1, x0, #0x2f8
  403fb8:	mov	w0, w4
  403fbc:	bl	4016a0 <errx@plt>
  403fc0:	ldp	x29, x30, [sp], #48
  403fc4:	ret
  403fc8:	stp	x29, x30, [sp, #-48]!
  403fcc:	mov	x29, sp
  403fd0:	str	x0, [sp, #24]
  403fd4:	str	x1, [sp, #16]
  403fd8:	add	x0, sp, #0x28
  403fdc:	mov	x1, x0
  403fe0:	ldr	x0, [sp, #24]
  403fe4:	bl	403404 <ferror@plt+0x1ca4>
  403fe8:	cmp	w0, #0x0
  403fec:	b.ne	403ff8 <ferror@plt+0x2898>  // b.any
  403ff0:	ldr	x0, [sp, #40]
  403ff4:	b	404050 <ferror@plt+0x28f0>
  403ff8:	bl	4016e0 <__errno_location@plt>
  403ffc:	ldr	w0, [x0]
  404000:	cmp	w0, #0x0
  404004:	b.eq	40402c <ferror@plt+0x28cc>  // b.none
  404008:	adrp	x0, 418000 <ferror@plt+0x168a0>
  40400c:	add	x0, x0, #0x1f0
  404010:	ldr	w4, [x0]
  404014:	ldr	x3, [sp, #24]
  404018:	ldr	x2, [sp, #16]
  40401c:	adrp	x0, 406000 <ferror@plt+0x48a0>
  404020:	add	x1, x0, #0x2f8
  404024:	mov	w0, w4
  404028:	bl	401740 <err@plt>
  40402c:	adrp	x0, 418000 <ferror@plt+0x168a0>
  404030:	add	x0, x0, #0x1f0
  404034:	ldr	w4, [x0]
  404038:	ldr	x3, [sp, #24]
  40403c:	ldr	x2, [sp, #16]
  404040:	adrp	x0, 406000 <ferror@plt+0x48a0>
  404044:	add	x1, x0, #0x2f8
  404048:	mov	w0, w4
  40404c:	bl	4016a0 <errx@plt>
  404050:	ldp	x29, x30, [sp], #48
  404054:	ret
  404058:	stp	x29, x30, [sp, #-64]!
  40405c:	mov	x29, sp
  404060:	str	x0, [sp, #40]
  404064:	str	x1, [sp, #32]
  404068:	str	x2, [sp, #24]
  40406c:	ldr	x1, [sp, #24]
  404070:	ldr	x0, [sp, #40]
  404074:	bl	403ccc <ferror@plt+0x256c>
  404078:	str	d0, [sp, #56]
  40407c:	ldr	d0, [sp, #56]
  404080:	fcvtzs	d0, d0
  404084:	ldr	x0, [sp, #32]
  404088:	str	d0, [x0]
  40408c:	ldr	x0, [sp, #32]
  404090:	ldr	d0, [x0]
  404094:	scvtf	d0, d0
  404098:	ldr	d1, [sp, #56]
  40409c:	fsub	d0, d1, d0
  4040a0:	mov	x0, #0x848000000000        	// #145685290680320
  4040a4:	movk	x0, #0x412e, lsl #48
  4040a8:	fmov	d1, x0
  4040ac:	fmul	d0, d0, d1
  4040b0:	fcvtzs	d0, d0
  4040b4:	ldr	x0, [sp, #32]
  4040b8:	str	d0, [x0, #8]
  4040bc:	nop
  4040c0:	ldp	x29, x30, [sp], #64
  4040c4:	ret
  4040c8:	sub	sp, sp, #0x20
  4040cc:	str	w0, [sp, #12]
  4040d0:	str	x1, [sp]
  4040d4:	strh	wzr, [sp, #30]
  4040d8:	ldr	w0, [sp, #12]
  4040dc:	and	w0, w0, #0xf000
  4040e0:	cmp	w0, #0x4, lsl #12
  4040e4:	b.ne	40410c <ferror@plt+0x29ac>  // b.any
  4040e8:	ldrh	w0, [sp, #30]
  4040ec:	add	w1, w0, #0x1
  4040f0:	strh	w1, [sp, #30]
  4040f4:	and	x0, x0, #0xffff
  4040f8:	ldr	x1, [sp]
  4040fc:	add	x0, x1, x0
  404100:	mov	w1, #0x64                  	// #100
  404104:	strb	w1, [x0]
  404108:	b	404240 <ferror@plt+0x2ae0>
  40410c:	ldr	w0, [sp, #12]
  404110:	and	w0, w0, #0xf000
  404114:	cmp	w0, #0xa, lsl #12
  404118:	b.ne	404140 <ferror@plt+0x29e0>  // b.any
  40411c:	ldrh	w0, [sp, #30]
  404120:	add	w1, w0, #0x1
  404124:	strh	w1, [sp, #30]
  404128:	and	x0, x0, #0xffff
  40412c:	ldr	x1, [sp]
  404130:	add	x0, x1, x0
  404134:	mov	w1, #0x6c                  	// #108
  404138:	strb	w1, [x0]
  40413c:	b	404240 <ferror@plt+0x2ae0>
  404140:	ldr	w0, [sp, #12]
  404144:	and	w0, w0, #0xf000
  404148:	cmp	w0, #0x2, lsl #12
  40414c:	b.ne	404174 <ferror@plt+0x2a14>  // b.any
  404150:	ldrh	w0, [sp, #30]
  404154:	add	w1, w0, #0x1
  404158:	strh	w1, [sp, #30]
  40415c:	and	x0, x0, #0xffff
  404160:	ldr	x1, [sp]
  404164:	add	x0, x1, x0
  404168:	mov	w1, #0x63                  	// #99
  40416c:	strb	w1, [x0]
  404170:	b	404240 <ferror@plt+0x2ae0>
  404174:	ldr	w0, [sp, #12]
  404178:	and	w0, w0, #0xf000
  40417c:	cmp	w0, #0x6, lsl #12
  404180:	b.ne	4041a8 <ferror@plt+0x2a48>  // b.any
  404184:	ldrh	w0, [sp, #30]
  404188:	add	w1, w0, #0x1
  40418c:	strh	w1, [sp, #30]
  404190:	and	x0, x0, #0xffff
  404194:	ldr	x1, [sp]
  404198:	add	x0, x1, x0
  40419c:	mov	w1, #0x62                  	// #98
  4041a0:	strb	w1, [x0]
  4041a4:	b	404240 <ferror@plt+0x2ae0>
  4041a8:	ldr	w0, [sp, #12]
  4041ac:	and	w0, w0, #0xf000
  4041b0:	cmp	w0, #0xc, lsl #12
  4041b4:	b.ne	4041dc <ferror@plt+0x2a7c>  // b.any
  4041b8:	ldrh	w0, [sp, #30]
  4041bc:	add	w1, w0, #0x1
  4041c0:	strh	w1, [sp, #30]
  4041c4:	and	x0, x0, #0xffff
  4041c8:	ldr	x1, [sp]
  4041cc:	add	x0, x1, x0
  4041d0:	mov	w1, #0x73                  	// #115
  4041d4:	strb	w1, [x0]
  4041d8:	b	404240 <ferror@plt+0x2ae0>
  4041dc:	ldr	w0, [sp, #12]
  4041e0:	and	w0, w0, #0xf000
  4041e4:	cmp	w0, #0x1, lsl #12
  4041e8:	b.ne	404210 <ferror@plt+0x2ab0>  // b.any
  4041ec:	ldrh	w0, [sp, #30]
  4041f0:	add	w1, w0, #0x1
  4041f4:	strh	w1, [sp, #30]
  4041f8:	and	x0, x0, #0xffff
  4041fc:	ldr	x1, [sp]
  404200:	add	x0, x1, x0
  404204:	mov	w1, #0x70                  	// #112
  404208:	strb	w1, [x0]
  40420c:	b	404240 <ferror@plt+0x2ae0>
  404210:	ldr	w0, [sp, #12]
  404214:	and	w0, w0, #0xf000
  404218:	cmp	w0, #0x8, lsl #12
  40421c:	b.ne	404240 <ferror@plt+0x2ae0>  // b.any
  404220:	ldrh	w0, [sp, #30]
  404224:	add	w1, w0, #0x1
  404228:	strh	w1, [sp, #30]
  40422c:	and	x0, x0, #0xffff
  404230:	ldr	x1, [sp]
  404234:	add	x0, x1, x0
  404238:	mov	w1, #0x2d                  	// #45
  40423c:	strb	w1, [x0]
  404240:	ldr	w0, [sp, #12]
  404244:	and	w0, w0, #0x100
  404248:	cmp	w0, #0x0
  40424c:	b.eq	404258 <ferror@plt+0x2af8>  // b.none
  404250:	mov	w0, #0x72                  	// #114
  404254:	b	40425c <ferror@plt+0x2afc>
  404258:	mov	w0, #0x2d                  	// #45
  40425c:	ldrh	w1, [sp, #30]
  404260:	add	w2, w1, #0x1
  404264:	strh	w2, [sp, #30]
  404268:	and	x1, x1, #0xffff
  40426c:	ldr	x2, [sp]
  404270:	add	x1, x2, x1
  404274:	strb	w0, [x1]
  404278:	ldr	w0, [sp, #12]
  40427c:	and	w0, w0, #0x80
  404280:	cmp	w0, #0x0
  404284:	b.eq	404290 <ferror@plt+0x2b30>  // b.none
  404288:	mov	w0, #0x77                  	// #119
  40428c:	b	404294 <ferror@plt+0x2b34>
  404290:	mov	w0, #0x2d                  	// #45
  404294:	ldrh	w1, [sp, #30]
  404298:	add	w2, w1, #0x1
  40429c:	strh	w2, [sp, #30]
  4042a0:	and	x1, x1, #0xffff
  4042a4:	ldr	x2, [sp]
  4042a8:	add	x1, x2, x1
  4042ac:	strb	w0, [x1]
  4042b0:	ldr	w0, [sp, #12]
  4042b4:	and	w0, w0, #0x800
  4042b8:	cmp	w0, #0x0
  4042bc:	b.eq	4042e0 <ferror@plt+0x2b80>  // b.none
  4042c0:	ldr	w0, [sp, #12]
  4042c4:	and	w0, w0, #0x40
  4042c8:	cmp	w0, #0x0
  4042cc:	b.eq	4042d8 <ferror@plt+0x2b78>  // b.none
  4042d0:	mov	w0, #0x73                  	// #115
  4042d4:	b	4042fc <ferror@plt+0x2b9c>
  4042d8:	mov	w0, #0x53                  	// #83
  4042dc:	b	4042fc <ferror@plt+0x2b9c>
  4042e0:	ldr	w0, [sp, #12]
  4042e4:	and	w0, w0, #0x40
  4042e8:	cmp	w0, #0x0
  4042ec:	b.eq	4042f8 <ferror@plt+0x2b98>  // b.none
  4042f0:	mov	w0, #0x78                  	// #120
  4042f4:	b	4042fc <ferror@plt+0x2b9c>
  4042f8:	mov	w0, #0x2d                  	// #45
  4042fc:	ldrh	w1, [sp, #30]
  404300:	add	w2, w1, #0x1
  404304:	strh	w2, [sp, #30]
  404308:	and	x1, x1, #0xffff
  40430c:	ldr	x2, [sp]
  404310:	add	x1, x2, x1
  404314:	strb	w0, [x1]
  404318:	ldr	w0, [sp, #12]
  40431c:	and	w0, w0, #0x20
  404320:	cmp	w0, #0x0
  404324:	b.eq	404330 <ferror@plt+0x2bd0>  // b.none
  404328:	mov	w0, #0x72                  	// #114
  40432c:	b	404334 <ferror@plt+0x2bd4>
  404330:	mov	w0, #0x2d                  	// #45
  404334:	ldrh	w1, [sp, #30]
  404338:	add	w2, w1, #0x1
  40433c:	strh	w2, [sp, #30]
  404340:	and	x1, x1, #0xffff
  404344:	ldr	x2, [sp]
  404348:	add	x1, x2, x1
  40434c:	strb	w0, [x1]
  404350:	ldr	w0, [sp, #12]
  404354:	and	w0, w0, #0x10
  404358:	cmp	w0, #0x0
  40435c:	b.eq	404368 <ferror@plt+0x2c08>  // b.none
  404360:	mov	w0, #0x77                  	// #119
  404364:	b	40436c <ferror@plt+0x2c0c>
  404368:	mov	w0, #0x2d                  	// #45
  40436c:	ldrh	w1, [sp, #30]
  404370:	add	w2, w1, #0x1
  404374:	strh	w2, [sp, #30]
  404378:	and	x1, x1, #0xffff
  40437c:	ldr	x2, [sp]
  404380:	add	x1, x2, x1
  404384:	strb	w0, [x1]
  404388:	ldr	w0, [sp, #12]
  40438c:	and	w0, w0, #0x400
  404390:	cmp	w0, #0x0
  404394:	b.eq	4043b8 <ferror@plt+0x2c58>  // b.none
  404398:	ldr	w0, [sp, #12]
  40439c:	and	w0, w0, #0x8
  4043a0:	cmp	w0, #0x0
  4043a4:	b.eq	4043b0 <ferror@plt+0x2c50>  // b.none
  4043a8:	mov	w0, #0x73                  	// #115
  4043ac:	b	4043d4 <ferror@plt+0x2c74>
  4043b0:	mov	w0, #0x53                  	// #83
  4043b4:	b	4043d4 <ferror@plt+0x2c74>
  4043b8:	ldr	w0, [sp, #12]
  4043bc:	and	w0, w0, #0x8
  4043c0:	cmp	w0, #0x0
  4043c4:	b.eq	4043d0 <ferror@plt+0x2c70>  // b.none
  4043c8:	mov	w0, #0x78                  	// #120
  4043cc:	b	4043d4 <ferror@plt+0x2c74>
  4043d0:	mov	w0, #0x2d                  	// #45
  4043d4:	ldrh	w1, [sp, #30]
  4043d8:	add	w2, w1, #0x1
  4043dc:	strh	w2, [sp, #30]
  4043e0:	and	x1, x1, #0xffff
  4043e4:	ldr	x2, [sp]
  4043e8:	add	x1, x2, x1
  4043ec:	strb	w0, [x1]
  4043f0:	ldr	w0, [sp, #12]
  4043f4:	and	w0, w0, #0x4
  4043f8:	cmp	w0, #0x0
  4043fc:	b.eq	404408 <ferror@plt+0x2ca8>  // b.none
  404400:	mov	w0, #0x72                  	// #114
  404404:	b	40440c <ferror@plt+0x2cac>
  404408:	mov	w0, #0x2d                  	// #45
  40440c:	ldrh	w1, [sp, #30]
  404410:	add	w2, w1, #0x1
  404414:	strh	w2, [sp, #30]
  404418:	and	x1, x1, #0xffff
  40441c:	ldr	x2, [sp]
  404420:	add	x1, x2, x1
  404424:	strb	w0, [x1]
  404428:	ldr	w0, [sp, #12]
  40442c:	and	w0, w0, #0x2
  404430:	cmp	w0, #0x0
  404434:	b.eq	404440 <ferror@plt+0x2ce0>  // b.none
  404438:	mov	w0, #0x77                  	// #119
  40443c:	b	404444 <ferror@plt+0x2ce4>
  404440:	mov	w0, #0x2d                  	// #45
  404444:	ldrh	w1, [sp, #30]
  404448:	add	w2, w1, #0x1
  40444c:	strh	w2, [sp, #30]
  404450:	and	x1, x1, #0xffff
  404454:	ldr	x2, [sp]
  404458:	add	x1, x2, x1
  40445c:	strb	w0, [x1]
  404460:	ldr	w0, [sp, #12]
  404464:	and	w0, w0, #0x200
  404468:	cmp	w0, #0x0
  40446c:	b.eq	404490 <ferror@plt+0x2d30>  // b.none
  404470:	ldr	w0, [sp, #12]
  404474:	and	w0, w0, #0x1
  404478:	cmp	w0, #0x0
  40447c:	b.eq	404488 <ferror@plt+0x2d28>  // b.none
  404480:	mov	w0, #0x74                  	// #116
  404484:	b	4044ac <ferror@plt+0x2d4c>
  404488:	mov	w0, #0x54                  	// #84
  40448c:	b	4044ac <ferror@plt+0x2d4c>
  404490:	ldr	w0, [sp, #12]
  404494:	and	w0, w0, #0x1
  404498:	cmp	w0, #0x0
  40449c:	b.eq	4044a8 <ferror@plt+0x2d48>  // b.none
  4044a0:	mov	w0, #0x78                  	// #120
  4044a4:	b	4044ac <ferror@plt+0x2d4c>
  4044a8:	mov	w0, #0x2d                  	// #45
  4044ac:	ldrh	w1, [sp, #30]
  4044b0:	add	w2, w1, #0x1
  4044b4:	strh	w2, [sp, #30]
  4044b8:	and	x1, x1, #0xffff
  4044bc:	ldr	x2, [sp]
  4044c0:	add	x1, x2, x1
  4044c4:	strb	w0, [x1]
  4044c8:	ldrh	w0, [sp, #30]
  4044cc:	ldr	x1, [sp]
  4044d0:	add	x0, x1, x0
  4044d4:	strb	wzr, [x0]
  4044d8:	ldr	x0, [sp]
  4044dc:	add	sp, sp, #0x20
  4044e0:	ret
  4044e4:	sub	sp, sp, #0x20
  4044e8:	str	x0, [sp, #8]
  4044ec:	mov	w0, #0xa                   	// #10
  4044f0:	str	w0, [sp, #28]
  4044f4:	b	40451c <ferror@plt+0x2dbc>
  4044f8:	ldr	w0, [sp, #28]
  4044fc:	mov	x1, #0x1                   	// #1
  404500:	lsl	x0, x1, x0
  404504:	ldr	x1, [sp, #8]
  404508:	cmp	x1, x0
  40450c:	b.cc	40452c <ferror@plt+0x2dcc>  // b.lo, b.ul, b.last
  404510:	ldr	w0, [sp, #28]
  404514:	add	w0, w0, #0xa
  404518:	str	w0, [sp, #28]
  40451c:	ldr	w0, [sp, #28]
  404520:	cmp	w0, #0x3c
  404524:	b.le	4044f8 <ferror@plt+0x2d98>
  404528:	b	404530 <ferror@plt+0x2dd0>
  40452c:	nop
  404530:	ldr	w0, [sp, #28]
  404534:	sub	w0, w0, #0xa
  404538:	add	sp, sp, #0x20
  40453c:	ret
  404540:	stp	x29, x30, [sp, #-128]!
  404544:	mov	x29, sp
  404548:	str	w0, [sp, #28]
  40454c:	str	x1, [sp, #16]
  404550:	adrp	x0, 406000 <ferror@plt+0x48a0>
  404554:	add	x0, x0, #0x308
  404558:	str	x0, [sp, #88]
  40455c:	add	x0, sp, #0x20
  404560:	str	x0, [sp, #104]
  404564:	ldr	w0, [sp, #28]
  404568:	and	w0, w0, #0x2
  40456c:	cmp	w0, #0x0
  404570:	b.eq	404588 <ferror@plt+0x2e28>  // b.none
  404574:	ldr	x0, [sp, #104]
  404578:	add	x1, x0, #0x1
  40457c:	str	x1, [sp, #104]
  404580:	mov	w1, #0x20                  	// #32
  404584:	strb	w1, [x0]
  404588:	ldr	x0, [sp, #16]
  40458c:	bl	4044e4 <ferror@plt+0x2d84>
  404590:	str	w0, [sp, #84]
  404594:	ldr	w0, [sp, #84]
  404598:	cmp	w0, #0x0
  40459c:	b.eq	4045c8 <ferror@plt+0x2e68>  // b.none
  4045a0:	ldr	w0, [sp, #84]
  4045a4:	mov	w1, #0x6667                	// #26215
  4045a8:	movk	w1, #0x6666, lsl #16
  4045ac:	smull	x1, w0, w1
  4045b0:	lsr	x1, x1, #32
  4045b4:	asr	w1, w1, #2
  4045b8:	asr	w0, w0, #31
  4045bc:	sub	w0, w1, w0
  4045c0:	sxtw	x0, w0
  4045c4:	b	4045cc <ferror@plt+0x2e6c>
  4045c8:	mov	x0, #0x0                   	// #0
  4045cc:	ldr	x1, [sp, #88]
  4045d0:	add	x0, x1, x0
  4045d4:	ldrb	w0, [x0]
  4045d8:	strb	w0, [sp, #83]
  4045dc:	ldr	w0, [sp, #84]
  4045e0:	cmp	w0, #0x0
  4045e4:	b.eq	4045f8 <ferror@plt+0x2e98>  // b.none
  4045e8:	ldr	w0, [sp, #84]
  4045ec:	ldr	x1, [sp, #16]
  4045f0:	lsr	x0, x1, x0
  4045f4:	b	4045fc <ferror@plt+0x2e9c>
  4045f8:	ldr	x0, [sp, #16]
  4045fc:	str	w0, [sp, #124]
  404600:	ldr	w0, [sp, #84]
  404604:	cmp	w0, #0x0
  404608:	b.eq	404628 <ferror@plt+0x2ec8>  // b.none
  40460c:	ldr	w0, [sp, #84]
  404610:	mov	x1, #0xffffffffffffffff    	// #-1
  404614:	lsl	x0, x1, x0
  404618:	mvn	x1, x0
  40461c:	ldr	x0, [sp, #16]
  404620:	and	x0, x1, x0
  404624:	b	40462c <ferror@plt+0x2ecc>
  404628:	mov	x0, #0x0                   	// #0
  40462c:	str	x0, [sp, #112]
  404630:	ldr	x0, [sp, #104]
  404634:	add	x1, x0, #0x1
  404638:	str	x1, [sp, #104]
  40463c:	ldrb	w1, [sp, #83]
  404640:	strb	w1, [x0]
  404644:	ldr	w0, [sp, #28]
  404648:	and	w0, w0, #0x1
  40464c:	cmp	w0, #0x0
  404650:	b.eq	404688 <ferror@plt+0x2f28>  // b.none
  404654:	ldrsb	w0, [sp, #83]
  404658:	cmp	w0, #0x42
  40465c:	b.eq	404688 <ferror@plt+0x2f28>  // b.none
  404660:	ldr	x0, [sp, #104]
  404664:	add	x1, x0, #0x1
  404668:	str	x1, [sp, #104]
  40466c:	mov	w1, #0x69                  	// #105
  404670:	strb	w1, [x0]
  404674:	ldr	x0, [sp, #104]
  404678:	add	x1, x0, #0x1
  40467c:	str	x1, [sp, #104]
  404680:	mov	w1, #0x42                  	// #66
  404684:	strb	w1, [x0]
  404688:	ldr	x0, [sp, #104]
  40468c:	strb	wzr, [x0]
  404690:	ldr	x0, [sp, #112]
  404694:	cmp	x0, #0x0
  404698:	b.eq	404770 <ferror@plt+0x3010>  // b.none
  40469c:	ldr	w0, [sp, #28]
  4046a0:	and	w0, w0, #0x4
  4046a4:	cmp	w0, #0x0
  4046a8:	b.eq	404720 <ferror@plt+0x2fc0>  // b.none
  4046ac:	ldr	w0, [sp, #84]
  4046b0:	sub	w0, w0, #0xa
  4046b4:	ldr	x1, [sp, #112]
  4046b8:	lsr	x0, x1, x0
  4046bc:	add	x1, x0, #0x5
  4046c0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4046c4:	movk	x0, #0xcccd
  4046c8:	umulh	x0, x1, x0
  4046cc:	lsr	x0, x0, #3
  4046d0:	str	x0, [sp, #112]
  4046d4:	ldr	x2, [sp, #112]
  4046d8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4046dc:	movk	x0, #0xcccd
  4046e0:	umulh	x0, x2, x0
  4046e4:	lsr	x1, x0, #3
  4046e8:	mov	x0, x1
  4046ec:	lsl	x0, x0, #2
  4046f0:	add	x0, x0, x1
  4046f4:	lsl	x0, x0, #1
  4046f8:	sub	x1, x2, x0
  4046fc:	cmp	x1, #0x0
  404700:	b.ne	404770 <ferror@plt+0x3010>  // b.any
  404704:	ldr	x1, [sp, #112]
  404708:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40470c:	movk	x0, #0xcccd
  404710:	umulh	x0, x1, x0
  404714:	lsr	x0, x0, #3
  404718:	str	x0, [sp, #112]
  40471c:	b	404770 <ferror@plt+0x3010>
  404720:	ldr	w0, [sp, #84]
  404724:	sub	w0, w0, #0xa
  404728:	ldr	x1, [sp, #112]
  40472c:	lsr	x0, x1, x0
  404730:	add	x0, x0, #0x32
  404734:	lsr	x1, x0, #2
  404738:	mov	x0, #0xf5c3                	// #62915
  40473c:	movk	x0, #0x5c28, lsl #16
  404740:	movk	x0, #0xc28f, lsl #32
  404744:	movk	x0, #0x28f5, lsl #48
  404748:	umulh	x0, x1, x0
  40474c:	lsr	x0, x0, #2
  404750:	str	x0, [sp, #112]
  404754:	ldr	x0, [sp, #112]
  404758:	cmp	x0, #0xa
  40475c:	b.ne	404770 <ferror@plt+0x3010>  // b.any
  404760:	ldr	w0, [sp, #124]
  404764:	add	w0, w0, #0x1
  404768:	str	w0, [sp, #124]
  40476c:	str	xzr, [sp, #112]
  404770:	ldr	x0, [sp, #112]
  404774:	cmp	x0, #0x0
  404778:	b.eq	4047fc <ferror@plt+0x309c>  // b.none
  40477c:	bl	4014a0 <localeconv@plt>
  404780:	str	x0, [sp, #72]
  404784:	ldr	x0, [sp, #72]
  404788:	cmp	x0, #0x0
  40478c:	b.eq	40479c <ferror@plt+0x303c>  // b.none
  404790:	ldr	x0, [sp, #72]
  404794:	ldr	x0, [x0]
  404798:	b	4047a0 <ferror@plt+0x3040>
  40479c:	mov	x0, #0x0                   	// #0
  4047a0:	str	x0, [sp, #96]
  4047a4:	ldr	x0, [sp, #96]
  4047a8:	cmp	x0, #0x0
  4047ac:	b.eq	4047c0 <ferror@plt+0x3060>  // b.none
  4047b0:	ldr	x0, [sp, #96]
  4047b4:	ldrsb	w0, [x0]
  4047b8:	cmp	w0, #0x0
  4047bc:	b.ne	4047cc <ferror@plt+0x306c>  // b.any
  4047c0:	adrp	x0, 406000 <ferror@plt+0x48a0>
  4047c4:	add	x0, x0, #0x310
  4047c8:	str	x0, [sp, #96]
  4047cc:	add	x0, sp, #0x20
  4047d0:	add	x7, sp, #0x28
  4047d4:	mov	x6, x0
  4047d8:	ldr	x5, [sp, #112]
  4047dc:	ldr	x4, [sp, #96]
  4047e0:	ldr	w3, [sp, #124]
  4047e4:	adrp	x0, 406000 <ferror@plt+0x48a0>
  4047e8:	add	x2, x0, #0x318
  4047ec:	mov	x1, #0x20                  	// #32
  4047f0:	mov	x0, x7
  4047f4:	bl	401490 <snprintf@plt>
  4047f8:	b	404820 <ferror@plt+0x30c0>
  4047fc:	add	x0, sp, #0x20
  404800:	add	x5, sp, #0x28
  404804:	mov	x4, x0
  404808:	ldr	w3, [sp, #124]
  40480c:	adrp	x0, 406000 <ferror@plt+0x48a0>
  404810:	add	x2, x0, #0x328
  404814:	mov	x1, #0x20                  	// #32
  404818:	mov	x0, x5
  40481c:	bl	401490 <snprintf@plt>
  404820:	add	x0, sp, #0x28
  404824:	bl	401530 <strdup@plt>
  404828:	ldp	x29, x30, [sp], #128
  40482c:	ret
  404830:	stp	x29, x30, [sp, #-96]!
  404834:	mov	x29, sp
  404838:	str	x0, [sp, #40]
  40483c:	str	x1, [sp, #32]
  404840:	str	x2, [sp, #24]
  404844:	str	x3, [sp, #16]
  404848:	str	xzr, [sp, #88]
  40484c:	str	xzr, [sp, #72]
  404850:	ldr	x0, [sp, #40]
  404854:	cmp	x0, #0x0
  404858:	b.eq	404890 <ferror@plt+0x3130>  // b.none
  40485c:	ldr	x0, [sp, #40]
  404860:	ldrsb	w0, [x0]
  404864:	cmp	w0, #0x0
  404868:	b.eq	404890 <ferror@plt+0x3130>  // b.none
  40486c:	ldr	x0, [sp, #32]
  404870:	cmp	x0, #0x0
  404874:	b.eq	404890 <ferror@plt+0x3130>  // b.none
  404878:	ldr	x0, [sp, #24]
  40487c:	cmp	x0, #0x0
  404880:	b.eq	404890 <ferror@plt+0x3130>  // b.none
  404884:	ldr	x0, [sp, #16]
  404888:	cmp	x0, #0x0
  40488c:	b.ne	404898 <ferror@plt+0x3138>  // b.any
  404890:	mov	w0, #0xffffffff            	// #-1
  404894:	b	4049ec <ferror@plt+0x328c>
  404898:	ldr	x0, [sp, #40]
  40489c:	str	x0, [sp, #80]
  4048a0:	b	4049c4 <ferror@plt+0x3264>
  4048a4:	str	xzr, [sp, #64]
  4048a8:	ldr	x1, [sp, #72]
  4048ac:	ldr	x0, [sp, #24]
  4048b0:	cmp	x1, x0
  4048b4:	b.cc	4048c0 <ferror@plt+0x3160>  // b.lo, b.ul, b.last
  4048b8:	mov	w0, #0xfffffffe            	// #-2
  4048bc:	b	4049ec <ferror@plt+0x328c>
  4048c0:	ldr	x0, [sp, #88]
  4048c4:	cmp	x0, #0x0
  4048c8:	b.ne	4048d4 <ferror@plt+0x3174>  // b.any
  4048cc:	ldr	x0, [sp, #80]
  4048d0:	str	x0, [sp, #88]
  4048d4:	ldr	x0, [sp, #80]
  4048d8:	ldrsb	w0, [x0]
  4048dc:	cmp	w0, #0x2c
  4048e0:	b.ne	4048ec <ferror@plt+0x318c>  // b.any
  4048e4:	ldr	x0, [sp, #80]
  4048e8:	str	x0, [sp, #64]
  4048ec:	ldr	x0, [sp, #80]
  4048f0:	add	x0, x0, #0x1
  4048f4:	ldrsb	w0, [x0]
  4048f8:	cmp	w0, #0x0
  4048fc:	b.ne	40490c <ferror@plt+0x31ac>  // b.any
  404900:	ldr	x0, [sp, #80]
  404904:	add	x0, x0, #0x1
  404908:	str	x0, [sp, #64]
  40490c:	ldr	x0, [sp, #88]
  404910:	cmp	x0, #0x0
  404914:	b.eq	4049b4 <ferror@plt+0x3254>  // b.none
  404918:	ldr	x0, [sp, #64]
  40491c:	cmp	x0, #0x0
  404920:	b.eq	4049b4 <ferror@plt+0x3254>  // b.none
  404924:	ldr	x1, [sp, #64]
  404928:	ldr	x0, [sp, #88]
  40492c:	cmp	x1, x0
  404930:	b.hi	40493c <ferror@plt+0x31dc>  // b.pmore
  404934:	mov	w0, #0xffffffff            	// #-1
  404938:	b	4049ec <ferror@plt+0x328c>
  40493c:	ldr	x1, [sp, #64]
  404940:	ldr	x0, [sp, #88]
  404944:	sub	x0, x1, x0
  404948:	ldr	x2, [sp, #16]
  40494c:	mov	x1, x0
  404950:	ldr	x0, [sp, #88]
  404954:	blr	x2
  404958:	str	w0, [sp, #60]
  40495c:	ldr	w0, [sp, #60]
  404960:	cmn	w0, #0x1
  404964:	b.ne	404970 <ferror@plt+0x3210>  // b.any
  404968:	mov	w0, #0xffffffff            	// #-1
  40496c:	b	4049ec <ferror@plt+0x328c>
  404970:	ldr	x0, [sp, #72]
  404974:	add	x1, x0, #0x1
  404978:	str	x1, [sp, #72]
  40497c:	lsl	x0, x0, #2
  404980:	ldr	x1, [sp, #32]
  404984:	add	x0, x1, x0
  404988:	ldr	w1, [sp, #60]
  40498c:	str	w1, [x0]
  404990:	str	xzr, [sp, #88]
  404994:	ldr	x0, [sp, #64]
  404998:	cmp	x0, #0x0
  40499c:	b.eq	4049b8 <ferror@plt+0x3258>  // b.none
  4049a0:	ldr	x0, [sp, #64]
  4049a4:	ldrsb	w0, [x0]
  4049a8:	cmp	w0, #0x0
  4049ac:	b.eq	4049e4 <ferror@plt+0x3284>  // b.none
  4049b0:	b	4049b8 <ferror@plt+0x3258>
  4049b4:	nop
  4049b8:	ldr	x0, [sp, #80]
  4049bc:	add	x0, x0, #0x1
  4049c0:	str	x0, [sp, #80]
  4049c4:	ldr	x0, [sp, #80]
  4049c8:	cmp	x0, #0x0
  4049cc:	b.eq	4049e8 <ferror@plt+0x3288>  // b.none
  4049d0:	ldr	x0, [sp, #80]
  4049d4:	ldrsb	w0, [x0]
  4049d8:	cmp	w0, #0x0
  4049dc:	b.ne	4048a4 <ferror@plt+0x3144>  // b.any
  4049e0:	b	4049e8 <ferror@plt+0x3288>
  4049e4:	nop
  4049e8:	ldr	x0, [sp, #72]
  4049ec:	ldp	x29, x30, [sp], #96
  4049f0:	ret
  4049f4:	stp	x29, x30, [sp, #-80]!
  4049f8:	mov	x29, sp
  4049fc:	str	x0, [sp, #56]
  404a00:	str	x1, [sp, #48]
  404a04:	str	x2, [sp, #40]
  404a08:	str	x3, [sp, #32]
  404a0c:	str	x4, [sp, #24]
  404a10:	ldr	x0, [sp, #56]
  404a14:	cmp	x0, #0x0
  404a18:	b.eq	404a4c <ferror@plt+0x32ec>  // b.none
  404a1c:	ldr	x0, [sp, #56]
  404a20:	ldrsb	w0, [x0]
  404a24:	cmp	w0, #0x0
  404a28:	b.eq	404a4c <ferror@plt+0x32ec>  // b.none
  404a2c:	ldr	x0, [sp, #32]
  404a30:	cmp	x0, #0x0
  404a34:	b.eq	404a4c <ferror@plt+0x32ec>  // b.none
  404a38:	ldr	x0, [sp, #32]
  404a3c:	ldr	x0, [x0]
  404a40:	ldr	x1, [sp, #40]
  404a44:	cmp	x1, x0
  404a48:	b.cs	404a54 <ferror@plt+0x32f4>  // b.hs, b.nlast
  404a4c:	mov	w0, #0xffffffff            	// #-1
  404a50:	b	404ae8 <ferror@plt+0x3388>
  404a54:	ldr	x0, [sp, #56]
  404a58:	ldrsb	w0, [x0]
  404a5c:	cmp	w0, #0x2b
  404a60:	b.ne	404a74 <ferror@plt+0x3314>  // b.any
  404a64:	ldr	x0, [sp, #56]
  404a68:	add	x0, x0, #0x1
  404a6c:	str	x0, [sp, #72]
  404a70:	b	404a84 <ferror@plt+0x3324>
  404a74:	ldr	x0, [sp, #56]
  404a78:	str	x0, [sp, #72]
  404a7c:	ldr	x0, [sp, #32]
  404a80:	str	xzr, [x0]
  404a84:	ldr	x0, [sp, #32]
  404a88:	ldr	x0, [x0]
  404a8c:	lsl	x0, x0, #2
  404a90:	ldr	x1, [sp, #48]
  404a94:	add	x4, x1, x0
  404a98:	ldr	x0, [sp, #32]
  404a9c:	ldr	x0, [x0]
  404aa0:	ldr	x1, [sp, #40]
  404aa4:	sub	x0, x1, x0
  404aa8:	ldr	x3, [sp, #24]
  404aac:	mov	x2, x0
  404ab0:	mov	x1, x4
  404ab4:	ldr	x0, [sp, #72]
  404ab8:	bl	404830 <ferror@plt+0x30d0>
  404abc:	str	w0, [sp, #68]
  404ac0:	ldr	w0, [sp, #68]
  404ac4:	cmp	w0, #0x0
  404ac8:	b.le	404ae4 <ferror@plt+0x3384>
  404acc:	ldr	x0, [sp, #32]
  404ad0:	ldr	x1, [x0]
  404ad4:	ldrsw	x0, [sp, #68]
  404ad8:	add	x1, x1, x0
  404adc:	ldr	x0, [sp, #32]
  404ae0:	str	x1, [x0]
  404ae4:	ldr	w0, [sp, #68]
  404ae8:	ldp	x29, x30, [sp], #80
  404aec:	ret
  404af0:	stp	x29, x30, [sp, #-80]!
  404af4:	mov	x29, sp
  404af8:	str	x0, [sp, #40]
  404afc:	str	x1, [sp, #32]
  404b00:	str	x2, [sp, #24]
  404b04:	str	xzr, [sp, #72]
  404b08:	ldr	x0, [sp, #40]
  404b0c:	cmp	x0, #0x0
  404b10:	b.eq	404b2c <ferror@plt+0x33cc>  // b.none
  404b14:	ldr	x0, [sp, #24]
  404b18:	cmp	x0, #0x0
  404b1c:	b.eq	404b2c <ferror@plt+0x33cc>  // b.none
  404b20:	ldr	x0, [sp, #32]
  404b24:	cmp	x0, #0x0
  404b28:	b.ne	404b34 <ferror@plt+0x33d4>  // b.any
  404b2c:	mov	w0, #0xffffffea            	// #-22
  404b30:	b	404cb0 <ferror@plt+0x3550>
  404b34:	ldr	x0, [sp, #40]
  404b38:	str	x0, [sp, #64]
  404b3c:	b	404c88 <ferror@plt+0x3528>
  404b40:	str	xzr, [sp, #56]
  404b44:	ldr	x0, [sp, #72]
  404b48:	cmp	x0, #0x0
  404b4c:	b.ne	404b58 <ferror@plt+0x33f8>  // b.any
  404b50:	ldr	x0, [sp, #64]
  404b54:	str	x0, [sp, #72]
  404b58:	ldr	x0, [sp, #64]
  404b5c:	ldrsb	w0, [x0]
  404b60:	cmp	w0, #0x2c
  404b64:	b.ne	404b70 <ferror@plt+0x3410>  // b.any
  404b68:	ldr	x0, [sp, #64]
  404b6c:	str	x0, [sp, #56]
  404b70:	ldr	x0, [sp, #64]
  404b74:	add	x0, x0, #0x1
  404b78:	ldrsb	w0, [x0]
  404b7c:	cmp	w0, #0x0
  404b80:	b.ne	404b90 <ferror@plt+0x3430>  // b.any
  404b84:	ldr	x0, [sp, #64]
  404b88:	add	x0, x0, #0x1
  404b8c:	str	x0, [sp, #56]
  404b90:	ldr	x0, [sp, #72]
  404b94:	cmp	x0, #0x0
  404b98:	b.eq	404c78 <ferror@plt+0x3518>  // b.none
  404b9c:	ldr	x0, [sp, #56]
  404ba0:	cmp	x0, #0x0
  404ba4:	b.eq	404c78 <ferror@plt+0x3518>  // b.none
  404ba8:	ldr	x1, [sp, #56]
  404bac:	ldr	x0, [sp, #72]
  404bb0:	cmp	x1, x0
  404bb4:	b.hi	404bc0 <ferror@plt+0x3460>  // b.pmore
  404bb8:	mov	w0, #0xffffffff            	// #-1
  404bbc:	b	404cb0 <ferror@plt+0x3550>
  404bc0:	ldr	x1, [sp, #56]
  404bc4:	ldr	x0, [sp, #72]
  404bc8:	sub	x0, x1, x0
  404bcc:	ldr	x2, [sp, #24]
  404bd0:	mov	x1, x0
  404bd4:	ldr	x0, [sp, #72]
  404bd8:	blr	x2
  404bdc:	str	w0, [sp, #52]
  404be0:	ldr	w0, [sp, #52]
  404be4:	cmp	w0, #0x0
  404be8:	b.ge	404bf4 <ferror@plt+0x3494>  // b.tcont
  404bec:	ldr	w0, [sp, #52]
  404bf0:	b	404cb0 <ferror@plt+0x3550>
  404bf4:	ldr	w0, [sp, #52]
  404bf8:	add	w1, w0, #0x7
  404bfc:	cmp	w0, #0x0
  404c00:	csel	w0, w1, w0, lt  // lt = tstop
  404c04:	asr	w0, w0, #3
  404c08:	mov	w3, w0
  404c0c:	sxtw	x0, w3
  404c10:	ldr	x1, [sp, #32]
  404c14:	add	x0, x1, x0
  404c18:	ldrsb	w2, [x0]
  404c1c:	ldr	w0, [sp, #52]
  404c20:	negs	w1, w0
  404c24:	and	w0, w0, #0x7
  404c28:	and	w1, w1, #0x7
  404c2c:	csneg	w0, w0, w1, mi  // mi = first
  404c30:	mov	w1, #0x1                   	// #1
  404c34:	lsl	w0, w1, w0
  404c38:	sxtb	w1, w0
  404c3c:	sxtw	x0, w3
  404c40:	ldr	x3, [sp, #32]
  404c44:	add	x0, x3, x0
  404c48:	orr	w1, w2, w1
  404c4c:	sxtb	w1, w1
  404c50:	strb	w1, [x0]
  404c54:	str	xzr, [sp, #72]
  404c58:	ldr	x0, [sp, #56]
  404c5c:	cmp	x0, #0x0
  404c60:	b.eq	404c7c <ferror@plt+0x351c>  // b.none
  404c64:	ldr	x0, [sp, #56]
  404c68:	ldrsb	w0, [x0]
  404c6c:	cmp	w0, #0x0
  404c70:	b.eq	404ca8 <ferror@plt+0x3548>  // b.none
  404c74:	b	404c7c <ferror@plt+0x351c>
  404c78:	nop
  404c7c:	ldr	x0, [sp, #64]
  404c80:	add	x0, x0, #0x1
  404c84:	str	x0, [sp, #64]
  404c88:	ldr	x0, [sp, #64]
  404c8c:	cmp	x0, #0x0
  404c90:	b.eq	404cac <ferror@plt+0x354c>  // b.none
  404c94:	ldr	x0, [sp, #64]
  404c98:	ldrsb	w0, [x0]
  404c9c:	cmp	w0, #0x0
  404ca0:	b.ne	404b40 <ferror@plt+0x33e0>  // b.any
  404ca4:	b	404cac <ferror@plt+0x354c>
  404ca8:	nop
  404cac:	mov	w0, #0x0                   	// #0
  404cb0:	ldp	x29, x30, [sp], #80
  404cb4:	ret
  404cb8:	stp	x29, x30, [sp, #-80]!
  404cbc:	mov	x29, sp
  404cc0:	str	x0, [sp, #40]
  404cc4:	str	x1, [sp, #32]
  404cc8:	str	x2, [sp, #24]
  404ccc:	str	xzr, [sp, #72]
  404cd0:	ldr	x0, [sp, #40]
  404cd4:	cmp	x0, #0x0
  404cd8:	b.eq	404cf4 <ferror@plt+0x3594>  // b.none
  404cdc:	ldr	x0, [sp, #24]
  404ce0:	cmp	x0, #0x0
  404ce4:	b.eq	404cf4 <ferror@plt+0x3594>  // b.none
  404ce8:	ldr	x0, [sp, #32]
  404cec:	cmp	x0, #0x0
  404cf0:	b.ne	404cfc <ferror@plt+0x359c>  // b.any
  404cf4:	mov	w0, #0xffffffea            	// #-22
  404cf8:	b	404e30 <ferror@plt+0x36d0>
  404cfc:	ldr	x0, [sp, #40]
  404d00:	str	x0, [sp, #64]
  404d04:	b	404e08 <ferror@plt+0x36a8>
  404d08:	str	xzr, [sp, #56]
  404d0c:	ldr	x0, [sp, #72]
  404d10:	cmp	x0, #0x0
  404d14:	b.ne	404d20 <ferror@plt+0x35c0>  // b.any
  404d18:	ldr	x0, [sp, #64]
  404d1c:	str	x0, [sp, #72]
  404d20:	ldr	x0, [sp, #64]
  404d24:	ldrsb	w0, [x0]
  404d28:	cmp	w0, #0x2c
  404d2c:	b.ne	404d38 <ferror@plt+0x35d8>  // b.any
  404d30:	ldr	x0, [sp, #64]
  404d34:	str	x0, [sp, #56]
  404d38:	ldr	x0, [sp, #64]
  404d3c:	add	x0, x0, #0x1
  404d40:	ldrsb	w0, [x0]
  404d44:	cmp	w0, #0x0
  404d48:	b.ne	404d58 <ferror@plt+0x35f8>  // b.any
  404d4c:	ldr	x0, [sp, #64]
  404d50:	add	x0, x0, #0x1
  404d54:	str	x0, [sp, #56]
  404d58:	ldr	x0, [sp, #72]
  404d5c:	cmp	x0, #0x0
  404d60:	b.eq	404df8 <ferror@plt+0x3698>  // b.none
  404d64:	ldr	x0, [sp, #56]
  404d68:	cmp	x0, #0x0
  404d6c:	b.eq	404df8 <ferror@plt+0x3698>  // b.none
  404d70:	ldr	x1, [sp, #56]
  404d74:	ldr	x0, [sp, #72]
  404d78:	cmp	x1, x0
  404d7c:	b.hi	404d88 <ferror@plt+0x3628>  // b.pmore
  404d80:	mov	w0, #0xffffffff            	// #-1
  404d84:	b	404e30 <ferror@plt+0x36d0>
  404d88:	ldr	x1, [sp, #56]
  404d8c:	ldr	x0, [sp, #72]
  404d90:	sub	x0, x1, x0
  404d94:	ldr	x2, [sp, #24]
  404d98:	mov	x1, x0
  404d9c:	ldr	x0, [sp, #72]
  404da0:	blr	x2
  404da4:	str	x0, [sp, #48]
  404da8:	ldr	x0, [sp, #48]
  404dac:	cmp	x0, #0x0
  404db0:	b.ge	404dbc <ferror@plt+0x365c>  // b.tcont
  404db4:	ldr	x0, [sp, #48]
  404db8:	b	404e30 <ferror@plt+0x36d0>
  404dbc:	ldr	x0, [sp, #32]
  404dc0:	ldr	x1, [x0]
  404dc4:	ldr	x0, [sp, #48]
  404dc8:	orr	x1, x1, x0
  404dcc:	ldr	x0, [sp, #32]
  404dd0:	str	x1, [x0]
  404dd4:	str	xzr, [sp, #72]
  404dd8:	ldr	x0, [sp, #56]
  404ddc:	cmp	x0, #0x0
  404de0:	b.eq	404dfc <ferror@plt+0x369c>  // b.none
  404de4:	ldr	x0, [sp, #56]
  404de8:	ldrsb	w0, [x0]
  404dec:	cmp	w0, #0x0
  404df0:	b.eq	404e28 <ferror@plt+0x36c8>  // b.none
  404df4:	b	404dfc <ferror@plt+0x369c>
  404df8:	nop
  404dfc:	ldr	x0, [sp, #64]
  404e00:	add	x0, x0, #0x1
  404e04:	str	x0, [sp, #64]
  404e08:	ldr	x0, [sp, #64]
  404e0c:	cmp	x0, #0x0
  404e10:	b.eq	404e2c <ferror@plt+0x36cc>  // b.none
  404e14:	ldr	x0, [sp, #64]
  404e18:	ldrsb	w0, [x0]
  404e1c:	cmp	w0, #0x0
  404e20:	b.ne	404d08 <ferror@plt+0x35a8>  // b.any
  404e24:	b	404e2c <ferror@plt+0x36cc>
  404e28:	nop
  404e2c:	mov	w0, #0x0                   	// #0
  404e30:	ldp	x29, x30, [sp], #80
  404e34:	ret
  404e38:	stp	x29, x30, [sp, #-64]!
  404e3c:	mov	x29, sp
  404e40:	str	x0, [sp, #40]
  404e44:	str	x1, [sp, #32]
  404e48:	str	x2, [sp, #24]
  404e4c:	str	w3, [sp, #20]
  404e50:	str	xzr, [sp, #56]
  404e54:	ldr	x0, [sp, #40]
  404e58:	cmp	x0, #0x0
  404e5c:	b.ne	404e68 <ferror@plt+0x3708>  // b.any
  404e60:	mov	w0, #0x0                   	// #0
  404e64:	b	405044 <ferror@plt+0x38e4>
  404e68:	ldr	x0, [sp, #32]
  404e6c:	ldr	w1, [sp, #20]
  404e70:	str	w1, [x0]
  404e74:	ldr	x0, [sp, #32]
  404e78:	ldr	w1, [x0]
  404e7c:	ldr	x0, [sp, #24]
  404e80:	str	w1, [x0]
  404e84:	bl	4016e0 <__errno_location@plt>
  404e88:	str	wzr, [x0]
  404e8c:	ldr	x0, [sp, #40]
  404e90:	ldrsb	w0, [x0]
  404e94:	cmp	w0, #0x3a
  404e98:	b.ne	404f0c <ferror@plt+0x37ac>  // b.any
  404e9c:	ldr	x0, [sp, #40]
  404ea0:	add	x0, x0, #0x1
  404ea4:	str	x0, [sp, #40]
  404ea8:	add	x0, sp, #0x38
  404eac:	mov	w2, #0xa                   	// #10
  404eb0:	mov	x1, x0
  404eb4:	ldr	x0, [sp, #40]
  404eb8:	bl	401600 <strtol@plt>
  404ebc:	mov	w1, w0
  404ec0:	ldr	x0, [sp, #24]
  404ec4:	str	w1, [x0]
  404ec8:	bl	4016e0 <__errno_location@plt>
  404ecc:	ldr	w0, [x0]
  404ed0:	cmp	w0, #0x0
  404ed4:	b.ne	404f04 <ferror@plt+0x37a4>  // b.any
  404ed8:	ldr	x0, [sp, #56]
  404edc:	cmp	x0, #0x0
  404ee0:	b.eq	404f04 <ferror@plt+0x37a4>  // b.none
  404ee4:	ldr	x0, [sp, #56]
  404ee8:	ldrsb	w0, [x0]
  404eec:	cmp	w0, #0x0
  404ef0:	b.ne	404f04 <ferror@plt+0x37a4>  // b.any
  404ef4:	ldr	x0, [sp, #56]
  404ef8:	ldr	x1, [sp, #40]
  404efc:	cmp	x1, x0
  404f00:	b.ne	405040 <ferror@plt+0x38e0>  // b.any
  404f04:	mov	w0, #0xffffffff            	// #-1
  404f08:	b	405044 <ferror@plt+0x38e4>
  404f0c:	add	x0, sp, #0x38
  404f10:	mov	w2, #0xa                   	// #10
  404f14:	mov	x1, x0
  404f18:	ldr	x0, [sp, #40]
  404f1c:	bl	401600 <strtol@plt>
  404f20:	mov	w1, w0
  404f24:	ldr	x0, [sp, #32]
  404f28:	str	w1, [x0]
  404f2c:	ldr	x0, [sp, #32]
  404f30:	ldr	w1, [x0]
  404f34:	ldr	x0, [sp, #24]
  404f38:	str	w1, [x0]
  404f3c:	bl	4016e0 <__errno_location@plt>
  404f40:	ldr	w0, [x0]
  404f44:	cmp	w0, #0x0
  404f48:	b.ne	404f68 <ferror@plt+0x3808>  // b.any
  404f4c:	ldr	x0, [sp, #56]
  404f50:	cmp	x0, #0x0
  404f54:	b.eq	404f68 <ferror@plt+0x3808>  // b.none
  404f58:	ldr	x0, [sp, #56]
  404f5c:	ldr	x1, [sp, #40]
  404f60:	cmp	x1, x0
  404f64:	b.ne	404f70 <ferror@plt+0x3810>  // b.any
  404f68:	mov	w0, #0xffffffff            	// #-1
  404f6c:	b	405044 <ferror@plt+0x38e4>
  404f70:	ldr	x0, [sp, #56]
  404f74:	ldrsb	w0, [x0]
  404f78:	cmp	w0, #0x3a
  404f7c:	b.ne	404fa4 <ferror@plt+0x3844>  // b.any
  404f80:	ldr	x0, [sp, #56]
  404f84:	add	x0, x0, #0x1
  404f88:	ldrsb	w0, [x0]
  404f8c:	cmp	w0, #0x0
  404f90:	b.ne	404fa4 <ferror@plt+0x3844>  // b.any
  404f94:	ldr	x0, [sp, #24]
  404f98:	ldr	w1, [sp, #20]
  404f9c:	str	w1, [x0]
  404fa0:	b	405040 <ferror@plt+0x38e0>
  404fa4:	ldr	x0, [sp, #56]
  404fa8:	ldrsb	w0, [x0]
  404fac:	cmp	w0, #0x2d
  404fb0:	b.eq	404fc4 <ferror@plt+0x3864>  // b.none
  404fb4:	ldr	x0, [sp, #56]
  404fb8:	ldrsb	w0, [x0]
  404fbc:	cmp	w0, #0x3a
  404fc0:	b.ne	405040 <ferror@plt+0x38e0>  // b.any
  404fc4:	ldr	x0, [sp, #56]
  404fc8:	add	x0, x0, #0x1
  404fcc:	str	x0, [sp, #40]
  404fd0:	str	xzr, [sp, #56]
  404fd4:	bl	4016e0 <__errno_location@plt>
  404fd8:	str	wzr, [x0]
  404fdc:	add	x0, sp, #0x38
  404fe0:	mov	w2, #0xa                   	// #10
  404fe4:	mov	x1, x0
  404fe8:	ldr	x0, [sp, #40]
  404fec:	bl	401600 <strtol@plt>
  404ff0:	mov	w1, w0
  404ff4:	ldr	x0, [sp, #24]
  404ff8:	str	w1, [x0]
  404ffc:	bl	4016e0 <__errno_location@plt>
  405000:	ldr	w0, [x0]
  405004:	cmp	w0, #0x0
  405008:	b.ne	405038 <ferror@plt+0x38d8>  // b.any
  40500c:	ldr	x0, [sp, #56]
  405010:	cmp	x0, #0x0
  405014:	b.eq	405038 <ferror@plt+0x38d8>  // b.none
  405018:	ldr	x0, [sp, #56]
  40501c:	ldrsb	w0, [x0]
  405020:	cmp	w0, #0x0
  405024:	b.ne	405038 <ferror@plt+0x38d8>  // b.any
  405028:	ldr	x0, [sp, #56]
  40502c:	ldr	x1, [sp, #40]
  405030:	cmp	x1, x0
  405034:	b.ne	405040 <ferror@plt+0x38e0>  // b.any
  405038:	mov	w0, #0xffffffff            	// #-1
  40503c:	b	405044 <ferror@plt+0x38e4>
  405040:	mov	w0, #0x0                   	// #0
  405044:	ldp	x29, x30, [sp], #64
  405048:	ret
  40504c:	sub	sp, sp, #0x20
  405050:	str	x0, [sp, #8]
  405054:	str	x1, [sp]
  405058:	ldr	x0, [sp, #8]
  40505c:	str	x0, [sp, #24]
  405060:	ldr	x0, [sp]
  405064:	str	xzr, [x0]
  405068:	b	405078 <ferror@plt+0x3918>
  40506c:	ldr	x0, [sp, #24]
  405070:	add	x0, x0, #0x1
  405074:	str	x0, [sp, #24]
  405078:	ldr	x0, [sp, #24]
  40507c:	cmp	x0, #0x0
  405080:	b.eq	4050a8 <ferror@plt+0x3948>  // b.none
  405084:	ldr	x0, [sp, #24]
  405088:	ldrsb	w0, [x0]
  40508c:	cmp	w0, #0x2f
  405090:	b.ne	4050a8 <ferror@plt+0x3948>  // b.any
  405094:	ldr	x0, [sp, #24]
  405098:	add	x0, x0, #0x1
  40509c:	ldrsb	w0, [x0]
  4050a0:	cmp	w0, #0x2f
  4050a4:	b.eq	40506c <ferror@plt+0x390c>  // b.none
  4050a8:	ldr	x0, [sp, #24]
  4050ac:	cmp	x0, #0x0
  4050b0:	b.eq	4050c4 <ferror@plt+0x3964>  // b.none
  4050b4:	ldr	x0, [sp, #24]
  4050b8:	ldrsb	w0, [x0]
  4050bc:	cmp	w0, #0x0
  4050c0:	b.ne	4050cc <ferror@plt+0x396c>  // b.any
  4050c4:	mov	x0, #0x0                   	// #0
  4050c8:	b	40512c <ferror@plt+0x39cc>
  4050cc:	ldr	x0, [sp]
  4050d0:	mov	x1, #0x1                   	// #1
  4050d4:	str	x1, [x0]
  4050d8:	ldr	x0, [sp, #24]
  4050dc:	add	x0, x0, #0x1
  4050e0:	str	x0, [sp, #16]
  4050e4:	b	405108 <ferror@plt+0x39a8>
  4050e8:	ldr	x0, [sp]
  4050ec:	ldr	x0, [x0]
  4050f0:	add	x1, x0, #0x1
  4050f4:	ldr	x0, [sp]
  4050f8:	str	x1, [x0]
  4050fc:	ldr	x0, [sp, #16]
  405100:	add	x0, x0, #0x1
  405104:	str	x0, [sp, #16]
  405108:	ldr	x0, [sp, #16]
  40510c:	ldrsb	w0, [x0]
  405110:	cmp	w0, #0x0
  405114:	b.eq	405128 <ferror@plt+0x39c8>  // b.none
  405118:	ldr	x0, [sp, #16]
  40511c:	ldrsb	w0, [x0]
  405120:	cmp	w0, #0x2f
  405124:	b.ne	4050e8 <ferror@plt+0x3988>  // b.any
  405128:	ldr	x0, [sp, #24]
  40512c:	add	sp, sp, #0x20
  405130:	ret
  405134:	stp	x29, x30, [sp, #-64]!
  405138:	mov	x29, sp
  40513c:	str	x0, [sp, #24]
  405140:	str	x1, [sp, #16]
  405144:	b	405244 <ferror@plt+0x3ae4>
  405148:	add	x0, sp, #0x28
  40514c:	mov	x1, x0
  405150:	ldr	x0, [sp, #24]
  405154:	bl	40504c <ferror@plt+0x38ec>
  405158:	str	x0, [sp, #56]
  40515c:	add	x0, sp, #0x20
  405160:	mov	x1, x0
  405164:	ldr	x0, [sp, #16]
  405168:	bl	40504c <ferror@plt+0x38ec>
  40516c:	str	x0, [sp, #48]
  405170:	ldr	x1, [sp, #40]
  405174:	ldr	x0, [sp, #32]
  405178:	add	x0, x1, x0
  40517c:	cmp	x0, #0x0
  405180:	b.ne	40518c <ferror@plt+0x3a2c>  // b.any
  405184:	mov	w0, #0x1                   	// #1
  405188:	b	405260 <ferror@plt+0x3b00>
  40518c:	ldr	x1, [sp, #40]
  405190:	ldr	x0, [sp, #32]
  405194:	add	x0, x1, x0
  405198:	cmp	x0, #0x1
  40519c:	b.ne	4051e0 <ferror@plt+0x3a80>  // b.any
  4051a0:	ldr	x0, [sp, #56]
  4051a4:	cmp	x0, #0x0
  4051a8:	b.eq	4051bc <ferror@plt+0x3a5c>  // b.none
  4051ac:	ldr	x0, [sp, #56]
  4051b0:	ldrsb	w0, [x0]
  4051b4:	cmp	w0, #0x2f
  4051b8:	b.eq	4051d8 <ferror@plt+0x3a78>  // b.none
  4051bc:	ldr	x0, [sp, #48]
  4051c0:	cmp	x0, #0x0
  4051c4:	b.eq	4051e0 <ferror@plt+0x3a80>  // b.none
  4051c8:	ldr	x0, [sp, #48]
  4051cc:	ldrsb	w0, [x0]
  4051d0:	cmp	w0, #0x2f
  4051d4:	b.ne	4051e0 <ferror@plt+0x3a80>  // b.any
  4051d8:	mov	w0, #0x1                   	// #1
  4051dc:	b	405260 <ferror@plt+0x3b00>
  4051e0:	ldr	x0, [sp, #56]
  4051e4:	cmp	x0, #0x0
  4051e8:	b.eq	40525c <ferror@plt+0x3afc>  // b.none
  4051ec:	ldr	x0, [sp, #48]
  4051f0:	cmp	x0, #0x0
  4051f4:	b.eq	40525c <ferror@plt+0x3afc>  // b.none
  4051f8:	ldr	x1, [sp, #40]
  4051fc:	ldr	x0, [sp, #32]
  405200:	cmp	x1, x0
  405204:	b.ne	40525c <ferror@plt+0x3afc>  // b.any
  405208:	ldr	x0, [sp, #40]
  40520c:	mov	x2, x0
  405210:	ldr	x1, [sp, #48]
  405214:	ldr	x0, [sp, #56]
  405218:	bl	4014e0 <strncmp@plt>
  40521c:	cmp	w0, #0x0
  405220:	b.ne	40525c <ferror@plt+0x3afc>  // b.any
  405224:	ldr	x0, [sp, #40]
  405228:	ldr	x1, [sp, #56]
  40522c:	add	x0, x1, x0
  405230:	str	x0, [sp, #24]
  405234:	ldr	x0, [sp, #32]
  405238:	ldr	x1, [sp, #48]
  40523c:	add	x0, x1, x0
  405240:	str	x0, [sp, #16]
  405244:	ldr	x0, [sp, #24]
  405248:	cmp	x0, #0x0
  40524c:	b.eq	40525c <ferror@plt+0x3afc>  // b.none
  405250:	ldr	x0, [sp, #16]
  405254:	cmp	x0, #0x0
  405258:	b.ne	405148 <ferror@plt+0x39e8>  // b.any
  40525c:	mov	w0, #0x0                   	// #0
  405260:	ldp	x29, x30, [sp], #64
  405264:	ret
  405268:	stp	x29, x30, [sp, #-64]!
  40526c:	mov	x29, sp
  405270:	str	x0, [sp, #40]
  405274:	str	x1, [sp, #32]
  405278:	str	x2, [sp, #24]
  40527c:	ldr	x0, [sp, #40]
  405280:	cmp	x0, #0x0
  405284:	b.ne	4052a4 <ferror@plt+0x3b44>  // b.any
  405288:	ldr	x0, [sp, #32]
  40528c:	cmp	x0, #0x0
  405290:	b.ne	4052a4 <ferror@plt+0x3b44>  // b.any
  405294:	adrp	x0, 406000 <ferror@plt+0x48a0>
  405298:	add	x0, x0, #0x330
  40529c:	bl	401530 <strdup@plt>
  4052a0:	b	4053c8 <ferror@plt+0x3c68>
  4052a4:	ldr	x0, [sp, #40]
  4052a8:	cmp	x0, #0x0
  4052ac:	b.ne	4052c0 <ferror@plt+0x3b60>  // b.any
  4052b0:	ldr	x1, [sp, #24]
  4052b4:	ldr	x0, [sp, #32]
  4052b8:	bl	401630 <strndup@plt>
  4052bc:	b	4053c8 <ferror@plt+0x3c68>
  4052c0:	ldr	x0, [sp, #32]
  4052c4:	cmp	x0, #0x0
  4052c8:	b.ne	4052d8 <ferror@plt+0x3b78>  // b.any
  4052cc:	ldr	x0, [sp, #40]
  4052d0:	bl	401530 <strdup@plt>
  4052d4:	b	4053c8 <ferror@plt+0x3c68>
  4052d8:	ldr	x0, [sp, #40]
  4052dc:	cmp	x0, #0x0
  4052e0:	b.ne	405304 <ferror@plt+0x3ba4>  // b.any
  4052e4:	adrp	x0, 406000 <ferror@plt+0x48a0>
  4052e8:	add	x3, x0, #0x390
  4052ec:	mov	w2, #0x383                 	// #899
  4052f0:	adrp	x0, 406000 <ferror@plt+0x48a0>
  4052f4:	add	x1, x0, #0x338
  4052f8:	adrp	x0, 406000 <ferror@plt+0x48a0>
  4052fc:	add	x0, x0, #0x348
  405300:	bl	4016d0 <__assert_fail@plt>
  405304:	ldr	x0, [sp, #32]
  405308:	cmp	x0, #0x0
  40530c:	b.ne	405330 <ferror@plt+0x3bd0>  // b.any
  405310:	adrp	x0, 406000 <ferror@plt+0x48a0>
  405314:	add	x3, x0, #0x390
  405318:	mov	w2, #0x384                 	// #900
  40531c:	adrp	x0, 406000 <ferror@plt+0x48a0>
  405320:	add	x1, x0, #0x338
  405324:	adrp	x0, 406000 <ferror@plt+0x48a0>
  405328:	add	x0, x0, #0x350
  40532c:	bl	4016d0 <__assert_fail@plt>
  405330:	ldr	x0, [sp, #40]
  405334:	bl	4013e0 <strlen@plt>
  405338:	str	x0, [sp, #56]
  40533c:	ldr	x0, [sp, #56]
  405340:	mvn	x0, x0
  405344:	ldr	x1, [sp, #24]
  405348:	cmp	x1, x0
  40534c:	b.ls	405358 <ferror@plt+0x3bf8>  // b.plast
  405350:	mov	x0, #0x0                   	// #0
  405354:	b	4053c8 <ferror@plt+0x3c68>
  405358:	ldr	x1, [sp, #56]
  40535c:	ldr	x0, [sp, #24]
  405360:	add	x0, x1, x0
  405364:	add	x0, x0, #0x1
  405368:	bl	4014c0 <malloc@plt>
  40536c:	str	x0, [sp, #48]
  405370:	ldr	x0, [sp, #48]
  405374:	cmp	x0, #0x0
  405378:	b.ne	405384 <ferror@plt+0x3c24>  // b.any
  40537c:	mov	x0, #0x0                   	// #0
  405380:	b	4053c8 <ferror@plt+0x3c68>
  405384:	ldr	x2, [sp, #56]
  405388:	ldr	x1, [sp, #40]
  40538c:	ldr	x0, [sp, #48]
  405390:	bl	4013b0 <memcpy@plt>
  405394:	ldr	x1, [sp, #48]
  405398:	ldr	x0, [sp, #56]
  40539c:	add	x0, x1, x0
  4053a0:	ldr	x2, [sp, #24]
  4053a4:	ldr	x1, [sp, #32]
  4053a8:	bl	4013b0 <memcpy@plt>
  4053ac:	ldr	x1, [sp, #56]
  4053b0:	ldr	x0, [sp, #24]
  4053b4:	add	x0, x1, x0
  4053b8:	ldr	x1, [sp, #48]
  4053bc:	add	x0, x1, x0
  4053c0:	strb	wzr, [x0]
  4053c4:	ldr	x0, [sp, #48]
  4053c8:	ldp	x29, x30, [sp], #64
  4053cc:	ret
  4053d0:	stp	x29, x30, [sp, #-32]!
  4053d4:	mov	x29, sp
  4053d8:	str	x0, [sp, #24]
  4053dc:	str	x1, [sp, #16]
  4053e0:	ldr	x0, [sp, #16]
  4053e4:	cmp	x0, #0x0
  4053e8:	b.eq	4053f8 <ferror@plt+0x3c98>  // b.none
  4053ec:	ldr	x0, [sp, #16]
  4053f0:	bl	4013e0 <strlen@plt>
  4053f4:	b	4053fc <ferror@plt+0x3c9c>
  4053f8:	mov	x0, #0x0                   	// #0
  4053fc:	mov	x2, x0
  405400:	ldr	x1, [sp, #16]
  405404:	ldr	x0, [sp, #24]
  405408:	bl	405268 <ferror@plt+0x3b08>
  40540c:	ldp	x29, x30, [sp], #32
  405410:	ret
  405414:	stp	x29, x30, [sp, #-304]!
  405418:	mov	x29, sp
  40541c:	str	x0, [sp, #56]
  405420:	str	x1, [sp, #48]
  405424:	str	x2, [sp, #256]
  405428:	str	x3, [sp, #264]
  40542c:	str	x4, [sp, #272]
  405430:	str	x5, [sp, #280]
  405434:	str	x6, [sp, #288]
  405438:	str	x7, [sp, #296]
  40543c:	str	q0, [sp, #128]
  405440:	str	q1, [sp, #144]
  405444:	str	q2, [sp, #160]
  405448:	str	q3, [sp, #176]
  40544c:	str	q4, [sp, #192]
  405450:	str	q5, [sp, #208]
  405454:	str	q6, [sp, #224]
  405458:	str	q7, [sp, #240]
  40545c:	add	x0, sp, #0x130
  405460:	str	x0, [sp, #80]
  405464:	add	x0, sp, #0x130
  405468:	str	x0, [sp, #88]
  40546c:	add	x0, sp, #0x100
  405470:	str	x0, [sp, #96]
  405474:	mov	w0, #0xffffffd0            	// #-48
  405478:	str	w0, [sp, #104]
  40547c:	mov	w0, #0xffffff80            	// #-128
  405480:	str	w0, [sp, #108]
  405484:	add	x2, sp, #0x10
  405488:	add	x3, sp, #0x50
  40548c:	ldp	x0, x1, [x3]
  405490:	stp	x0, x1, [x2]
  405494:	ldp	x0, x1, [x3, #16]
  405498:	stp	x0, x1, [x2, #16]
  40549c:	add	x1, sp, #0x10
  4054a0:	add	x0, sp, #0x48
  4054a4:	mov	x2, x1
  4054a8:	ldr	x1, [sp, #48]
  4054ac:	bl	401620 <vasprintf@plt>
  4054b0:	str	w0, [sp, #124]
  4054b4:	ldr	w0, [sp, #124]
  4054b8:	cmp	w0, #0x0
  4054bc:	b.ge	4054c8 <ferror@plt+0x3d68>  // b.tcont
  4054c0:	mov	x0, #0x0                   	// #0
  4054c4:	b	4054f0 <ferror@plt+0x3d90>
  4054c8:	ldr	x0, [sp, #72]
  4054cc:	ldrsw	x1, [sp, #124]
  4054d0:	mov	x2, x1
  4054d4:	mov	x1, x0
  4054d8:	ldr	x0, [sp, #56]
  4054dc:	bl	405268 <ferror@plt+0x3b08>
  4054e0:	str	x0, [sp, #112]
  4054e4:	ldr	x0, [sp, #72]
  4054e8:	bl	401610 <free@plt>
  4054ec:	ldr	x0, [sp, #112]
  4054f0:	ldp	x29, x30, [sp], #304
  4054f4:	ret
  4054f8:	stp	x29, x30, [sp, #-48]!
  4054fc:	mov	x29, sp
  405500:	str	x0, [sp, #24]
  405504:	str	x1, [sp, #16]
  405508:	str	wzr, [sp, #44]
  40550c:	str	wzr, [sp, #40]
  405510:	b	40557c <ferror@plt+0x3e1c>
  405514:	ldr	w0, [sp, #44]
  405518:	cmp	w0, #0x0
  40551c:	b.eq	405528 <ferror@plt+0x3dc8>  // b.none
  405520:	str	wzr, [sp, #44]
  405524:	b	405570 <ferror@plt+0x3e10>
  405528:	ldrsw	x0, [sp, #40]
  40552c:	ldr	x1, [sp, #24]
  405530:	add	x0, x1, x0
  405534:	ldrsb	w0, [x0]
  405538:	cmp	w0, #0x5c
  40553c:	b.ne	40554c <ferror@plt+0x3dec>  // b.any
  405540:	mov	w0, #0x1                   	// #1
  405544:	str	w0, [sp, #44]
  405548:	b	405570 <ferror@plt+0x3e10>
  40554c:	ldrsw	x0, [sp, #40]
  405550:	ldr	x1, [sp, #24]
  405554:	add	x0, x1, x0
  405558:	ldrsb	w0, [x0]
  40555c:	mov	w1, w0
  405560:	ldr	x0, [sp, #16]
  405564:	bl	401650 <strchr@plt>
  405568:	cmp	x0, #0x0
  40556c:	b.ne	405598 <ferror@plt+0x3e38>  // b.any
  405570:	ldr	w0, [sp, #40]
  405574:	add	w0, w0, #0x1
  405578:	str	w0, [sp, #40]
  40557c:	ldrsw	x0, [sp, #40]
  405580:	ldr	x1, [sp, #24]
  405584:	add	x0, x1, x0
  405588:	ldrsb	w0, [x0]
  40558c:	cmp	w0, #0x0
  405590:	b.ne	405514 <ferror@plt+0x3db4>  // b.any
  405594:	b	40559c <ferror@plt+0x3e3c>
  405598:	nop
  40559c:	ldr	w1, [sp, #40]
  4055a0:	ldr	w0, [sp, #44]
  4055a4:	sub	w0, w1, w0
  4055a8:	sxtw	x0, w0
  4055ac:	ldp	x29, x30, [sp], #48
  4055b0:	ret
  4055b4:	stp	x29, x30, [sp, #-64]!
  4055b8:	mov	x29, sp
  4055bc:	str	x0, [sp, #40]
  4055c0:	str	x1, [sp, #32]
  4055c4:	str	x2, [sp, #24]
  4055c8:	str	w3, [sp, #20]
  4055cc:	ldr	x0, [sp, #40]
  4055d0:	ldr	x0, [x0]
  4055d4:	str	x0, [sp, #56]
  4055d8:	ldr	x0, [sp, #56]
  4055dc:	ldrsb	w0, [x0]
  4055e0:	cmp	w0, #0x0
  4055e4:	b.ne	405624 <ferror@plt+0x3ec4>  // b.any
  4055e8:	ldr	x0, [sp, #40]
  4055ec:	ldr	x0, [x0]
  4055f0:	ldrsb	w0, [x0]
  4055f4:	cmp	w0, #0x0
  4055f8:	b.eq	40561c <ferror@plt+0x3ebc>  // b.none
  4055fc:	adrp	x0, 406000 <ferror@plt+0x48a0>
  405600:	add	x3, x0, #0x3a0
  405604:	mov	w2, #0x3c6                 	// #966
  405608:	adrp	x0, 406000 <ferror@plt+0x48a0>
  40560c:	add	x1, x0, #0x338
  405610:	adrp	x0, 406000 <ferror@plt+0x48a0>
  405614:	add	x0, x0, #0x358
  405618:	bl	4016d0 <__assert_fail@plt>
  40561c:	mov	x0, #0x0                   	// #0
  405620:	b	405854 <ferror@plt+0x40f4>
  405624:	ldr	x1, [sp, #24]
  405628:	ldr	x0, [sp, #56]
  40562c:	bl	401640 <strspn@plt>
  405630:	mov	x1, x0
  405634:	ldr	x0, [sp, #56]
  405638:	add	x0, x0, x1
  40563c:	str	x0, [sp, #56]
  405640:	ldr	x0, [sp, #56]
  405644:	ldrsb	w0, [x0]
  405648:	cmp	w0, #0x0
  40564c:	b.ne	405664 <ferror@plt+0x3f04>  // b.any
  405650:	ldr	x0, [sp, #40]
  405654:	ldr	x1, [sp, #56]
  405658:	str	x1, [x0]
  40565c:	mov	x0, #0x0                   	// #0
  405660:	b	405854 <ferror@plt+0x40f4>
  405664:	ldr	w0, [sp, #20]
  405668:	cmp	w0, #0x0
  40566c:	b.eq	405788 <ferror@plt+0x4028>  // b.none
  405670:	ldr	x0, [sp, #56]
  405674:	ldrsb	w0, [x0]
  405678:	mov	w1, w0
  40567c:	adrp	x0, 406000 <ferror@plt+0x48a0>
  405680:	add	x0, x0, #0x368
  405684:	bl	401650 <strchr@plt>
  405688:	cmp	x0, #0x0
  40568c:	b.eq	405788 <ferror@plt+0x4028>  // b.none
  405690:	ldr	x0, [sp, #56]
  405694:	ldrsb	w0, [x0]
  405698:	strb	w0, [sp, #48]
  40569c:	strb	wzr, [sp, #49]
  4056a0:	ldr	x0, [sp, #56]
  4056a4:	add	x0, x0, #0x1
  4056a8:	add	x1, sp, #0x30
  4056ac:	bl	4054f8 <ferror@plt+0x3d98>
  4056b0:	mov	x1, x0
  4056b4:	ldr	x0, [sp, #32]
  4056b8:	str	x1, [x0]
  4056bc:	ldr	x0, [sp, #32]
  4056c0:	ldr	x0, [x0]
  4056c4:	add	x0, x0, #0x1
  4056c8:	ldr	x1, [sp, #56]
  4056cc:	add	x0, x1, x0
  4056d0:	ldrsb	w0, [x0]
  4056d4:	cmp	w0, #0x0
  4056d8:	b.eq	40574c <ferror@plt+0x3fec>  // b.none
  4056dc:	ldr	x0, [sp, #32]
  4056e0:	ldr	x0, [x0]
  4056e4:	add	x0, x0, #0x1
  4056e8:	ldr	x1, [sp, #56]
  4056ec:	add	x0, x1, x0
  4056f0:	ldrsb	w1, [x0]
  4056f4:	ldrsb	w0, [sp, #48]
  4056f8:	cmp	w1, w0
  4056fc:	b.ne	40574c <ferror@plt+0x3fec>  // b.any
  405700:	ldr	x0, [sp, #32]
  405704:	ldr	x0, [x0]
  405708:	add	x0, x0, #0x2
  40570c:	ldr	x1, [sp, #56]
  405710:	add	x0, x1, x0
  405714:	ldrsb	w0, [x0]
  405718:	cmp	w0, #0x0
  40571c:	b.eq	405760 <ferror@plt+0x4000>  // b.none
  405720:	ldr	x0, [sp, #32]
  405724:	ldr	x0, [x0]
  405728:	add	x0, x0, #0x2
  40572c:	ldr	x1, [sp, #56]
  405730:	add	x0, x1, x0
  405734:	ldrsb	w0, [x0]
  405738:	mov	w1, w0
  40573c:	ldr	x0, [sp, #24]
  405740:	bl	401650 <strchr@plt>
  405744:	cmp	x0, #0x0
  405748:	b.ne	405760 <ferror@plt+0x4000>  // b.any
  40574c:	ldr	x0, [sp, #40]
  405750:	ldr	x1, [sp, #56]
  405754:	str	x1, [x0]
  405758:	mov	x0, #0x0                   	// #0
  40575c:	b	405854 <ferror@plt+0x40f4>
  405760:	ldr	x0, [sp, #56]
  405764:	add	x1, x0, #0x1
  405768:	str	x1, [sp, #56]
  40576c:	ldr	x1, [sp, #32]
  405770:	ldr	x1, [x1]
  405774:	add	x1, x1, #0x2
  405778:	add	x1, x0, x1
  40577c:	ldr	x0, [sp, #40]
  405780:	str	x1, [x0]
  405784:	b	405850 <ferror@plt+0x40f0>
  405788:	ldr	w0, [sp, #20]
  40578c:	cmp	w0, #0x0
  405790:	b.eq	405820 <ferror@plt+0x40c0>  // b.none
  405794:	ldr	x1, [sp, #24]
  405798:	ldr	x0, [sp, #56]
  40579c:	bl	4054f8 <ferror@plt+0x3d98>
  4057a0:	mov	x1, x0
  4057a4:	ldr	x0, [sp, #32]
  4057a8:	str	x1, [x0]
  4057ac:	ldr	x0, [sp, #32]
  4057b0:	ldr	x0, [x0]
  4057b4:	ldr	x1, [sp, #56]
  4057b8:	add	x0, x1, x0
  4057bc:	ldrsb	w0, [x0]
  4057c0:	cmp	w0, #0x0
  4057c4:	b.eq	405804 <ferror@plt+0x40a4>  // b.none
  4057c8:	ldr	x0, [sp, #32]
  4057cc:	ldr	x0, [x0]
  4057d0:	ldr	x1, [sp, #56]
  4057d4:	add	x0, x1, x0
  4057d8:	ldrsb	w0, [x0]
  4057dc:	mov	w1, w0
  4057e0:	ldr	x0, [sp, #24]
  4057e4:	bl	401650 <strchr@plt>
  4057e8:	cmp	x0, #0x0
  4057ec:	b.ne	405804 <ferror@plt+0x40a4>  // b.any
  4057f0:	ldr	x0, [sp, #40]
  4057f4:	ldr	x1, [sp, #56]
  4057f8:	str	x1, [x0]
  4057fc:	mov	x0, #0x0                   	// #0
  405800:	b	405854 <ferror@plt+0x40f4>
  405804:	ldr	x0, [sp, #32]
  405808:	ldr	x0, [x0]
  40580c:	ldr	x1, [sp, #56]
  405810:	add	x1, x1, x0
  405814:	ldr	x0, [sp, #40]
  405818:	str	x1, [x0]
  40581c:	b	405850 <ferror@plt+0x40f0>
  405820:	ldr	x1, [sp, #24]
  405824:	ldr	x0, [sp, #56]
  405828:	bl	4016b0 <strcspn@plt>
  40582c:	mov	x1, x0
  405830:	ldr	x0, [sp, #32]
  405834:	str	x1, [x0]
  405838:	ldr	x0, [sp, #32]
  40583c:	ldr	x0, [x0]
  405840:	ldr	x1, [sp, #56]
  405844:	add	x1, x1, x0
  405848:	ldr	x0, [sp, #40]
  40584c:	str	x1, [x0]
  405850:	ldr	x0, [sp, #56]
  405854:	ldp	x29, x30, [sp], #64
  405858:	ret
  40585c:	stp	x29, x30, [sp, #-48]!
  405860:	mov	x29, sp
  405864:	str	x0, [sp, #24]
  405868:	ldr	x0, [sp, #24]
  40586c:	bl	401510 <fgetc@plt>
  405870:	str	w0, [sp, #44]
  405874:	ldr	w0, [sp, #44]
  405878:	cmn	w0, #0x1
  40587c:	b.ne	405888 <ferror@plt+0x4128>  // b.any
  405880:	mov	w0, #0x1                   	// #1
  405884:	b	405898 <ferror@plt+0x4138>
  405888:	ldr	w0, [sp, #44]
  40588c:	cmp	w0, #0xa
  405890:	b.ne	405868 <ferror@plt+0x4108>  // b.any
  405894:	mov	w0, #0x0                   	// #0
  405898:	ldp	x29, x30, [sp], #48
  40589c:	ret
  4058a0:	sub	sp, sp, #0x20
  4058a4:	str	x0, [sp, #8]
  4058a8:	str	x1, [sp]
  4058ac:	ldr	x0, [sp, #8]
  4058b0:	cmp	x0, #0x0
  4058b4:	b.ne	4058c0 <ferror@plt+0x4160>  // b.any
  4058b8:	mov	x0, #0x0                   	// #0
  4058bc:	b	405908 <ferror@plt+0x41a8>
  4058c0:	ldr	x0, [sp, #8]
  4058c4:	ldr	x0, [x0]
  4058c8:	str	x0, [sp, #24]
  4058cc:	b	4058f8 <ferror@plt+0x4198>
  4058d0:	ldr	x0, [sp, #24]
  4058d4:	ldr	x0, [x0]
  4058d8:	ldr	x1, [sp]
  4058dc:	cmp	x1, x0
  4058e0:	b.ne	4058ec <ferror@plt+0x418c>  // b.any
  4058e4:	ldr	x0, [sp, #24]
  4058e8:	b	405908 <ferror@plt+0x41a8>
  4058ec:	ldr	x0, [sp, #24]
  4058f0:	ldr	x0, [x0, #16]
  4058f4:	str	x0, [sp, #24]
  4058f8:	ldr	x0, [sp, #24]
  4058fc:	cmp	x0, #0x0
  405900:	b.ne	4058d0 <ferror@plt+0x4170>  // b.any
  405904:	mov	x0, #0x0                   	// #0
  405908:	add	sp, sp, #0x20
  40590c:	ret
  405910:	stp	x29, x30, [sp, #-16]!
  405914:	mov	x29, sp
  405918:	mov	x1, #0x10                  	// #16
  40591c:	mov	x0, #0x1                   	// #1
  405920:	bl	401520 <calloc@plt>
  405924:	ldp	x29, x30, [sp], #16
  405928:	ret
  40592c:	stp	x29, x30, [sp, #-48]!
  405930:	mov	x29, sp
  405934:	str	x0, [sp, #24]
  405938:	ldr	x0, [sp, #24]
  40593c:	ldr	x0, [x0]
  405940:	str	x0, [sp, #40]
  405944:	b	405970 <ferror@plt+0x4210>
  405948:	ldr	x0, [sp, #40]
  40594c:	ldr	x0, [x0, #16]
  405950:	str	x0, [sp, #32]
  405954:	ldr	x0, [sp, #40]
  405958:	ldr	x0, [x0, #8]
  40595c:	bl	401610 <free@plt>
  405960:	ldr	x0, [sp, #40]
  405964:	bl	401610 <free@plt>
  405968:	ldr	x0, [sp, #32]
  40596c:	str	x0, [sp, #40]
  405970:	ldr	x0, [sp, #40]
  405974:	cmp	x0, #0x0
  405978:	b.ne	405948 <ferror@plt+0x41e8>  // b.any
  40597c:	ldr	x0, [sp, #24]
  405980:	bl	401610 <free@plt>
  405984:	nop
  405988:	ldp	x29, x30, [sp], #48
  40598c:	ret
  405990:	sub	sp, sp, #0x450
  405994:	stp	x29, x30, [sp]
  405998:	mov	x29, sp
  40599c:	str	x0, [sp, #40]
  4059a0:	str	x1, [sp, #32]
  4059a4:	str	x2, [sp, #24]
  4059a8:	str	wzr, [sp, #1092]
  4059ac:	mov	x1, #0x18                  	// #24
  4059b0:	mov	x0, #0x1                   	// #1
  4059b4:	bl	401520 <calloc@plt>
  4059b8:	str	x0, [sp, #1080]
  4059bc:	ldr	x0, [sp, #1080]
  4059c0:	cmp	x0, #0x0
  4059c4:	b.eq	405b40 <ferror@plt+0x43e0>  // b.none
  4059c8:	ldr	x0, [sp, #1080]
  4059cc:	ldr	x1, [sp, #24]
  4059d0:	str	x1, [x0]
  4059d4:	ldr	x0, [sp, #32]
  4059d8:	cmp	x0, #0x0
  4059dc:	b.eq	405a1c <ferror@plt+0x42bc>  // b.none
  4059e0:	add	x0, sp, #0x30
  4059e4:	mov	x2, #0x100                 	// #256
  4059e8:	ldr	x1, [sp, #32]
  4059ec:	bl	401400 <mbstowcs@plt>
  4059f0:	cmp	x0, #0x0
  4059f4:	b.eq	405a10 <ferror@plt+0x42b0>  // b.none
  4059f8:	str	wzr, [sp, #1072]
  4059fc:	add	x0, sp, #0x30
  405a00:	mov	x1, #0x100                 	// #256
  405a04:	bl	4014d0 <wcswidth@plt>
  405a08:	str	w0, [sp, #1092]
  405a0c:	b	405a1c <ferror@plt+0x42bc>
  405a10:	ldr	x0, [sp, #32]
  405a14:	bl	4013e0 <strlen@plt>
  405a18:	str	w0, [sp, #1092]
  405a1c:	ldr	w0, [sp, #1092]
  405a20:	cmp	w0, #0x0
  405a24:	b.le	405a58 <ferror@plt+0x42f8>
  405a28:	ldr	x0, [sp, #32]
  405a2c:	bl	401530 <strdup@plt>
  405a30:	mov	x1, x0
  405a34:	ldr	x0, [sp, #1080]
  405a38:	str	x1, [x0, #8]
  405a3c:	ldr	x0, [sp, #1080]
  405a40:	ldr	x0, [x0, #8]
  405a44:	cmp	x0, #0x0
  405a48:	b.ne	405a88 <ferror@plt+0x4328>  // b.any
  405a4c:	ldr	x0, [sp, #1080]
  405a50:	bl	401610 <free@plt>
  405a54:	b	405b44 <ferror@plt+0x43e4>
  405a58:	ldr	x0, [sp, #1080]
  405a5c:	add	x3, x0, #0x8
  405a60:	ldr	x2, [sp, #24]
  405a64:	adrp	x0, 406000 <ferror@plt+0x48a0>
  405a68:	add	x1, x0, #0x3a8
  405a6c:	mov	x0, x3
  405a70:	bl	401480 <asprintf@plt>
  405a74:	cmp	w0, #0x0
  405a78:	b.ge	405a88 <ferror@plt+0x4328>  // b.tcont
  405a7c:	ldr	x0, [sp, #1080]
  405a80:	bl	401610 <free@plt>
  405a84:	b	405b44 <ferror@plt+0x43e4>
  405a88:	ldr	x0, [sp, #40]
  405a8c:	ldr	x0, [x0]
  405a90:	str	x0, [sp, #1096]
  405a94:	b	405aa4 <ferror@plt+0x4344>
  405a98:	ldr	x0, [sp, #1096]
  405a9c:	ldr	x0, [x0, #16]
  405aa0:	str	x0, [sp, #1096]
  405aa4:	ldr	x0, [sp, #1096]
  405aa8:	cmp	x0, #0x0
  405aac:	b.eq	405ac0 <ferror@plt+0x4360>  // b.none
  405ab0:	ldr	x0, [sp, #1096]
  405ab4:	ldr	x0, [x0, #16]
  405ab8:	cmp	x0, #0x0
  405abc:	b.ne	405a98 <ferror@plt+0x4338>  // b.any
  405ac0:	ldr	x0, [sp, #1096]
  405ac4:	cmp	x0, #0x0
  405ac8:	b.eq	405adc <ferror@plt+0x437c>  // b.none
  405acc:	ldr	x0, [sp, #1096]
  405ad0:	ldr	x1, [sp, #1080]
  405ad4:	str	x1, [x0, #16]
  405ad8:	b	405ae8 <ferror@plt+0x4388>
  405adc:	ldr	x0, [sp, #40]
  405ae0:	ldr	x1, [sp, #1080]
  405ae4:	str	x1, [x0]
  405ae8:	ldr	w0, [sp, #1092]
  405aec:	cmp	w0, #0x0
  405af0:	b.gt	405b1c <ferror@plt+0x43bc>
  405af4:	ldr	x0, [sp, #1080]
  405af8:	ldr	x0, [x0, #8]
  405afc:	cmp	x0, #0x0
  405b00:	b.eq	405b14 <ferror@plt+0x43b4>  // b.none
  405b04:	ldr	x0, [sp, #1080]
  405b08:	ldr	x0, [x0, #8]
  405b0c:	bl	4013e0 <strlen@plt>
  405b10:	b	405b18 <ferror@plt+0x43b8>
  405b14:	mov	w0, #0x0                   	// #0
  405b18:	str	w0, [sp, #1092]
  405b1c:	ldr	x0, [sp, #40]
  405b20:	ldr	w0, [x0, #8]
  405b24:	ldr	w2, [sp, #1092]
  405b28:	ldr	w1, [sp, #1092]
  405b2c:	cmp	w2, w0
  405b30:	csel	w1, w1, w0, ge  // ge = tcont
  405b34:	ldr	x0, [sp, #40]
  405b38:	str	w1, [x0, #8]
  405b3c:	b	405b44 <ferror@plt+0x43e4>
  405b40:	nop
  405b44:	ldp	x29, x30, [sp]
  405b48:	add	sp, sp, #0x450
  405b4c:	ret
  405b50:	stp	x29, x30, [sp, #-48]!
  405b54:	mov	x29, sp
  405b58:	str	x0, [sp, #24]
  405b5c:	str	x1, [sp, #16]
  405b60:	ldr	x1, [sp, #16]
  405b64:	ldr	x0, [sp, #24]
  405b68:	bl	4058a0 <ferror@plt+0x4140>
  405b6c:	str	x0, [sp, #40]
  405b70:	ldr	x0, [sp, #40]
  405b74:	cmp	x0, #0x0
  405b78:	b.ne	405bb4 <ferror@plt+0x4454>  // b.any
  405b7c:	ldr	x0, [sp, #16]
  405b80:	bl	4015d0 <getpwuid@plt>
  405b84:	str	x0, [sp, #32]
  405b88:	ldr	x0, [sp, #32]
  405b8c:	cmp	x0, #0x0
  405b90:	b.eq	405ba0 <ferror@plt+0x4440>  // b.none
  405b94:	ldr	x0, [sp, #32]
  405b98:	ldr	x0, [x0]
  405b9c:	b	405ba4 <ferror@plt+0x4444>
  405ba0:	mov	x0, #0x0                   	// #0
  405ba4:	ldr	x2, [sp, #16]
  405ba8:	mov	x1, x0
  405bac:	ldr	x0, [sp, #24]
  405bb0:	bl	405990 <ferror@plt+0x4230>
  405bb4:	nop
  405bb8:	ldp	x29, x30, [sp], #48
  405bbc:	ret
  405bc0:	stp	x29, x30, [sp, #-48]!
  405bc4:	mov	x29, sp
  405bc8:	str	x0, [sp, #24]
  405bcc:	str	x1, [sp, #16]
  405bd0:	ldr	x1, [sp, #16]
  405bd4:	ldr	x0, [sp, #24]
  405bd8:	bl	4058a0 <ferror@plt+0x4140>
  405bdc:	str	x0, [sp, #40]
  405be0:	ldr	x0, [sp, #40]
  405be4:	cmp	x0, #0x0
  405be8:	b.ne	405c24 <ferror@plt+0x44c4>  // b.any
  405bec:	ldr	x0, [sp, #16]
  405bf0:	bl	401710 <getgrgid@plt>
  405bf4:	str	x0, [sp, #32]
  405bf8:	ldr	x0, [sp, #32]
  405bfc:	cmp	x0, #0x0
  405c00:	b.eq	405c10 <ferror@plt+0x44b0>  // b.none
  405c04:	ldr	x0, [sp, #32]
  405c08:	ldr	x0, [x0]
  405c0c:	b	405c14 <ferror@plt+0x44b4>
  405c10:	mov	x0, #0x0                   	// #0
  405c14:	ldr	x2, [sp, #16]
  405c18:	mov	x1, x0
  405c1c:	ldr	x0, [sp, #24]
  405c20:	bl	405990 <ferror@plt+0x4230>
  405c24:	nop
  405c28:	ldp	x29, x30, [sp], #48
  405c2c:	ret
  405c30:	stp	x29, x30, [sp, #-64]!
  405c34:	mov	x29, sp
  405c38:	stp	x19, x20, [sp, #16]
  405c3c:	adrp	x20, 417000 <ferror@plt+0x158a0>
  405c40:	add	x20, x20, #0xdf0
  405c44:	stp	x21, x22, [sp, #32]
  405c48:	adrp	x21, 417000 <ferror@plt+0x158a0>
  405c4c:	add	x21, x21, #0xde8
  405c50:	sub	x20, x20, x21
  405c54:	mov	w22, w0
  405c58:	stp	x23, x24, [sp, #48]
  405c5c:	mov	x23, x1
  405c60:	mov	x24, x2
  405c64:	bl	401370 <memcpy@plt-0x40>
  405c68:	cmp	xzr, x20, asr #3
  405c6c:	b.eq	405c98 <ferror@plt+0x4538>  // b.none
  405c70:	asr	x20, x20, #3
  405c74:	mov	x19, #0x0                   	// #0
  405c78:	ldr	x3, [x21, x19, lsl #3]
  405c7c:	mov	x2, x24
  405c80:	add	x19, x19, #0x1
  405c84:	mov	x1, x23
  405c88:	mov	w0, w22
  405c8c:	blr	x3
  405c90:	cmp	x20, x19
  405c94:	b.ne	405c78 <ferror@plt+0x4518>  // b.any
  405c98:	ldp	x19, x20, [sp, #16]
  405c9c:	ldp	x21, x22, [sp, #32]
  405ca0:	ldp	x23, x24, [sp, #48]
  405ca4:	ldp	x29, x30, [sp], #64
  405ca8:	ret
  405cac:	nop
  405cb0:	ret
  405cb4:	nop
  405cb8:	adrp	x2, 418000 <ferror@plt+0x168a0>
  405cbc:	mov	x1, #0x0                   	// #0
  405cc0:	ldr	x2, [x2, #488]
  405cc4:	b	401460 <__cxa_atexit@plt>
  405cc8:	mov	x2, x1
  405ccc:	mov	x1, x0
  405cd0:	mov	w0, #0x0                   	// #0
  405cd4:	b	401700 <__xstat@plt>
  405cd8:	mov	x2, x1
  405cdc:	mov	x1, x0
  405ce0:	mov	w0, #0x0                   	// #0
  405ce4:	b	401680 <__lxstat@plt>

Disassembly of section .fini:

0000000000405ce8 <.fini>:
  405ce8:	stp	x29, x30, [sp, #-16]!
  405cec:	mov	x29, sp
  405cf0:	ldp	x29, x30, [sp], #16
  405cf4:	ret
