
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2021.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'edabk' on host 'edabk-HP-280-Pro-G8-Microtower-PC' (Linux_x86_64 version 5.15.0-92-generic) on Sun Jan 28 18:24:08 +07 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/edabk/cu_cai_2k1/CNN_VAE/test_serial'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset line_buffer_code_C 
INFO: [HLS 200-10] Opening and resetting project '/home/edabk/cu_cai_2k1/CNN_VAE/test_serial/line_buffer_code_C'.
WARNING: [HLS 200-40] No /home/edabk/cu_cai_2k1/CNN_VAE/test_serial/line_buffer_code_C/solution1/solution1.aps file found.
INFO: [HLS 200-1510] Running: add_files model.cpp 
INFO: [HLS 200-10] Adding design file 'model.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb test.cpp 
INFO: [HLS 200-10] Adding test bench file 'test.cpp' to the project
INFO: [HLS 200-1510] Running: set_top CNN 
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/edabk/cu_cai_2k1/CNN_VAE/test_serial/line_buffer_code_C/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /home/edabk/cu_cai_2k1/CNN_VAE/test_serial/line_buffer_code_C/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1510] Running: create_clock -period 6.66 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.66ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../test.cpp in debug mode
   Compiling ../../../../model.cpp in debug mode
   Generating csim.exe
 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
        0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
        0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
        0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
        0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
        0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
        0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
        0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
        0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
        0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
        0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
        0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
        0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
        0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
        0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
        0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
        0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
        0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
        0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
        0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
        0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
        0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
        0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
        0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
        0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
        0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
        0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
        0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
       INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.56 seconds. CPU system time: 0.26 seconds. Elapsed time: 0.91 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.117 GB.
INFO: [HLS 200-10] Analyzing design file 'model.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'output_conv7' (model.cpp:8:393)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.45 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.49 seconds; current allocated memory: 208.773 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'relu(double)' into 'void convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>(int, int, int, double*, double*, double const*, double*)' (./CNN.h:29:0)
INFO: [HLS 214-178] Inlining function 'relu(double)' into 'void convolution<double, double, double, double, 14, 14, 1, 8, 14, 14, 3, 3, 1, 1>(int, int, int, double*, double*, double const*, double*)' (./CNN.h:29:0)
INFO: [HLS 214-178] Inlining function 'relu(double)' into 'void convolution<double, double, double, double, 7, 7, 8, 8, 7, 7, 3, 3, 1, 1>(int, int, int, double*, double*, double const*, double*)' (./CNN.h:29:0)
INFO: [HLS 214-178] Inlining function 'relu(double)' into 'void convolution<double, double, double, double, 4, 4, 8, 8, 4, 4, 3, 3, 1, 1>(int, int, int, double*, double*, double const*, double*)' (./CNN.h:29:0)
INFO: [HLS 214-178] Inlining function 'relu(double)' into 'void convolution<double, double, double, double, 8, 8, 8, 8, 8, 8, 3, 3, 1, 1>(int, int, int, double*, double*, double const*, double*)' (./CNN.h:29:0)
INFO: [HLS 214-178] Inlining function 'relu(double)' into 'void convolution<double, double, double, double, 8, 8, 8, 16, 14, 14, 3, 3, 1, 0>(int, int, int, double*, double*, double const*, double*)' (./CNN.h:29:0)
INFO: [HLS 214-178] Inlining function 'relu(double)' into 'void convolution<double, double, double, double, 28, 28, 16, 1, 28, 28, 3, 3, 1, 0>(int, int, int, double*, double*, double const*, double*)' (./CNN.h:29:0)
INFO: [HLS 214-178] Inlining function 'void max_pooling<double, double, 16, 28, 28, 14, 14, 2, 1>(int, int, double*, double*)' into 'CNN(int, int, int, double*, double*, double*, double*, double*, double*, double*, double*, double*, double*, double*, double*, double*, double*)' (model.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'void max_pooling<double, double, 8, 14, 14, 7, 7, 2, 1>(int, int, double*, double*)' into 'CNN(int, int, int, double*, double*, double*, double*, double*, double*, double*, double*, double*, double*, double*, double*, double*, double*)' (model.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'void max_pooling<double, double, 8, 7, 7, 4, 4, 2, 1>(int, int, double*, double*)' into 'CNN(int, int, int, double*, double*, double*, double*, double*, double*, double*, double*, double*, double*, double*, double*, double*, double*)' (model.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'void upsampling<double, double, 8, 4, 4, 8, 8, 2, 2>(int, int, double*, double*)' into 'CNN(int, int, int, double*, double*, double*, double*, double*, double*, double*, double*, double*, double*, double*, double*, double*, double*)' (model.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'void upsampling<double, double, 8, 8, 8, 8, 8, 2, 2>(int, int, double*, double*)' into 'CNN(int, int, int, double*, double*, double*, double*, double*, double*, double*, double*, double*, double*, double*, double*, double*, double*)' (model.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'void upsampling<double, double, 14, 14, 16, 28, 28, 2, 2>(int, int, double*, double*)' into 'CNN(int, int, int, double*, double*, double*, double*, double*, double*, double*, double*, double*, double*, double*, double*, double*, double*)' (model.cpp:8:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.68 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.91 seconds; current allocated memory: 210.645 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 210.645 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 213.238 MB.
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-21] ./CNN.h:146: The GCC/LLVM intrinsic function 'stacksave' is not supported, only a subset of intrinsics is supported, please check the coding style guide for more information.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.33 seconds. CPU system time: 0.44 seconds. Elapsed time: 4.61 seconds; current allocated memory: -928.988 MB.
command 'ap_source' returned error code
    while executing
"source run_hls.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $arg] "

INFO: [HLS 200-112] Total CPU user time: 7.54 seconds. Total CPU system time: 1.12 seconds. Total elapsed time: 6.85 seconds; peak allocated memory: 1.117 GB.
INFO: [Common 17-206] Exiting vitis_hls at Sun Jan 28 18:24:15 2024...
