// Cava auto-generated SystemVerilog. Do not hand edit.
module aes_shift_rows(
  input logic [3:0][3:0][7:0]data_i, 
  input logic op_i, 
  output logic [3:0][3:0][7:0]data_o
  );

  timeunit 1ns; timeprecision 1ns;

logic [3:0][7:0]v0;
logic [3:0][7:0]v1;
logic [3:0][7:0]v2;
logic [3:0][7:0]v3;
logic [3:0][7:0]v4;
logic [3:0][7:0]v5;
logic [3:0][7:0]v6;
logic [3:0][7:0]v7;
logic [3:0][7:0]v8;
logic [3:0][7:0]v9;
logic [3:0][7:0]v10;
logic [3:0][7:0]v11;
logic [3:0][7:0]v12;
logic [3:0][7:0]v13;
logic [3:0][7:0]v14;
logic [3:0][7:0]v15;
logic [7:0]v16;
logic [7:0]v17;
logic [7:0]v18;
logic [7:0]v19;
logic [7:0]v20;
logic [7:0]v21;
logic [7:0]v22;
logic [7:0]v23;
logic [7:0]v24;
logic [7:0]v25;
logic [7:0]v26;
logic [7:0]v27;
logic [7:0]v28;
logic [7:0]v29;
logic [7:0]v30;
logic [7:0]v31;
logic [3:0][7:0]v32;
logic [7:0]v33;
logic [7:0]v34;
logic [7:0]v35;
logic [7:0]v36;
logic [7:0]v37;
logic [7:0]v38;
logic [7:0]v39;
logic [7:0]v40;
logic [7:0]v41;
logic [7:0]v42;
logic [7:0]v43;
logic [7:0]v44;
logic [7:0]v45;
logic [7:0]v46;
logic [7:0]v47;
logic [7:0]v48;
logic [3:0][7:0]v49;
logic [7:0]v50;
logic [7:0]v51;
logic [7:0]v52;
logic [7:0]v53;
logic [7:0]v54;
logic [7:0]v55;
logic [7:0]v56;
logic [7:0]v57;
logic [7:0]v58;
logic [7:0]v59;
logic [7:0]v60;
logic [7:0]v61;
logic [7:0]v62;
logic [7:0]v63;
logic [7:0]v64;
logic [7:0]v65;
logic [3:0][7:0]v66;
logic [1:0][3:0][7:0]v67;
logic [0:0]v68;
logic [3:0][7:0]v69;
logic [7:0]v70;
logic [7:0]v71;
logic [7:0]v72;
logic [7:0]v73;
logic [7:0]v74;
logic [7:0]v75;
logic [7:0]v76;
logic [7:0]v77;
logic [7:0]v78;
logic [7:0]v79;
logic [7:0]v80;
logic [7:0]v81;
logic [7:0]v82;
logic [7:0]v83;
logic [7:0]v84;
logic [7:0]v85;
logic [3:0][7:0]v86;
logic [7:0]v87;
logic [7:0]v88;
logic [7:0]v89;
logic [7:0]v90;
logic [7:0]v91;
logic [7:0]v92;
logic [7:0]v93;
logic [7:0]v94;
logic [7:0]v95;
logic [7:0]v96;
logic [7:0]v97;
logic [7:0]v98;
logic [7:0]v99;
logic [7:0]v100;
logic [7:0]v101;
logic [7:0]v102;
logic [3:0][7:0]v103;
logic [1:0][3:0][7:0]v104;
logic [0:0]v105;
logic [3:0][7:0]v106;
logic [3:0][3:0][7:0]v107;

  assign data_o = v107;
  assign v107 = {v106, v32, v69, v0};
  assign v106 = v104[v105];
  assign v105 = {op_i};
  assign v104 = {v103, v86};
  assign v103 = {v99, v98, v93, v88};
  assign v102 = v15[3];
  assign v101 = v15[2];
  assign v100 = v15[1];
  assign v99 = v15[0];
  assign v98 = v15[3];
  assign v97 = v15[2];
  assign v96 = v15[1];
  assign v95 = v15[0];
  assign v94 = v15[3];
  assign v93 = v15[2];
  assign v92 = v15[1];
  assign v91 = v15[0];
  assign v90 = v15[3];
  assign v89 = v15[2];
  assign v88 = v15[1];
  assign v87 = v15[0];
  assign v86 = {v84, v79, v74, v73};
  assign v85 = v15[3];
  assign v84 = v15[2];
  assign v83 = v15[1];
  assign v82 = v15[0];
  assign v81 = v15[3];
  assign v80 = v15[2];
  assign v79 = v15[1];
  assign v78 = v15[0];
  assign v77 = v15[3];
  assign v76 = v15[2];
  assign v75 = v15[1];
  assign v74 = v15[0];
  assign v73 = v15[3];
  assign v72 = v15[2];
  assign v71 = v15[1];
  assign v70 = v15[0];
  assign v69 = v67[v68];
  assign v68 = {op_i};
  assign v67 = {v66, v49};
  assign v66 = {v64, v59, v54, v53};
  assign v65 = v5[3];
  assign v64 = v5[2];
  assign v63 = v5[1];
  assign v62 = v5[0];
  assign v61 = v5[3];
  assign v60 = v5[2];
  assign v59 = v5[1];
  assign v58 = v5[0];
  assign v57 = v5[3];
  assign v56 = v5[2];
  assign v55 = v5[1];
  assign v54 = v5[0];
  assign v53 = v5[3];
  assign v52 = v5[2];
  assign v51 = v5[1];
  assign v50 = v5[0];
  assign v49 = {v45, v44, v39, v34};
  assign v48 = v5[3];
  assign v47 = v5[2];
  assign v46 = v5[1];
  assign v45 = v5[0];
  assign v44 = v5[3];
  assign v43 = v5[2];
  assign v42 = v5[1];
  assign v41 = v5[0];
  assign v40 = v5[3];
  assign v39 = v5[2];
  assign v38 = v5[1];
  assign v37 = v5[0];
  assign v36 = v5[3];
  assign v35 = v5[2];
  assign v34 = v5[1];
  assign v33 = v5[0];
  assign v32 = {v29, v24, v23, v18};
  assign v31 = v10[3];
  assign v30 = v10[2];
  assign v29 = v10[1];
  assign v28 = v10[0];
  assign v27 = v10[3];
  assign v26 = v10[2];
  assign v25 = v10[1];
  assign v24 = v10[0];
  assign v23 = v10[3];
  assign v22 = v10[2];
  assign v21 = v10[1];
  assign v20 = v10[0];
  assign v19 = v10[3];
  assign v18 = v10[2];
  assign v17 = v10[1];
  assign v16 = v10[0];
  assign v15 = data_i[3];
  assign v14 = data_i[2];
  assign v13 = data_i[1];
  assign v12 = data_i[0];
  assign v11 = data_i[3];
  assign v10 = data_i[2];
  assign v9 = data_i[1];
  assign v8 = data_i[0];
  assign v7 = data_i[3];
  assign v6 = data_i[2];
  assign v5 = data_i[1];
  assign v4 = data_i[0];
  assign v3 = data_i[3];
  assign v2 = data_i[2];
  assign v1 = data_i[1];
  assign v0 = data_i[0];

endmodule

