

================================================================
== Vivado HLS Report for 'karastuba_mul_templa_2'
================================================================
* Date:           Fri Jun  5 20:26:56 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.616 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      393|      447| 1.179 us | 1.341 us |  393|  447|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       16|       16|         3|          2|          1|     8|    yes   |
        |- Loop 2  |       16|       16|         3|          2|          1|     8|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3
  * Pipeline-1: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 2
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 2, D = 3, States = { 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 9 7 
7 --> 8 
8 --> 6 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.95>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add0_digits_data_V = alloca [8 x i64], align 8" [multest.cc:233]   --->   Operation 11 'alloca' 'add0_digits_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%add1_digits_data_V = alloca [8 x i64], align 8" [multest.cc:234]   --->   Operation 12 'alloca' 'add1_digits_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 13 [1/1] (0.95ns)   --->   "br label %.preheader.i" [multest.cc:54->multest.cc:238]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.95>

State 2 <SV = 1> <Delay = 1.34>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%p_088_0_i = phi i2 [ %trunc_ln, %hls_label_29 ], [ 0, %0 ]" [multest.cc:62->multest.cc:238]   --->   Operation 14 'phi' 'p_088_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_0_i = phi i4 [ %i, %hls_label_29 ], [ 0, %0 ]"   --->   Operation 15 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.82ns)   --->   "%icmp_ln54 = icmp eq i4 %i_0_i, -8" [multest.cc:54->multest.cc:238]   --->   Operation 16 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.87ns)   --->   "%i = add i4 %i_0_i, 1" [multest.cc:54->multest.cc:238]   --->   Operation 18 'add' 'i' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %.preheader.i4.preheader, label %hls_label_29" [multest.cc:54->multest.cc:238]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i4 %i_0_i to i64" [multest.cc:59->multest.cc:238]   --->   Operation 20 'zext' 'zext_ln59' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%lhs0_tmp_digits_data = getelementptr [8 x i64]* %lhs0_tmp_digits_data_V, i64 0, i64 %zext_ln59" [multest.cc:59->multest.cc:238]   --->   Operation 21 'getelementptr' 'lhs0_tmp_digits_data' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (0.70ns)   --->   "%lhs0_tmp_digits_data_1 = load i64* %lhs0_tmp_digits_data, align 8" [multest.cc:59->multest.cc:238]   --->   Operation 22 'load' 'lhs0_tmp_digits_data_1' <Predicate = (!icmp_ln54)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%lhs1_tmp_digits_data = getelementptr [8 x i64]* %lhs1_tmp_digits_data_V, i64 0, i64 %zext_ln59" [multest.cc:60->multest.cc:238]   --->   Operation 23 'getelementptr' 'lhs1_tmp_digits_data' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (0.70ns)   --->   "%lhs1_tmp_digits_data_1 = load i64* %lhs1_tmp_digits_data, align 8" [multest.cc:60->multest.cc:238]   --->   Operation 24 'load' 'lhs1_tmp_digits_data_1' <Predicate = (!icmp_ln54)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 2.61>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i2 %p_088_0_i to i65" [multest.cc:54->multest.cc:238]   --->   Operation 25 'zext' 'zext_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (0.70ns)   --->   "%lhs0_tmp_digits_data_1 = load i64* %lhs0_tmp_digits_data, align 8" [multest.cc:59->multest.cc:238]   --->   Operation 26 'load' 'lhs0_tmp_digits_data_1' <Predicate = (!icmp_ln54)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i64 %lhs0_tmp_digits_data_1 to i65" [multest.cc:60->multest.cc:238]   --->   Operation 27 'zext' 'zext_ln209' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 28 [1/2] (0.70ns)   --->   "%lhs1_tmp_digits_data_1 = load i64* %lhs1_tmp_digits_data, align 8" [multest.cc:60->multest.cc:238]   --->   Operation 28 'load' 'lhs1_tmp_digits_data_1' <Predicate = (!icmp_ln54)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln700_11 = zext i2 %p_088_0_i to i64" [multest.cc:59->multest.cc:238]   --->   Operation 29 'zext' 'zext_ln700_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.64ns)   --->   "%add_ln700 = add i65 %zext_ln209, %zext_ln54" [multest.cc:59->multest.cc:238]   --->   Operation 30 'add' 'add_ln700' <Predicate = (!icmp_ln54)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_6 = add i64 %lhs1_tmp_digits_data_1, %zext_ln700_11" [multest.cc:61->multest.cc:238]   --->   Operation 31 'add' 'add_ln209_6' <Predicate = (!icmp_ln54)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 32 [1/1] (1.20ns) (root node of TernaryAdder)   --->   "%add_ln209 = add i64 %add_ln209_6, %lhs0_tmp_digits_data_1" [multest.cc:61->multest.cc:238]   --->   Operation 32 'add' 'add_ln209' <Predicate = (!icmp_ln54)> <Delay = 1.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%add0_digits_data_V_a = getelementptr [8 x i64]* %add0_digits_data_V, i64 0, i64 %zext_ln59" [multest.cc:61->multest.cc:238]   --->   Operation 33 'getelementptr' 'add0_digits_data_V_a' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.70ns)   --->   "store i64 %add_ln209, i64* %add0_digits_data_V_a, align 8" [multest.cc:61->multest.cc:238]   --->   Operation 34 'store' <Predicate = (!icmp_ln54)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str53)" [multest.cc:55->multest.cc:238]   --->   Operation 35 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:56->multest.cc:238]   --->   Operation 36 'specpipeline' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i64 %lhs1_tmp_digits_data_1 to i66" [multest.cc:59->multest.cc:238]   --->   Operation 37 'zext' 'zext_ln700' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln700_12 = zext i65 %add_ln700 to i66" [multest.cc:59->multest.cc:238]   --->   Operation 38 'zext' 'zext_ln700_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.64ns)   --->   "%tmp_V = add i66 %zext_ln700_12, %zext_ln700" [multest.cc:60->multest.cc:238]   --->   Operation 39 'add' 'tmp_V' <Predicate = (!icmp_ln54)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln = call i2 @_ssdm_op_PartSelect.i2.i66.i32.i32(i66 %tmp_V, i32 64, i32 65)" [multest.cc:62->multest.cc:238]   --->   Operation 40 'partselect' 'trunc_ln' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str53, i32 %tmp_i)" [multest.cc:63->multest.cc:238]   --->   Operation 41 'specregionend' 'empty_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br label %.preheader.i" [multest.cc:54->multest.cc:238]   --->   Operation 42 'br' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.95>
ST_5 : Operation 43 [1/1] (0.95ns)   --->   "br label %.preheader.i4" [multest.cc:54->multest.cc:239]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.95>

State 6 <SV = 3> <Delay = 1.34>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%p_088_0_i1 = phi i2 [ %trunc_ln858_3, %hls_label_291 ], [ 0, %.preheader.i4.preheader ]" [multest.cc:62->multest.cc:239]   --->   Operation 44 'phi' 'p_088_0_i1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%i_0_i2 = phi i4 [ %i_2, %hls_label_291 ], [ 0, %.preheader.i4.preheader ]"   --->   Operation 45 'phi' 'i_0_i2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.82ns)   --->   "%icmp_ln54_1 = icmp eq i4 %i_0_i2, -8" [multest.cc:54->multest.cc:239]   --->   Operation 46 'icmp' 'icmp_ln54_1' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 47 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.87ns)   --->   "%i_2 = add i4 %i_0_i2, 1" [multest.cc:54->multest.cc:239]   --->   Operation 48 'add' 'i_2' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54_1, label %"add_I_O<Bignum<8, 64>, Bignum<8, 64> >.exit23", label %hls_label_291" [multest.cc:54->multest.cc:239]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i4 %i_0_i2 to i64" [multest.cc:59->multest.cc:239]   --->   Operation 50 'zext' 'zext_ln59_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%rhs0_tmp_digits_data = getelementptr [8 x i64]* %rhs0_tmp_digits_data_V, i64 0, i64 %zext_ln59_1" [multest.cc:59->multest.cc:239]   --->   Operation 51 'getelementptr' 'rhs0_tmp_digits_data' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_6 : Operation 52 [2/2] (0.70ns)   --->   "%rhs0_tmp_digits_data_1 = load i64* %rhs0_tmp_digits_data, align 8" [multest.cc:59->multest.cc:239]   --->   Operation 52 'load' 'rhs0_tmp_digits_data_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%rhs1_tmp_digits_data = getelementptr [8 x i64]* %rhs1_tmp_digits_data_V, i64 0, i64 %zext_ln59_1" [multest.cc:60->multest.cc:239]   --->   Operation 53 'getelementptr' 'rhs1_tmp_digits_data' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_6 : Operation 54 [2/2] (0.70ns)   --->   "%rhs1_tmp_digits_data_1 = load i64* %rhs1_tmp_digits_data, align 8" [multest.cc:60->multest.cc:239]   --->   Operation 54 'load' 'rhs1_tmp_digits_data_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 7 <SV = 4> <Delay = 2.61>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i2 %p_088_0_i1 to i65" [multest.cc:54->multest.cc:239]   --->   Operation 55 'zext' 'zext_ln54_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_7 : Operation 56 [1/2] (0.70ns)   --->   "%rhs0_tmp_digits_data_1 = load i64* %rhs0_tmp_digits_data, align 8" [multest.cc:59->multest.cc:239]   --->   Operation 56 'load' 'rhs0_tmp_digits_data_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i64 %rhs0_tmp_digits_data_1 to i65" [multest.cc:60->multest.cc:239]   --->   Operation 57 'zext' 'zext_ln209_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_7 : Operation 58 [1/2] (0.70ns)   --->   "%rhs1_tmp_digits_data_1 = load i64* %rhs1_tmp_digits_data, align 8" [multest.cc:60->multest.cc:239]   --->   Operation 58 'load' 'rhs1_tmp_digits_data_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln700_14 = zext i2 %p_088_0_i1 to i64" [multest.cc:59->multest.cc:239]   --->   Operation 59 'zext' 'zext_ln700_14' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (1.64ns)   --->   "%add_ln700_7 = add i65 %zext_ln209_1, %zext_ln54_1" [multest.cc:59->multest.cc:239]   --->   Operation 60 'add' 'add_ln700_7' <Predicate = (!icmp_ln54_1)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_7 = add i64 %rhs1_tmp_digits_data_1, %zext_ln700_14" [multest.cc:61->multest.cc:239]   --->   Operation 61 'add' 'add_ln209_7' <Predicate = (!icmp_ln54_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 62 [1/1] (1.20ns) (root node of TernaryAdder)   --->   "%add_ln209_4 = add i64 %add_ln209_7, %rhs0_tmp_digits_data_1" [multest.cc:61->multest.cc:239]   --->   Operation 62 'add' 'add_ln209_4' <Predicate = (!icmp_ln54_1)> <Delay = 1.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%add1_digits_data_V_a = getelementptr [8 x i64]* %add1_digits_data_V, i64 0, i64 %zext_ln59_1" [multest.cc:61->multest.cc:239]   --->   Operation 63 'getelementptr' 'add1_digits_data_V_a' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.70ns)   --->   "store i64 %add_ln209_4, i64* %add1_digits_data_V_a, align 8" [multest.cc:61->multest.cc:239]   --->   Operation 64 'store' <Predicate = (!icmp_ln54_1)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 8 <SV = 5> <Delay = 1.64>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_i5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str53)" [multest.cc:55->multest.cc:239]   --->   Operation 65 'specregionbegin' 'tmp_i5' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:56->multest.cc:239]   --->   Operation 66 'specpipeline' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln700_13 = zext i64 %rhs1_tmp_digits_data_1 to i66" [multest.cc:59->multest.cc:239]   --->   Operation 67 'zext' 'zext_ln700_13' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln700_15 = zext i65 %add_ln700_7 to i66" [multest.cc:59->multest.cc:239]   --->   Operation 68 'zext' 'zext_ln700_15' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (1.64ns)   --->   "%tmp_V_6 = add i66 %zext_ln700_15, %zext_ln700_13" [multest.cc:60->multest.cc:239]   --->   Operation 69 'add' 'tmp_V_6' <Predicate = (!icmp_ln54_1)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln858_3 = call i2 @_ssdm_op_PartSelect.i2.i66.i32.i32(i66 %tmp_V_6, i32 64, i32 65)" [multest.cc:62->multest.cc:239]   --->   Operation 70 'partselect' 'trunc_ln858_3' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str53, i32 %tmp_i5)" [multest.cc:63->multest.cc:239]   --->   Operation 71 'specregionend' 'empty_18' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader.i4" [multest.cc:54->multest.cc:239]   --->   Operation 72 'br' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 73 [2/2] (0.00ns)   --->   "%res_tmp_bits_write_a = call fastcc i4 @mul_I_O(i2 %p_088_0_i, [8 x i64]* %add0_digits_data_V, i2 %p_088_0_i1, [8 x i64]* %add1_digits_data_V, [16 x i64]* %cross_mul_digits_data_V)" [multest.cc:220->multest.cc:241]   --->   Operation 73 'call' 'res_tmp_bits_write_a' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 5> <Delay = 1.49>
ST_10 : Operation 74 [1/2] (1.49ns)   --->   "%res_tmp_bits_write_a = call fastcc i4 @mul_I_O(i2 %p_088_0_i, [8 x i64]* %add0_digits_data_V, i2 %p_088_0_i1, [8 x i64]* %add1_digits_data_V, [16 x i64]* %cross_mul_digits_data_V)" [multest.cc:220->multest.cc:241]   --->   Operation 74 'call' 'res_tmp_bits_write_a' <Predicate = true> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "ret i4 %res_tmp_bits_write_a" [multest.cc:242]   --->   Operation 75 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.375ns.

 <State 1>: 0.952ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_088_0_i', multest.cc:62->multest.cc:238) with incoming values : ('trunc_ln', multest.cc:62->multest.cc:238) [10]  (0.952 ns)

 <State 2>: 1.34ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln54', multest.cc:54->multest.cc:238) [12]  (0.825 ns)
	blocking operation 0.517 ns on control path)

 <State 3>: 2.62ns
The critical path consists of the following:
	'load' operation ('lhs0_tmp_digits_data_1', multest.cc:59->multest.cc:238) on array 'lhs0_tmp_digits_data_V' [22]  (0.706 ns)
	'add' operation ('add_ln209', multest.cc:61->multest.cc:238) [32]  (1.2 ns)
	'store' operation ('store_ln61', multest.cc:61->multest.cc:238) of variable 'add_ln209', multest.cc:61->multest.cc:238 on array 'add0.digits.data.V', multest.cc:233 [34]  (0.706 ns)

 <State 4>: 1.64ns
The critical path consists of the following:
	'add' operation ('tmp.V', multest.cc:60->multest.cc:238) [30]  (1.64 ns)

 <State 5>: 0.952ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_088_0_i1', multest.cc:62->multest.cc:239) with incoming values : ('trunc_ln858_3', multest.cc:62->multest.cc:239) [41]  (0.952 ns)

 <State 6>: 1.34ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln54_1', multest.cc:54->multest.cc:239) [43]  (0.825 ns)
	blocking operation 0.517 ns on control path)

 <State 7>: 2.62ns
The critical path consists of the following:
	'load' operation ('rhs0_tmp_digits_data_1', multest.cc:59->multest.cc:239) on array 'rhs0_tmp_digits_data_V' [53]  (0.706 ns)
	'add' operation ('add_ln209_4', multest.cc:61->multest.cc:239) [63]  (1.2 ns)
	'store' operation ('store_ln61', multest.cc:61->multest.cc:239) of variable 'add_ln209_4', multest.cc:61->multest.cc:239 on array 'w.digits.data.V', multest.cc:234 [65]  (0.706 ns)

 <State 8>: 1.64ns
The critical path consists of the following:
	'add' operation ('tmp.V', multest.cc:60->multest.cc:239) [61]  (1.64 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 1.49ns
The critical path consists of the following:
	'call' operation ('res_tmp_bits_write_a', multest.cc:220->multest.cc:241) to 'mul_I_O' [70]  (1.49 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
