

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    1 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              3072:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      owf # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_reg_sharing_approach                    4 # Approach used register sharing (default=3)
-gpgpu_reg_share_thersh_hold                  0.1 # Thresh hold factor used for sharing (default=0.5)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                    0 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  114 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat             5000000:0 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 575.0:575.0:575.0:750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    0 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    1 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 575000000.000000:575000000.000000:575000000.000000:750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000173913043478:0.00000000173913043478:0.00000000173913043478:0.00000000133333333333
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
442c9f2c3b9cccada29ef6144321737b  /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/CP/benchmarks/cp/build/cuda_short/cp
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=src/cuda_short/main.cu
self exe links to: /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/CP/benchmarks/cp/build/cuda_short/cp
Running md5sum using "md5sum /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/CP/benchmarks/cp/build/cuda_short/cp "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/CP/benchmarks/cp/build/cuda_short/cp > _cuobjdump_complete_output_ARjvex"
Parsing file _cuobjdump_complete_output_ARjvex
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: src/cuda_short/main.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: src/cuda_short/main.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_10
Adding identifier: src/cuda_short/cuenergy_pre8_coalesce.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: src/cuda_short/cuenergy_pre8_coalesce.cu
Done parsing!!!
GPGPU-Sim: WARNING: Capability >= 20 are not supported in PTXPlus
	Setting forced_max_capability to 19
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=src/cuda_short/cuenergy_pre8_coalesce.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z7cenergyifPf : hostFun 0x0x401da8, fat_cubin_handle = 2
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant0" from 0x100 to 0xfb00 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "constant1_Z7cenergyifPf" from 0xfb00 to 0xfb04 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "atominfo" from 0xfb80 to 0x1f580 (global memory space) 3
GPGPU-Sim PTX: moving "atominfo" from 0xfb80 to 0x100 (constant0+0)
GPGPU-Sim PTX: PTX uses two scalar type intruction with literal operand.
GPGPU-Sim PTX: instruction assembly for function '_Z7cenergyifPf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7cenergyifPf'...
GPGPU-Sim PTX: Finding dominators for '_Z7cenergyifPf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7cenergyifPf'...
GPGPU-Sim PTX: Finding postdominators for '_Z7cenergyifPf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7cenergyifPf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7cenergyifPf'...
GPGPU-Sim PTX: reconvergence points for _Z7cenergyifPf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_2.ptx:4057) @$p0.ne bra l0x00000118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x148 (_2.ptx:4092) l0x00000148: cvt.u32.u16 $r2, %nctaid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x108 (_2.ptx:4084) @$p0.ne bra l0x000000a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (_2.ptx:4085) bra l0x00000148;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x110 (_2.ptx:4085) bra l0x00000148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x148 (_2.ptx:4092) l0x00000148: cvt.u32.u16 $r2, %nctaid.x;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7cenergyifPf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7cenergyifPf'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_2.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_XEWpgB"
Running: cat _ptx_XEWpgB | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_B4CmiF
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_B4CmiF --output-file  /dev/null 2> _ptx_XEWpgBinfo"
GPGPU-Sim PTX: Kernel '_Z7cenergyifPf' : regs=15, lmem=0, smem=0, cmem=64048
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_XEWpgB _ptx2_B4CmiF _ptx_XEWpgBinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6161a0; deviceAddress = atominfo; deviceName = atominfo
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64000 bytes
GPGPU-Sim PTX registering constant atominfo (64000 bytes) to name mapping
CUDA accelerated coulombic potential microbenchmark
Original version by John E. Stone <johns@ks.uiuc.edu>
This version maintained by Chris Rodrigues
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x6161a0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x6161a0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x6161a0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 3200 bytes  to  symbol atominfo+0 @0x100 ...

GPGPU-Sim PTX: cudaLaunch for 0x0x401da8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7cenergyifPf' to stream 0, gridDim= (8,48,1) blockDim = (24,8,1) 
kernel '_Z7cenergyifPf' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7cenergyifPf'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads regs cta_limit
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7cenergyifPf'
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:10 initialized @(11,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:11 initialized @(12,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:12 initialized @(13,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:13 initialized @(14,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:14 initialized @(15,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:15 initialized @(16,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:15 initialized @(16,0)
GPGPU-Sim PTX: WARNING (_2.ptx:4049) ** reading undefined register '$r124' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim uArch: Shader 13 finished CTA #4 (57576,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(57577,0)
GPGPU-Sim uArch: Shader 9 finished CTA #10 (57630,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:10 initialized @(57631,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (58036,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(58037,0)
GPGPU-Sim uArch: Shader 7 finished CTA #8 (58278,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(58279,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (58362,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(58363,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (58634,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(58635,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (59283,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(59284,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (59533,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(59534,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (59706,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(59707,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (59826,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(59827,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (60087,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(60088,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (60153,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(60154,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (60447,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(60448,0)
GPGPU-Sim uArch: Shader 8 finished CTA #9 (61914,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 9 initialized @(61915,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (98866,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(98867,0)
GPGPU-Sim uArch: Shader 7 finished CTA #9 (98989,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 9 initialized @(98990,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (100501,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(100502,0)
GPGPU-Sim uArch: Shader 8 finished CTA #10 (100552,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:10 initialized @(100553,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (100806,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(100807,0)
GPGPU-Sim uArch: Shader 6 finished CTA #8 (101176,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 8 initialized @(101177,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (101529,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(101530,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (101943,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(101944,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (102209,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(102210,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (102748,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(102749,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (102922,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(102923,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (103574,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(103575,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (113350,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(113351,0)
GPGPU-Sim uArch: Shader 10 finished CTA #10 (117528,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:10 initialized @(117529,0)
GPGPU-Sim uArch: Shader 7 finished CTA #10 (138763,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:10 initialized @(138764,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (138824,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(138825,0)
GPGPU-Sim uArch: Shader 6 finished CTA #9 (139147,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 9 initialized @(139148,0)
GPGPU-Sim uArch: Shader 10 finished CTA #11 (139454,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:11 initialized @(139455,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (140953,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(140954,0)
GPGPU-Sim uArch: Shader 5 finished CTA #8 (141046,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 8 initialized @(141047,0)
GPGPU-Sim uArch: Shader 9 finished CTA #11 (141238,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:11 initialized @(141239,0)
GPGPU-Sim uArch: Shader 4 finished CTA #10 (141443,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:10 initialized @(141444,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (142399,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(142400,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (142439,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(142440,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (142610,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(142611,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (143446,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(143447,0)
GPGPU-Sim uArch: Shader 11 finished CTA #10 (144973,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:10 initialized @(144974,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (157270,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(157271,0)
GPGPU-Sim uArch: Shader 6 finished CTA #10 (177961,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:10 initialized @(177962,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (179346,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(179347,0)
GPGPU-Sim uArch: Shader 0 finished CTA #10 (180000,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:10 initialized @(180001,0)
GPGPU-Sim uArch: Shader 12 finished CTA #10 (180107,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:10 initialized @(180108,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (180182,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(180183,0)
GPGPU-Sim uArch: Shader 8 finished CTA #11 (180257,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:11 initialized @(180258,0)
GPGPU-Sim uArch: Shader 3 finished CTA #8 (180346,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 8 initialized @(180347,0)
GPGPU-Sim uArch: Shader 5 finished CTA #9 (181239,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 9 initialized @(181240,0)
GPGPU-Sim uArch: Shader 4 finished CTA #11 (181639,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:11 initialized @(181640,0)
GPGPU-Sim uArch: Shader 11 finished CTA #11 (183506,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:11 initialized @(183507,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (184804,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(184805,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (193292,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(193293,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (195347,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(195348,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (197928,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(197929,0)
GPGPU-Sim uArch: Shader 10 finished CTA #12 (215464,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:12 initialized @(215465,0)
GPGPU-Sim uArch: Shader 4 finished CTA #12 (217128,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:12 initialized @(217129,0)
GPGPU-Sim uArch: Shader 0 finished CTA #11 (218724,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:11 initialized @(218725,0)
GPGPU-Sim uArch: Shader 2 finished CTA #8 (219261,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 8 initialized @(219262,0)
GPGPU-Sim uArch: Shader 13 finished CTA #10 (219764,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:10 initialized @(219765,0)
GPGPU-Sim uArch: Shader 9 finished CTA #12 (219774,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:12 initialized @(219775,0)
GPGPU-Sim uArch: Shader 1 finished CTA #10 (220863,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:10 initialized @(220864,0)
GPGPU-Sim uArch: Shader 11 finished CTA #12 (221515,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:12 initialized @(221516,0)
GPGPU-Sim uArch: Shader 5 finished CTA #10 (222125,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:10 initialized @(222126,0)
GPGPU-Sim uArch: Shader 3 finished CTA #9 (222368,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 9 initialized @(222369,0)
GPGPU-Sim uArch: Shader 12 finished CTA #11 (222759,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:11 initialized @(222760,0)
GPGPU-Sim uArch: Shader 7 finished CTA #11 (223238,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:11 initialized @(223239,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (234275,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(234276,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (237894,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(237895,0)
GPGPU-Sim uArch: Shader 6 finished CTA #11 (255500,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:11 initialized @(255501,0)
GPGPU-Sim uArch: Shader 0 finished CTA #12 (256243,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:12 initialized @(256244,0)
GPGPU-Sim uArch: Shader 8 finished CTA #12 (256408,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:12 initialized @(256409,0)
GPGPU-Sim uArch: Shader 12 finished CTA #12 (257748,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:12 initialized @(257749,0)
GPGPU-Sim uArch: Shader 13 finished CTA #11 (259056,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:11 initialized @(259057,0)
GPGPU-Sim uArch: Shader 2 finished CTA #10 (260201,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:10 initialized @(260202,0)
GPGPU-Sim uArch: Shader 1 finished CTA #11 (260223,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:11 initialized @(260224,0)
GPGPU-Sim uArch: Shader 3 finished CTA #10 (260281,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:10 initialized @(260282,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (266775,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(266776,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (266809,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(266810,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (269660,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(269661,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (269886,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(269887,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (270484,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(270485,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (271441,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(271442,0)
GPGPU-Sim uArch: Shader 4 finished CTA #13 (281051,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:13 initialized @(281052,0)
GPGPU-Sim uArch: Shader 11 finished CTA #13 (281165,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:13 initialized @(281166,0)
GPGPU-Sim uArch: Shader 5 finished CTA #11 (282248,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:11 initialized @(282249,0)
GPGPU-Sim uArch: Shader 9 finished CTA #13 (282385,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:13 initialized @(282386,0)
GPGPU-Sim uArch: Shader 7 finished CTA #12 (282484,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:12 initialized @(282485,0)
GPGPU-Sim uArch: Shader 10 finished CTA #13 (282511,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:13 initialized @(282512,0)
GPGPU-Sim uArch: Shader 1 finished CTA #12 (285211,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:12 initialized @(285212,0)
GPGPU-Sim uArch: Shader 2 finished CTA #11 (285948,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:11 initialized @(285949,0)
GPGPU-Sim uArch: Shader 12 finished CTA #13 (286127,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:13 initialized @(286128,0)
GPGPU-Sim uArch: Shader 0 finished CTA #13 (286226,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:13 initialized @(286227,0)
GPGPU-Sim uArch: Shader 13 finished CTA #12 (286494,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:12 initialized @(286495,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (292503,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(292504,0)
GPGPU-Sim uArch: Shader 6 finished CTA #12 (294039,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:12 initialized @(294040,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (294134,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(294135,0)
GPGPU-Sim uArch: Shader 8 finished CTA #13 (294811,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:13 initialized @(294812,0)
GPGPU-Sim uArch: Shader 3 finished CTA #11 (295528,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:11 initialized @(295529,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (296371,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(296372,0)
GPGPU-Sim uArch: Shader 1 finished CTA #13 (305531,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:13 initialized @(305532,0)
GPGPU-Sim uArch: Shader 13 finished CTA #13 (305766,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:13 initialized @(305767,0)
GPGPU-Sim uArch: Shader 2 finished CTA #12 (306259,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:12 initialized @(306260,0)
GPGPU-Sim uArch: Shader 10 finished CTA #14 (311208,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:14 initialized @(311209,0)
GPGPU-Sim uArch: Shader 12 finished CTA #14 (311466,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:14 initialized @(311467,0)
GPGPU-Sim uArch: Shader 0 finished CTA #14 (311611,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:14 initialized @(311612,0)
GPGPU-Sim uArch: Shader 4 finished CTA #14 (313202,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:14 initialized @(313203,0)
GPGPU-Sim uArch: Shader 9 finished CTA #14 (313897,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:14 initialized @(313898,0)
GPGPU-Sim uArch: Shader 11 finished CTA #14 (314265,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:14 initialized @(314266,0)
GPGPU-Sim uArch: Shader 5 finished CTA #12 (314880,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:12 initialized @(314881,0)
GPGPU-Sim uArch: Shader 7 finished CTA #13 (315336,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:13 initialized @(315337,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (317121,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(317122,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (317605,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(317606,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (317813,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(317814,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (318115,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(318116,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (318159,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(318160,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (319115,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(319116,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (320077,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(320078,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (320387,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(320388,0)
GPGPU-Sim uArch: Shader 3 finished CTA #12 (321199,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:12 initialized @(321200,0)
GPGPU-Sim uArch: Shader 2 finished CTA #13 (321538,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:13 initialized @(321539,0)
GPGPU-Sim uArch: Shader 13 finished CTA #14 (321672,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:14 initialized @(321673,0)
GPGPU-Sim uArch: Shader 1 finished CTA #14 (322421,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:14 initialized @(322422,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (330816,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(330817,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (331786,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(331787,0)
GPGPU-Sim uArch: Shader 5 finished CTA #13 (336147,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:13 initialized @(336148,0)
GPGPU-Sim uArch: Shader 2 finished CTA #14 (341322,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:14 initialized @(341323,0)
GPGPU-Sim uArch: Shader 6 finished CTA #13 (343452,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:13 initialized @(343453,0)
GPGPU-Sim uArch: Shader 8 finished CTA #14 (344304,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:14 initialized @(344305,0)
GPGPU-Sim uArch: Shader 3 finished CTA #13 (344653,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:13 initialized @(344654,0)
GPGPU-Sim uArch: Shader 4 finished CTA #8 (348472,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 8 initialized @(348473,0)
GPGPU-Sim uArch: Shader 0 finished CTA #15 (348544,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta:15 initialized @(348545,0)
GPGPU-Sim uArch: Shader 7 finished CTA #14 (349181,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:14 initialized @(349182,0)
GPGPU-Sim uArch: Shader 1 finished CTA #15 (350396,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta:15 initialized @(350397,0)
GPGPU-Sim uArch: Shader 9 finished CTA #15 (350905,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta:15 initialized @(350906,0)
GPGPU-Sim uArch: Shader 13 finished CTA #15 (350947,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta:15 initialized @(350948,0)
GPGPU-Sim uArch: Shader 12 finished CTA #15 (351188,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta:15 initialized @(351189,0)
GPGPU-Sim uArch: Shader 11 finished CTA #8 (351626,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 8 initialized @(351627,0)
GPGPU-Sim uArch: Shader 10 finished CTA #8 (351752,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 8 initialized @(351753,0)
GPGPU-Sim uArch: Shader 9 finished CTA #8 (351799,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 8 initialized @(351800,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (352463,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(352464,0)
GPGPU-Sim uArch: Shader 12 finished CTA #8 (352939,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 8 initialized @(352940,0)
GPGPU-Sim uArch: Shader 0 finished CTA #8 (353209,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 8 initialized @(353210,0)
GPGPU-Sim uArch: Shader 11 finished CTA #15 (353864,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta:15 initialized @(353865,0)
GPGPU-Sim uArch: Shader 10 finished CTA #15 (355314,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta:15 initialized @(355315,0)
GPGPU-Sim uArch: Shader 13 finished CTA #8 (355923,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 8 initialized @(355924,0)
GPGPU-Sim uArch: Shader 1 finished CTA #8 (356985,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 8 initialized @(356986,0)
GPGPU-Sim uArch: Shader 4 finished CTA #15 (358738,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta:15 initialized @(358739,0)
GPGPU-Sim uArch: Shader 6 finished CTA #14 (360153,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:14 initialized @(360154,0)
GPGPU-Sim uArch: Shader 3 finished CTA #14 (361486,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:14 initialized @(361487,0)
GPGPU-Sim uArch: Shader 2 finished CTA #15 (362016,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta:15 initialized @(362017,0)
GPGPU-Sim uArch: Shader 5 finished CTA #14 (363374,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:14 initialized @(363375,0)
GPGPU-Sim uArch: Shader 8 finished CTA #15 (368939,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta:15 initialized @(368940,0)
GPGPU-Sim uArch: Shader 6 finished CTA #15 (376451,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta:15 initialized @(376452,0)
GPGPU-Sim uArch: Shader 3 finished CTA #15 (378820,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta:15 initialized @(378821,0)
GPGPU-Sim uArch: Shader 8 finished CTA #8 (380675,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 8 initialized @(380676,0)
GPGPU-Sim uArch: Shader 5 finished CTA #15 (382158,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta:15 initialized @(382159,0)
GPGPU-Sim uArch: Shader 7 finished CTA #15 (383128,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta:15 initialized @(383129,0)
GPGPU-Sim uArch: Shader 0 finished CTA #9 (386048,0), 15 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 9 initialized @(386049,0)
GPGPU-Sim uArch: Shader 9 finished CTA #9 (387029,0), 15 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #9 (388847,0), 15 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #9 (389511,0), 15 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #9 (389784,0), 15 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (390097,0), 15 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #9 (390367,0), 15 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (391105,0), 14 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #9 (391500,0), 15 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (392146,0), 14 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #9 (393405,0), 15 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (394489,0), 14 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #9 (395690,0), 14 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (396649,0), 15 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (396897,0), 14 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (399523,0), 15 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (399865,0), 14 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (400390,0), 14 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (401943,0), 15 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #10 (402042,0), 14 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (402752,0), 15 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #8 (404239,0), 15 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #10 (406656,0), 15 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (409044,0), 13 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (410137,0), 13 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #9 (411083,0), 14 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (413904,0), 13 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #11 (414241,0), 13 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (414997,0), 13 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (415047,0), 14 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (415287,0), 13 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (415312,0), 13 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #11 (415557,0), 13 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (417568,0), 14 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #9 (418655,0), 14 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (419400,0), 12 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (419673,0), 14 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (421029,0), 12 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #12 (421096,0), 12 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (421185,0), 12 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #8 (422907,0), 14 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #12 (422974,0), 12 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (424813,0), 13 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #12 (424952,0), 12 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (425569,0), 12 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (425574,0), 11 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (425595,0), 11 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #10 (425833,0), 13 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #10 (426482,0), 12 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #12 (428106,0), 11 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (428629,0), 11 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #10 (428648,0), 11 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (428880,0), 13 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #8 (429274,0), 13 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #9 (430125,0), 13 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #10 (432184,0), 11 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (433790,0), 11 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #10 (434332,0), 11 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #11 (435515,0), 13 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #8 (435710,0), 10 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (438799,0), 12 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #9 (440730,0), 12 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #10 (440802,0), 12 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #8 (441950,0), 12 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #10 (442623,0), 10 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #11 (442856,0), 10 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #10 (442985,0), 10 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #10 (443685,0), 12 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #13 (444636,0), 10 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #13 (445843,0), 10 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #13 (445952,0), 10 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #11 (446099,0), 9 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #13 (446556,0), 10 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (446560,0), 9 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #11 (446632,0), 12 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #9 (447572,0), 11 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #12 (447620,0), 11 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (447964,0), 9 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #11 (448190,0), 11 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #11 (448220,0), 9 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #10 (448573,0), 11 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #13 (449587,0), 9 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #11 (450441,0), 11 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #11 (451006,0), 9 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #11 (451116,0), 9 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #12 (451413,0), 11 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #10 (452843,0), 9 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #12 (454563,0), 8 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (455407,0), 8 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (456840,0), 8 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #12 (457078,0), 8 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #12 (457304,0), 8 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (457590,0), 10 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (458370,0), 8 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #10 (458975,0), 10 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #11 (459115,0), 10 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #11 (459532,0), 8 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #12 (459666,0), 10 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (460418,0), 8 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #12 (462333,0), 10 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #13 (464216,0), 10 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #12 (465779,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #14 (466000,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #13 (466904,0), 9 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #13 (466959,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (467270,0), 9 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #13 (467370,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #14 (467941,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #14 (468278,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #11 (468412,0), 9 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #14 (468449,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #13 (469133,0), 9 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #14 (469182,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #12 (469227,0), 9 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (472643,0), 9 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #13 (478411,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (478860,0), 8 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #12 (479141,0), 8 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (479591,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (479798,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (479986,0), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #14 (480307,0), 8 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (480343,0), 8 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (480375,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (480855,0), 8 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #14 (481091,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (481180,0), 8 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #14 (481370,0), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (482952,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #15 (485876,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #14 (486614,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #15 (486773,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #13 (487180,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #15 (487751,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #15 (488132,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #15 (488255,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (488257,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #15 (488666,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #15 (489622,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #15 (489895,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #14 (490004,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #13 (490480,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (491033,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (492363,0), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #13 (492523,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #14 (494657,0), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #15 (495714,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (496205,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (496354,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (496732,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (496836,0), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #8 (498489,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (499243,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #8 (500118,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #8 (500665,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #8 (501980,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #8 (502649,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (503575,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (503958,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (504110,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (504122,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (506010,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (506351,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #14 (507108,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #14 (508410,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #15 (508487,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #14 (509559,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (510051,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (510589,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (511580,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #8 (512827,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #8 (512892,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (513546,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #8 (513598,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (513922,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (514145,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (514155,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (514850,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #15 (515394,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (515431,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #15 (515569,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (515955,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #15 (517112,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #15 (517437,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (519706,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (519813,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (519877,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (519978,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #8 (520085,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (520145,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (520326,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (520569,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (521112,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (522478,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 0 finished CTA #9 (522866,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (522878,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (522890,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (523282,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (523318,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (523643,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (523727,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (524332,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (524410,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (524613,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (524699,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (525257,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (527616,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (532486,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (532632,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (533177,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (533252,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (533475,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (534997,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (538890,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (539131,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (539262,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (539286,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (539365,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (540215,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (542151,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (542841,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (542850,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (543066,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (543189,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (543301,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z7cenergyifPf').
GPGPU-Sim uArch: GPU detected kernel '_Z7cenergyifPf' finished on shader 3.
kernel_name = _Z7cenergyifPf 
kernel_launch_uid = 1 
gpu_sim_cycle = 543302
gpu_sim_insn = 209313792
gpu_ipc =     385.2623
gpu_tot_sim_cycle = 543302
gpu_tot_sim_insn = 209313792
gpu_tot_ipc =     385.2623
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 240
gpu_stall_icnt2sh    = 197
gpu_total_sim_rate=228010

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3733676
	L1I_total_cache_misses = 1196
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6748
L1D_cache:
	L1D_cache_core[0]: Access = 1680, Miss = 840, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1680, Miss = 840, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1680, Miss = 840, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1680, Miss = 840, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1680, Miss = 840, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1680, Miss = 840, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1620, Miss = 810, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 23040
	L1D_total_cache_misses = 11520
	L1D_total_cache_miss_rate = 0.5000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11520
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3732480
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1196
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6748
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 
distro:
2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 2841, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 5682, 
gpgpu_n_tot_thrd_icount = 209461248
gpgpu_n_tot_w_icount = 6545664
gpgpu_n_stall_shd_mem = 13824
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11520
gpgpu_n_mem_write_global = 11520
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 147456
gpgpu_n_store_insn = 147456
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13824
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5758741	W0_Idle:1775498	W0_Scoreboard:811659	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6545664
Stall[0]:  419720 Stall[1]:  404725 Stall[2]:  404098 Stall[3]:  419315 Stall[4]:  405975 Stall[5]:  419586 Stall[6]:  420883 Stall[7]:  420599 Stall[8]:  419833 Stall[9]:  405235 Stall[10]:  405974 Stall[11]:  404545 Stall[12]:  403131 Stall[13]:  405122 
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 92160 {8:11520,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 780288 {40:6144,72:3072,136:2304,}
traffic_breakdown_coretomem[INST_ACC_R] = 448 {8:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1566720 {136:11520,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 92160 {8:11520,}
traffic_breakdown_memtocore[INST_ACC_R] = 7616 {136:56,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=708654 n_nop=707052 n_act=39 n_pre=23 n_req=770 n_rd=1540 n_write=0 bw_util=0.004346
n_activity=10595 dram_eff=0.2907
bk0: 68a 708471i bk1: 64a 708460i bk2: 64a 708502i bk3: 64a 708471i bk4: 84a 708419i bk5: 84a 708345i bk6: 128a 708330i bk7: 128a 708216i bk8: 128a 708319i bk9: 128a 708213i bk10: 128a 708314i bk11: 128a 708234i bk12: 108a 708330i bk13: 108a 708202i bk14: 64a 708493i bk15: 64a 708455i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.31343e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=708654 n_nop=707044 n_act=43 n_pre=27 n_req=770 n_rd=1540 n_write=0 bw_util=0.004346
n_activity=9679 dram_eff=0.3182
bk0: 68a 708453i bk1: 64a 708422i bk2: 64a 708494i bk3: 64a 708445i bk4: 84a 708404i bk5: 84a 708323i bk6: 128a 708311i bk7: 128a 708219i bk8: 128a 708295i bk9: 128a 708185i bk10: 128a 708305i bk11: 128a 708234i bk12: 108a 708271i bk13: 108a 708149i bk14: 64a 708473i bk15: 64a 708442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000862198
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=708654 n_nop=707070 n_act=32 n_pre=16 n_req=768 n_rd=1536 n_write=0 bw_util=0.004335
n_activity=10045 dram_eff=0.3058
bk0: 64a 708489i bk1: 64a 708457i bk2: 64a 708508i bk3: 64a 708471i bk4: 84a 708412i bk5: 88a 708353i bk6: 128a 708315i bk7: 128a 708256i bk8: 128a 708316i bk9: 128a 708237i bk10: 128a 708320i bk11: 128a 708258i bk12: 108a 708364i bk13: 104a 708340i bk14: 64a 708477i bk15: 64a 708457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.76119e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=708654 n_nop=707058 n_act=38 n_pre=22 n_req=768 n_rd=1536 n_write=0 bw_util=0.004335
n_activity=10613 dram_eff=0.2895
bk0: 64a 708508i bk1: 64a 708461i bk2: 64a 708512i bk3: 64a 708470i bk4: 84a 708418i bk5: 88a 708357i bk6: 128a 708305i bk7: 128a 708234i bk8: 128a 708271i bk9: 128a 708219i bk10: 128a 708318i bk11: 128a 708252i bk12: 108a 708321i bk13: 104a 708270i bk14: 64a 708497i bk15: 64a 708452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000124179
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=708654 n_nop=707070 n_act=32 n_pre=16 n_req=768 n_rd=1536 n_write=0 bw_util=0.004335
n_activity=9304 dram_eff=0.3302
bk0: 64a 708491i bk1: 64a 708455i bk2: 64a 708509i bk3: 64a 708454i bk4: 84a 708416i bk5: 88a 708348i bk6: 128a 708301i bk7: 128a 708183i bk8: 128a 708289i bk9: 128a 708180i bk10: 128a 708308i bk11: 128a 708208i bk12: 108a 708357i bk13: 104a 708311i bk14: 64a 708475i bk15: 64a 708420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00106117
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=708654 n_nop=707070 n_act=32 n_pre=16 n_req=768 n_rd=1536 n_write=0 bw_util=0.004335
n_activity=10135 dram_eff=0.3031
bk0: 64a 708510i bk1: 64a 708467i bk2: 64a 708509i bk3: 64a 708478i bk4: 84a 708427i bk5: 88a 708344i bk6: 128a 708299i bk7: 128a 708249i bk8: 128a 708320i bk9: 128a 708233i bk10: 128a 708321i bk11: 128a 708245i bk12: 108a 708390i bk13: 104a 708320i bk14: 64a 708484i bk15: 64a 708454i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00010019

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1948, Miss = 386, Miss_rate = 0.198, Pending_hits = 6, Reservation_fails = 209
L2_cache_bank[1]: Access = 2112, Miss = 384, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1756, Miss = 386, Miss_rate = 0.220, Pending_hits = 7, Reservation_fails = 101
L2_cache_bank[3]: Access = 1920, Miss = 384, Miss_rate = 0.200, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[4]: Access = 2112, Miss = 384, Miss_rate = 0.182, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[5]: Access = 1728, Miss = 384, Miss_rate = 0.222, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2112, Miss = 384, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1920, Miss = 384, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1920, Miss = 384, Miss_rate = 0.200, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[9]: Access = 1728, Miss = 384, Miss_rate = 0.222, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2112, Miss = 384, Miss_rate = 0.182, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[11]: Access = 1728, Miss = 384, Miss_rate = 0.222, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 23096
L2_total_cache_misses = 4612
L2_total_cache_miss_rate = 0.1997
L2_total_cache_pending_hits = 57
L2_total_cache_reservation_fails = 310
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 46
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11520
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 310
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=69400
icnt_total_pkts_simt_to_mem=44600
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.78628
	minimum = 6
	maximum = 36
Network latency average = 8.41795
	minimum = 6
	maximum = 36
Slowest packet = 37599
Flit latency average = 7.2653
	minimum = 6
	maximum = 32
Slowest flit = 13
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00327003
	minimum = 0.00298913 (at node 1)
	maximum = 0.00388734 (at node 15)
Accepted packet rate average = 0.00327003
	minimum = 0.00298913 (at node 1)
	maximum = 0.00388734 (at node 15)
Injected flit rate average = 0.00807031
	minimum = 0.00577211 (at node 1)
	maximum = 0.011662 (at node 15)
Accepted flit rate average= 0.00807031
	minimum = 0.00583101 (at node 23)
	maximum = 0.00931342 (at node 0)
Injected packet length average = 2.46796
Accepted packet length average = 2.46796
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.78628 (1 samples)
	minimum = 6 (1 samples)
	maximum = 36 (1 samples)
Network latency average = 8.41795 (1 samples)
	minimum = 6 (1 samples)
	maximum = 36 (1 samples)
Flit latency average = 7.2653 (1 samples)
	minimum = 6 (1 samples)
	maximum = 32 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00327003 (1 samples)
	minimum = 0.00298913 (1 samples)
	maximum = 0.00388734 (1 samples)
Accepted packet rate average = 0.00327003 (1 samples)
	minimum = 0.00298913 (1 samples)
	maximum = 0.00388734 (1 samples)
Injected flit rate average = 0.00807031 (1 samples)
	minimum = 0.00577211 (1 samples)
	maximum = 0.011662 (1 samples)
Accepted flit rate average = 0.00807031 (1 samples)
	minimum = 0.00583101 (1 samples)
	maximum = 0.00931342 (1 samples)
Injected packet size average = 2.46796 (1 samples)
Accepted packet size average = 2.46796 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 18 sec (918 sec)
gpgpu_simulation_rate = 228010 (inst/sec)
gpgpu_simulation_rate = 591 (cycle/sec)
IO:      0.000000
GPU:     917.853589
Copy:    0.066327
Compute: 0.000239
