1730318984 /home/cinovador/Documents/course_files/verilog_tests/arch_fpga_asic/first_xcelium/or/orgate.sv
1730319173 /home/cinovador/Documents/course_files/verilog_tests/arch_fpga_asic/first_xcelium/or/orgate_tb.sv
1730387224 /home/cinovador/Documents/course_files/verilog_tests/arch_fpga_asic/first_xcelium/xor/notgate.sv
1730388398 /home/cinovador/Documents/course_files/verilog_tests/arch_fpga_asic/first_xcelium/xor/xorgate.sv
1730387048 /home/cinovador/Documents/course_files/verilog_tests/arch_fpga_asic/first_xcelium/xor/xorgate_tb.sv
1730387214 /home/cinovador/Documents/course_files/verilog_tests/arch_fpga_asic/first_xcelium/xor/andgate.sv
1730387205 /home/cinovador/Documents/course_files/verilog_tests/arch_fpga_asic/first_xcelium/xor/orgate.sv
