vendor_name = ModelSim
source_file = 1, C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/memory.mif
source_file = 1, C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/bram.qip
source_file = 1, C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/bram.vhd
source_file = 1, C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/fifo.qip
source_file = 1, C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/fifo.vhd
source_file = 1, C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/lab4.vhd
source_file = 1, C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_ram.vhd
source_file = 1, C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/memory_empty.mif
source_file = 1, C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/bram_empty.qip
source_file = 1, C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/bram_empty.vhd
source_file = 1, C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_fifo.vhd
source_file = 1, C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_lab4.vhd
source_file = 1, C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/db/lab4.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/db/altsyncram_5ac1.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/db/scfifo_5d31.tdf
source_file = 1, C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/db/a_dpfifo_cj31.tdf
source_file = 1, C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/db/a_fefifo_s7f.tdf
source_file = 1, C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/db/cntr_uj7.tdf
source_file = 1, C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/db/dpram_1u01.tdf
source_file = 1, C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/db/altsyncram_asj1.tdf
source_file = 1, C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/db/altsyncram_cmc1.tdf
source_file = 1, C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/db/cntr_ijb.tdf
design_name = lab4
instance = comp, \clk~I\, clk, lab4, 1
instance = comp, \en~I\, en, lab4, 1
