    //8-Bit Registers
    uint8_t SAGCYCjson;        0x000             //R/W 0x00 Unsigned Sag line cycles
    uint8_t DISNOLOADjson;     0x001             //R/W 0x00 Unsigned No-load detection disable (see Table 16)
    uint8_t LCYCMODEjson;      0x004             //R/W 0x40 Unsigned Line cycle accumulation mode configuration (see Table 17)
    uint8_t PGA_Vjson;         0x007             //R/W 0x00 Unsigned Voltage channel gain configuration (Bits[2:0])
    uint8_t PGA_IAjson;        0x008             //R/W 0x00 Unsigned Current Channel A gain configuration (Bits[2:0])
    uint8_t PGA_IBjson;        0x009             //R/W 0x00 Unsigned Current Channel B gain configuration (Bits[2:0])
    uint8_t WRITE_PROTECTjson; 0x040             //R/W 0x00 Unsigned Write protection bits (Bits[2:0])
    uint8_t EX_REFjson;        0x800             //R/W 0x00 Unsigned Reference input configuration: set to 0 for internal; set to 1 for external
    uint8_t unlockjson;        0xFE              //R/W 0x00 Unsigned Unlocking Register Reserved1 0x120 by writing 0xAD to meet the performance specified in Table 1.

//16-Bit Registers
    uint16_t ZXTOUT        0x100             //R/W 0xFFFF Unsigned Zero-crossing timeout
    uint16_t LINECYC       0x101             //R/W 0x0000 Unsigned Number of half line cycles for line cycle energy accumulation mode
    uint16_t CONFIG        0x102             //R/W 0x8004 Unsigned Configuration register (see Table 18)
    uint16_t CF1DEN        0x103             //R/W 0x003F Unsigned CF1 frequency divider denominator. When modifying this register, two sequential write operations must be performed to ensure that the write is successful.
    uint16_t CF2DEN        0x104             //R/W 0x003F Unsigned CF2 frequency divider denominator. When modifying this register, two sequential write operations must be performed to ensure that the write is successful.
    uint16_t CFMODE        0x107             //R/W 0x0300 Unsigned CF output selection (see Table 19)
    uint16_t PHCALA        0x108             //R/W 0x0000 Signed   Phase calibration register (Current Channel A). This register is in sign magnitude format.
    uint16_t PHCALB        0x109             //R/W 0x0000 Signed   Phase calibration register (Current Channel B). This register is in sign magnitude format.
    uint16_t ALT_OUTPUT    0x110             //R/W 0x0000 Unsigned Alternative output functions (see Table 20)
    uint16_t Reserved1     0x120             //R/W 0x0000 Unsigned This register should be set to 30h to meet the performance specified in Table 1. To modify this register, it must be unlocked by setting Register Address 0xFE to 0xAD immediately prior.

//24(32)-Bit Registers
    uint32_t SAGLVL        0x200     //0x300   R/W 0x000000 Unsigned Sag voltage level
    uint32_t ACCMODE       0x201     //0x301   R/W 0x000000 Unsigned Accumulation mode (see Table 21)
    uint32_t AP_NOLOAD     0x203     //0x303   R/W 0x00E419 Unsigned Active power no-load level
    uint32_t VAR_NOLOAD    0x204     //0x304   R/W 0x00E419 Unsigned Reactive power no-load level
    uint32_t VA_NOLOAD     0x205     //0x305   R/W 0x000000 Unsigned Apparent power no-load level
    uint32_t OVLVL         0x224     //0x324   R/W 0xFFFFFF Unsigned Overvoltage level
    uint32_t OILVL         0x225     //0x325   R/W 0xFFFFFF Unsigned Overcurrent level
    uint32_t IRQENA        0x22C     //0x32C   R/W 0x100000 Unsigned Interrupt enable (Current Channel A, see Table 22)
    uint32_t IRQENB        0x22F     //0x32F   R/W 0x000000 Unsigned Interrupt enable (Current Channel B, see Table 24)
    uint32_t AIGAIN        0x280     //0x380   R/W 0x400000 Unsigned Current channel gain (Current Channel A)
    uint32_t AVGAIN        0x281     //0x381   R/W 0x400000 Unsigned Voltage channel gain
    uint32_t AWGAIN        0x282     //0x382   R/W 0x400000 Unsigned Active power gain (Current Channel A)
    uint32_t AVARGAIN      0x283     //0x383   R/W 0x400000 Unsigned Reactive power gain (Current Channel A)
    uint32_t AVAGAIN       0x284     //0x384   R/W 0x400000 Unsigned Apparent power gain (Current Channel A)
    uint32_t Reserved2     0x285     //0x385   R/W 0x000000 Signed   This register should not be modified.
    uint32_t AIRMSOS       0x286     //0x386   R/W 0x000000 Signed   IRMS offset (Current Channel A)
    uint32_t Reserved3     0x287     //0x387   R/W 0x000000 Signed   This register should not be modified.
    uint32_t VRMSOS        0x288     //0x388   R/W 0x000000 Signed   VRMS offset
    uint32_t AWATTOS       0x289     //0x389   R/W 0x000000 Signed   Active power offset correction (Current Channel A)
    uint32_t AVAROS        0x28A     //0x38A   R/W 0x000000 Signed   Reactive power offset correction (Current Channel A)
    uint32_t AVAOS         0x28B     //0x38B   R/W 0x000000 Signed   Apparent power offset correction (Current Channel A)
    uint32_t BIGAIN        0x28C     //0x38C   R/W 0x400000 Unsigned Current channel gain (Current Channel B)
    uint32_t BVGAIN        0x28D     //0x38D   R/W 0x400000 Unsigned This register should not be modified.
    uint32_t BWGAIN        0x28E     //0x38E   R/W 0x400000 Unsigned Active power gain (Current Channel B)
    uint32_t BVARGAIN      0x28F     //0x38F   R/W 0x400000 Unsigned Reactive power gain (Current Channel B)
    uint32_t BVAGAIN       0x290     //0x390   R/W 0x400000 Unsigned Apparent power gain (Current Channel B)
    uint32_t Reserved4     0x291     //0x391   R/W 0x000000 Signed   This register should not be modified.
    uint32_t BIRMSOS       0x292     //0x392   R/W 0x000000 Signed   IRMS offset (Current Channel B)
    uint32_t Reserved5     0x293     //0x393   R/W 0x000000 Unsigned This register should not be modified.
    uint32_t Reserved6     0x294     //0x394   R/W 0x000000 Unsigned This register should not be modified.
    uint32_t BWATTOS       0x295     //0x395   R/W 0x000000 Signed   Active power offset correction (Current Channel B)
    uint32_t BVAROS        0x296     //0x396   R/W 0x000000 Signed   Reactive power offset correction (Current Channel B)
    uint32_t BVAOS         0x297     //0x397   R/W 0x000000 Signed   Apparent power offset correction (Current Channel B)

