<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p168" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_168{left:96px;bottom:1124px;letter-spacing:0.2px;}
#t2_168{left:618px;bottom:1124px;letter-spacing:0.14px;word-spacing:0.02px;}
#t3_168{left:83px;bottom:81px;letter-spacing:-0.15px;}
#t4_168{left:259px;bottom:81px;letter-spacing:-0.13px;}
#t5_168{left:574px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t6_168{left:98px;bottom:961px;letter-spacing:-0.26px;}
#t7_168{left:185px;bottom:961px;}
#t8_168{left:256px;bottom:961px;letter-spacing:-0.16px;word-spacing:0.11px;}
#t9_168{left:379px;bottom:961px;letter-spacing:-0.12px;}
#ta_168{left:450px;bottom:961px;letter-spacing:-0.1px;word-spacing:-0.36px;}
#tb_168{left:450px;bottom:944px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tc_168{left:450px;bottom:927px;letter-spacing:-0.13px;word-spacing:0.02px;}
#td_168{left:450px;bottom:910px;letter-spacing:-0.09px;}
#te_168{left:450px;bottom:894px;letter-spacing:-0.12px;word-spacing:0.05px;}
#tf_168{left:450px;bottom:877px;letter-spacing:-0.11px;word-spacing:0.04px;}
#tg_168{left:450px;bottom:843px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#th_168{left:450px;bottom:826px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ti_168{left:450px;bottom:810px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tj_168{left:450px;bottom:793px;letter-spacing:-0.11px;}
#tk_168{left:746px;bottom:961px;letter-spacing:-0.14px;}
#tl_168{left:179px;bottom:920px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#tm_168{left:256px;bottom:920px;letter-spacing:-0.17px;word-spacing:0.11px;}
#tn_168{left:379px;bottom:920px;letter-spacing:-0.13px;}
#to_168{left:755px;bottom:920px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#tp_168{left:732px;bottom:903px;letter-spacing:-0.15px;word-spacing:0.09px;}
#tq_168{left:734px;bottom:886px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tr_168{left:725px;bottom:869px;letter-spacing:-0.09px;word-spacing:-0.21px;}
#ts_168{left:755px;bottom:852px;letter-spacing:-0.14px;}
#tt_168{left:99px;bottom:752px;letter-spacing:-0.41px;}
#tu_168{left:180px;bottom:752px;letter-spacing:-0.08px;word-spacing:-0.06px;}
#tv_168{left:252px;bottom:752px;letter-spacing:-0.11px;}
#tw_168{left:379px;bottom:752px;letter-spacing:-0.14px;}
#tx_168{left:450px;bottom:752px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#ty_168{left:450px;bottom:735px;letter-spacing:-0.12px;word-spacing:-0.3px;}
#tz_168{left:450px;bottom:718px;letter-spacing:-0.1px;}
#t10_168{left:450px;bottom:701px;letter-spacing:-0.09px;}
#t11_168{left:450px;bottom:684px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t12_168{left:450px;bottom:668px;letter-spacing:-0.1px;word-spacing:-0.68px;}
#t13_168{left:450px;bottom:651px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t14_168{left:450px;bottom:634px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t15_168{left:450px;bottom:617px;letter-spacing:-0.1px;}
#t16_168{left:450px;bottom:600px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t17_168{left:450px;bottom:583px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t18_168{left:450px;bottom:567px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t19_168{left:450px;bottom:550px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1a_168{left:450px;bottom:533px;letter-spacing:-0.12px;}
#t1b_168{left:450px;bottom:516px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1c_168{left:450px;bottom:500px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1d_168{left:450px;bottom:483px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1e_168{left:450px;bottom:466px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1f_168{left:450px;bottom:449px;letter-spacing:-0.11px;}
#t1g_168{left:450px;bottom:432px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1h_168{left:450px;bottom:415px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t1i_168{left:450px;bottom:399px;letter-spacing:-0.09px;}
#t1j_168{left:450px;bottom:382px;letter-spacing:-0.11px;word-spacing:-0.74px;}
#t1k_168{left:450px;bottom:365px;letter-spacing:-0.09px;word-spacing:-0.02px;}
#t1l_168{left:450px;bottom:348px;letter-spacing:-0.1px;word-spacing:-0.15px;}
#t1m_168{left:450px;bottom:331px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t1n_168{left:450px;bottom:315px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t1o_168{left:450px;bottom:298px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t1p_168{left:450px;bottom:281px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1q_168{left:450px;bottom:264px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t1r_168{left:450px;bottom:247px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1s_168{left:450px;bottom:231px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1t_168{left:450px;bottom:214px;letter-spacing:-0.1px;word-spacing:-0.41px;}
#t1u_168{left:450px;bottom:197px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1v_168{left:450px;bottom:180px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1w_168{left:746px;bottom:735px;letter-spacing:-0.14px;}
#t1x_168{left:171px;bottom:1068px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1y_168{left:98px;bottom:988px;letter-spacing:-0.17px;}
#t1z_168{left:166px;bottom:988px;letter-spacing:-0.15px;}
#t20_168{left:276px;bottom:988px;letter-spacing:-0.18px;}
#t21_168{left:373px;bottom:1039px;letter-spacing:-0.12px;}
#t22_168{left:374px;bottom:1022px;letter-spacing:-0.14px;}
#t23_168{left:373px;bottom:1005px;letter-spacing:-0.13px;}
#t24_168{left:386px;bottom:988px;letter-spacing:-0.5px;}
#t25_168{left:551px;bottom:988px;letter-spacing:-0.14px;}
#t26_168{left:748px;bottom:1005px;letter-spacing:-0.14px;}
#t27_168{left:744px;bottom:988px;letter-spacing:-0.14px;}

.s1_168{font-size:15px;font-family:Arial-Bold_sgd;color:#000;}
.s2_168{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_168{font-size:14px;font-family:TimesNewRomanPSMT_rx;color:#000;}
.s4_168{font-size:17px;font-family:Arial-Bold_sgd;color:#000;}
.s5_168{font-size:14px;font-family:Arial-Bold_sgd;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts168" type="text/css" >

@font-face {
	font-family: Arial-Bold_sgd;
	src: url("fonts/Arial-Bold_sgd.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_rx;
	src: url("fonts/TimesNewRomanPSMT_rx.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg168Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg168" style="-webkit-user-select: none;"><object width="935" height="1210" data="168/168.svg" type="image/svg+xml" id="pdf168" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_168" class="t s1_168">CACHEE </span><span id="t2_168" class="t s1_168">Perform Cache Operation EVA </span>
<span id="t3_168" class="t s2_168">168 </span><span id="t4_168" class="t s2_168">MIPS® Architecture for Programmers Volume II-B: </span><span id="t5_168" class="t s2_168">microMIPS64™ Instruction Set, Revision 6.05 </span>
<span id="t6_168" class="t s3_168">0b110 </span><span id="t7_168" class="t s3_168">D </span><span id="t8_168" class="t s3_168">Hit Writeback </span><span id="t9_168" class="t s3_168">Address </span><span id="ta_168" class="t s3_168">If the cache block contains the specified address </span>
<span id="tb_168" class="t s3_168">and it is valid and dirty, write the contents back </span>
<span id="tc_168" class="t s3_168">to memory. After the operation is completed, </span>
<span id="td_168" class="t s3_168">leave the state of the line valid, but clear the </span>
<span id="te_168" class="t s3_168">dirty state. For a write-through cache, this oper- </span>
<span id="tf_168" class="t s3_168">ation may be treated as a nop. </span>
<span id="tg_168" class="t s3_168">In multiprocessor implementations with coher- </span>
<span id="th_168" class="t s3_168">ent caches, the operation may optionally be </span>
<span id="ti_168" class="t s3_168">broadcast to all coherent caches within the sys- </span>
<span id="tj_168" class="t s3_168">tem. </span>
<span id="tk_168" class="t s3_168">Recommended </span>
<span id="tl_168" class="t s3_168">S, T </span><span id="tm_168" class="t s3_168">Hit Writeback </span><span id="tn_168" class="t s3_168">Address </span><span id="to_168" class="t s3_168">Optional, if </span>
<span id="tp_168" class="t s3_168">Hit_Writeback_D is </span>
<span id="tq_168" class="t s3_168">implemented, the S </span>
<span id="tr_168" class="t s3_168">and T variants are rec- </span>
<span id="ts_168" class="t s3_168">ommended. </span>
<span id="tt_168" class="t s3_168">0b111 </span><span id="tu_168" class="t s3_168">I, D </span><span id="tv_168" class="t s3_168">Fetch and Lock </span><span id="tw_168" class="t s3_168">Address </span><span id="tx_168" class="t s3_168">If the cache does not contain the specified </span>
<span id="ty_168" class="t s3_168">address, fill it from memory, performing a write- </span>
<span id="tz_168" class="t s3_168">back if required. Set the state to valid and </span>
<span id="t10_168" class="t s3_168">locked. </span>
<span id="t11_168" class="t s3_168">If the cache already contains the specified </span>
<span id="t12_168" class="t s3_168">address, set the state to locked. In set-associative </span>
<span id="t13_168" class="t s3_168">or fully-associative caches, the way selected on </span>
<span id="t14_168" class="t s3_168">a fill from memory is implementation depen- </span>
<span id="t15_168" class="t s3_168">dent. </span>
<span id="t16_168" class="t s3_168">The lock state may be cleared by executing an </span>
<span id="t17_168" class="t s3_168">Index Invalidate, Index Writeback Invalidate, </span>
<span id="t18_168" class="t s3_168">Hit Invalidate, or Hit Writeback Invalidate oper- </span>
<span id="t19_168" class="t s3_168">ation to the locked line, or via an Index Store </span>
<span id="t1a_168" class="t s3_168">Tag operation to the line that clears the lock bit. </span>
<span id="t1b_168" class="t s3_168">Clearing the lock state via Index Store Tag is </span>
<span id="t1c_168" class="t s3_168">dependent on the implementation-dependent </span>
<span id="t1d_168" class="t s3_168">cache tag and cache line organization, and that </span>
<span id="t1e_168" class="t s3_168">Index and Index Writeback Invalidate opera- </span>
<span id="t1f_168" class="t s3_168">tions are dependent on cache line organization. </span>
<span id="t1g_168" class="t s3_168">Only Hit and Hit Writeback Invalidate opera- </span>
<span id="t1h_168" class="t s3_168">tions are generally portable across implementa- </span>
<span id="t1i_168" class="t s3_168">tions. </span>
<span id="t1j_168" class="t s3_168">It is implementation dependent whether a locked </span>
<span id="t1k_168" class="t s3_168">line is displaced as the result of an external </span>
<span id="t1l_168" class="t s3_168">invalidate or intervention that hits on the locked </span>
<span id="t1m_168" class="t s3_168">line. Software must not depend on the locked </span>
<span id="t1n_168" class="t s3_168">line remaining in the cache if an external invali- </span>
<span id="t1o_168" class="t s3_168">date or intervention would invalidate the line if </span>
<span id="t1p_168" class="t s3_168">it were not locked. </span>
<span id="t1q_168" class="t s3_168">It is implementation dependent whether a Fetch </span>
<span id="t1r_168" class="t s3_168">and Lock operation affects more than one line. </span>
<span id="t1s_168" class="t s3_168">For example, more than one line around the ref- </span>
<span id="t1t_168" class="t s3_168">erenced address may be fetched and locked. It is </span>
<span id="t1u_168" class="t s3_168">recommended that only the single line contain- </span>
<span id="t1v_168" class="t s3_168">ing the referenced address be affected. </span>
<span id="t1w_168" class="t s3_168">Recommended </span>
<span id="t1x_168" class="t s4_168">Table 5.22 Encoding of Bits [20:18] of the CACHEE Instruction (Continued) </span>
<span id="t1y_168" class="t s5_168">Code </span><span id="t1z_168" class="t s5_168">Caches </span><span id="t20_168" class="t s5_168">Name </span>
<span id="t21_168" class="t s5_168">Effective </span>
<span id="t22_168" class="t s5_168">Address </span>
<span id="t23_168" class="t s5_168">Operand </span>
<span id="t24_168" class="t s5_168">Type </span><span id="t25_168" class="t s5_168">Operation </span>
<span id="t26_168" class="t s5_168">Compliance </span>
<span id="t27_168" class="t s5_168">Implemented </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
