
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003586                       # Number of seconds simulated
sim_ticks                                  3586210842                       # Number of ticks simulated
final_tick                               533157555096                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 348216                       # Simulator instruction rate (inst/s)
host_op_rate                                   440504                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 307989                       # Simulator tick rate (ticks/s)
host_mem_usage                               16914568                       # Number of bytes of host memory used
host_seconds                                 11643.97                       # Real time elapsed on the host
sim_insts                                  4054622657                       # Number of instructions simulated
sim_ops                                    5129220362                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       351360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       391168                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       189312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       139392                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1092608                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       285184                       # Number of bytes written to this memory
system.physmem.bytes_written::total            285184                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2745                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3056                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1479                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1089                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  8536                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2228                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2228                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1570460                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     97975277                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1391998                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    109075572                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1534768                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     52788865                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1463383                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     38868880                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               304669203                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1570460                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1391998                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1534768                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1463383                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5960609                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          79522374                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               79522374                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          79522374                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1570460                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     97975277                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1391998                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    109075572                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1534768                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     52788865                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1463383                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     38868880                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              384191577                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8600027                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3082428                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2529824                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206064                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1246928                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1193347                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299148                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8757                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3314313                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16782353                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3082428                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1492495                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3595058                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1035955                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        724994                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1631223                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92691                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8461103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.434213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.320829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4866045     57.51%     57.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354853      4.19%     61.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          335809      3.97%     65.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316390      3.74%     69.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          259797      3.07%     72.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188835      2.23%     74.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134202      1.59%     76.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209461      2.48%     78.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1795711     21.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8461103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.358421                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.951430                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3470200                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       691067                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3434748                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        42210                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        822875                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496525                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3881                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19953592                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10426                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        822875                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3653367                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         335711                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        73688                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3287091                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       288368                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19357350                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           52                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156751                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81124                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26843535                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90173819                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90173819                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795126                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10048362                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3585                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1855                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           705483                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1898063                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1014863                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23712                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       413823                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18040085                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3469                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14603753                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23174                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5707985                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17445796                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          214                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8461103                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.725987                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.842211                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2984594     35.27%     35.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1711471     20.23%     55.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1352253     15.98%     71.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       815097      9.63%     81.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835825      9.88%     91.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379873      4.49%     95.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244215      2.89%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67670      0.80%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70105      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8461103                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64226     58.34%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21453     19.49%     77.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24411     22.17%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12011279     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200576      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1542257     10.56%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848047      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14603753                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.698105                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             110090                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007538                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37801872                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23751769                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14231669                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14713843                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45440                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       665702                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          439                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232891                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           78                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        822875                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         248754                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14019                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18043555                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        83736                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1898063                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1014863                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1845                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9607                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1408                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121688                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116440                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238128                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14362102                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1464813                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241650                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2299452                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017955                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834639                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.670007                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14242271                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14231669                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9202428                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24902196                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.654840                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369543                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239190                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5805188                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3255                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205197                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7638228                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.602360                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.117312                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3050307     39.93%     39.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2048666     26.82%     66.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849654     11.12%     77.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429453      5.62%     83.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449912      5.89%     89.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226261      2.96%     92.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155204      2.03%     94.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89488      1.17%     95.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       339283      4.44%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7638228                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239190                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014332                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232361                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757709                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009332                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       339283                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25343167                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36912157                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4302                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 138924                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239190                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.860003                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.860003                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.162787                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.162787                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64918079                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19476084                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18718249                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3250                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8600027                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3130418                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2539579                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       213506                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1291612                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1230921                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          333119                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9242                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3277291                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17243746                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3130418                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1564040                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3641120                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1124574                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        585418                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1613636                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        99438                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8410050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.529523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.326095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4768930     56.71%     56.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          227527      2.71%     59.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          258342      3.07%     62.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          471869      5.61%     68.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          215881      2.57%     70.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          327057      3.89%     74.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          178005      2.12%     76.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          152756      1.82%     78.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1809683     21.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8410050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364001                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.005080                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3457796                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       537804                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3474868                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        35423                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        904156                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       533014                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2063                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20541212                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4826                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        904156                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3646809                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         146482                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       133014                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3316907                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       262675                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19734096                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         4766                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        140566                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        76615                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1116                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27623731                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91938311                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91938311                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16962077                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10661654                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4123                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2474                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           674995                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1844173                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       941117                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        14214                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       276736                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18534534                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4119                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14912059                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29215                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6281940                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18809637                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          764                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8410050                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.773124                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.924465                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2954887     35.14%     35.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1785658     21.23%     56.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1201192     14.28%     70.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       840452      9.99%     80.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       709820      8.44%     89.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       380966      4.53%     93.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       375135      4.46%     98.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        87779      1.04%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74161      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8410050                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         107956     76.05%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15660     11.03%     87.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18345     12.92%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12430986     83.36%     83.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       210719      1.41%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1641      0.01%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1485457      9.96%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       783256      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14912059                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.733955                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             141963                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009520                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38405346                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24820746                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14476927                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15054022                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        28739                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       725309                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          232                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          161                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       239962                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        904156                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          57657                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9346                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18538656                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        64083                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1844173                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       941117                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2446                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6840                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          161                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125180                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       123361                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       248541                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14626946                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1385598                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       285113                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2136676                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2070257                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            751078                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.700802                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14488447                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14476927                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9474691                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26603109                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.683358                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356150                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9941975                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12210624                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6328071                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3355                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216226                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7505894                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.626805                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.162668                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2974081     39.62%     39.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2040571     27.19%     66.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       836694     11.15%     77.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       415761      5.54%     83.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       426281      5.68%     89.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       165328      2.20%     91.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       182575      2.43%     93.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94656      1.26%     95.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       369947      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7505894                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9941975                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12210624                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1820019                       # Number of memory references committed
system.switch_cpus1.commit.loads              1118864                       # Number of loads committed
system.switch_cpus1.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1755480                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11000817                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       248441                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       369947                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25674473                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37982374                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5115                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 189977                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9941975                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12210624                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9941975                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.865022                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.865022                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.156040                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.156040                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65755713                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20007148                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18991187                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3348                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8600027                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3227188                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2629497                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       213410                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1351159                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1256342                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          344790                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9460                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3325299                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17631632                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3227188                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1601132                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3694929                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1148922                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        511466                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1631969                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        92307                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8464202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.580046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.371171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4769273     56.35%     56.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          257182      3.04%     59.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          269858      3.19%     62.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          424446      5.01%     67.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          200323      2.37%     69.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          285061      3.37%     73.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          191025      2.26%     75.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          141223      1.67%     77.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1925811     22.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8464202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.375253                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.050183                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3501473                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       465419                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3536068                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        29646                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        931595                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       547575                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          909                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21066710                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3606                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        931595                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3677891                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         105698                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       130426                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3387504                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       231080                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20311511                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        133699                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        67839                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28438854                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     94702939                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     94702939                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17383716                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11055045                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3493                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1782                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           604186                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1890324                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       976481                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10540                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       380917                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19040920                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3514                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15130717                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27074                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6539199                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20214413                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8464202                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.787613                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.926740                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2927338     34.58%     34.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1822741     21.53%     56.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1226815     14.49%     70.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       810370      9.57%     80.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       731950      8.65%     88.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       413311      4.88%     93.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       371562      4.39%     98.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        81411      0.96%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        78704      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8464202                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         113696     78.15%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16075     11.05%     89.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15721     10.81%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12631147     83.48%     83.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       201448      1.33%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1710      0.01%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1502906      9.93%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       793506      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15130717                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.759380                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             145492                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009616                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38898200                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25583738                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14701735                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15276209                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        22044                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       752380                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           67                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          110                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       256058                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        931595                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          64164                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12933                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19044437                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        49441                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1890324                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       976481                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1778                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10500                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          110                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       128515                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       119996                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       248511                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14860057                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1401842                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       270658                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2169519                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2112596                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            767677                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.727908                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14712758                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14701735                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9653140                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27444065                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.709499                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351739                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10130432                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12473330                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6571096                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3485                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       215456                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7532607                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.655911                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.172837                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2878534     38.21%     38.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2132561     28.31%     66.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       848180     11.26%     77.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       425977      5.66%     83.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       394856      5.24%     88.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       180921      2.40%     91.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       194839      2.59%     93.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       100497      1.33%     95.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       376242      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7532607                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10130432                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12473330                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1858357                       # Number of memory references committed
system.switch_cpus2.commit.loads              1137937                       # Number of loads committed
system.switch_cpus2.commit.membars               1736                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1801015                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11236742                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       257203                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       376242                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26200622                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39021527                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4037                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 135825                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10130432                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12473330                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10130432                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.848930                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.848930                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.177954                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.177954                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66725277                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20390828                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19392454                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3472                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus3.numCycles                 8600027                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3183073                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2592467                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       215399                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1302115                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1241299                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          336943                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9577                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3339323                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17366326                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3183073                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1578242                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3851542                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1107373                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        475127                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1636502                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        87989                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8556011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.511344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.324703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4704469     54.98%     54.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          398972      4.66%     59.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          397698      4.65%     64.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          494856      5.78%     70.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          153438      1.79%     71.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          193976      2.27%     74.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          163315      1.91%     76.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          149665      1.75%     77.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1899622     22.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8556011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.370124                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.019334                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3502073                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       447455                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3682440                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        34329                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        889707                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       539417                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          301                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20713318                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1774                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        889707                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3660359                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          52670                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       211005                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3556492                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       185771                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20000258                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        115904                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        49984                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28076960                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93191965                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93191965                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17451031                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10625908                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3696                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1960                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           506955                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1856129                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       961022                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         9134                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       346141                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18808652                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3709                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15146874                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        31205                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6264145                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18937188                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          167                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8556011                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.770320                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.906758                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3030911     35.42%     35.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1767191     20.65%     56.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1213706     14.19%     70.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       830808      9.71%     79.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       811947      9.49%     89.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       397520      4.65%     94.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       373387      4.36%     98.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        60191      0.70%     99.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        70350      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8556011                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          96221     75.88%     75.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     75.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         16027     12.64%     88.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        14567     11.49%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12662757     83.60%     83.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       189453      1.25%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1731      0.01%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1499419      9.90%     94.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       793514      5.24%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15146874                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.761259                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             126815                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008372                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39007779                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25076638                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14725854                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15273689                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        19150                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       717044                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          135                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       237873                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        889707                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          29522                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4596                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18812365                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        40596                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1856129                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       961022                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1945                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3550                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          135                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       129840                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       122060                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       251900                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14887054                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1400073                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       259820                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2168398                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2126340                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            768325                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.731047                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14743155                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14725854                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9564415                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26993328                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.712303                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.354325                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10151020                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12513129                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6299281                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3542                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       216994                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7666304                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.632224                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.161335                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3014325     39.32%     39.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2095236     27.33%     66.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       851228     11.10%     77.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       461975      6.03%     83.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       408102      5.32%     89.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       166689      2.17%     91.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       188327      2.46%     93.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       109679      1.43%     95.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       370743      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7666304                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10151020                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12513129                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1862234                       # Number of memory references committed
system.switch_cpus3.commit.loads              1139085                       # Number of loads committed
system.switch_cpus3.commit.membars               1760                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1815902                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11264266                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       258615                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       370743                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26107789                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38515366                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2175                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  44016                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10151020                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12513129                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10151020                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.847208                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.847208                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.180347                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.180347                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66824358                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20471372                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19125214                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3536                       # number of misc regfile writes
system.l2.replacements                           8539                       # number of replacements
system.l2.tagsinuse                       8187.064035                       # Cycle average of tags in use
system.l2.total_refs                           725132                       # Total number of references to valid blocks.
system.l2.sampled_refs                          16724                       # Sample count of references to valid blocks.
system.l2.avg_refs                          43.358766                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            41.379994                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     26.081313                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1200.954696                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     27.154324                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1172.678059                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     27.127078                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    643.404138                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     27.111688                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    488.904129                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1564.850179                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1290.718602                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            905.177641                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            771.522196                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005051                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.003184                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.146601                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.003315                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.143149                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.003311                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.078541                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.003310                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.059681                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.191022                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.157558                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.110495                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.094180                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999397                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         7618                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4442                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3033                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2866                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   17967                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4154                       # number of Writeback hits
system.l2.Writeback_hits::total                  4154                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           65                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   207                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         7666                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4507                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3085                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2908                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18174                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         7666                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4507                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3085                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2908                       # number of overall hits
system.l2.overall_hits::total                   18174                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2745                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         3056                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1479                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1089                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  8536                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2745                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3056                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1479                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1089                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8536                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2745                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3056                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1479                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1089                       # number of overall misses
system.l2.overall_misses::total                  8536                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1888945                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    134539005                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1839657                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    139544046                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1992662                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     69331129                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2276205                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     49189139                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       400600788                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1888945                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    134539005                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1839657                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    139544046                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1992662                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     69331129                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2276205                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     49189139                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        400600788                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1888945                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    134539005                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1839657                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    139544046                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1992662                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     69331129                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2276205                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     49189139                       # number of overall miss cycles
system.l2.overall_miss_latency::total       400600788                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10363                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7498                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4512                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3955                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               26503                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4154                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4154                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           65                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           42                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               207                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10411                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7563                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4564                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3997                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                26710                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10411                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7563                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4564                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3997                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               26710                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.264885                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.906977                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.407575                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.327793                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.275348                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.322077                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.263663                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.906977                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.404072                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.324058                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.272454                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.319581                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.263663                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.906977                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.404072                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.324058                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.272454                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.319581                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 42930.568182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 49012.387978                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 47170.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45662.318717                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 46340.976744                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 46877.031102                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 55517.195122                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45169.089991                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46930.738988                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 42930.568182                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 49012.387978                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 47170.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45662.318717                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 46340.976744                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 46877.031102                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 55517.195122                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45169.089991                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46930.738988                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 42930.568182                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 49012.387978                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 47170.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45662.318717                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 46340.976744                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 46877.031102                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 55517.195122                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45169.089991                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46930.738988                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2228                       # number of writebacks
system.l2.writebacks::total                      2228                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2745                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         3056                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1479                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1089                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             8536                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2745                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3056                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1479                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1089                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8536                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2745                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3056                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1479                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1089                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8536                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1636562                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    118893442                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1617374                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    121938921                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1749670                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     60802114                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2041502                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     42906660                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    351586245                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1636562                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    118893442                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1617374                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    121938921                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1749670                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     60802114                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2041502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     42906660                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    351586245                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1636562                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    118893442                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1617374                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    121938921                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1749670                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     60802114                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2041502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     42906660                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    351586245                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.264885                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.906977                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.407575                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.327793                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.275348                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.322077                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.263663                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.906977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.404072                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.324058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.272454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.319581                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.263663                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.906977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.404072                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.324058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.272454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.319581                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37194.590909                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 43312.729326                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41471.128205                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39901.479385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        40690                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 41110.286680                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 49792.731707                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39400.055096                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41188.641635                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 37194.590909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 43312.729326                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 41471.128205                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39901.479385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst        40690                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 41110.286680                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 49792.731707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39400.055096                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41188.641635                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 37194.590909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 43312.729326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 41471.128205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39901.479385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst        40690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 41110.286680                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 49792.731707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39400.055096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41188.641635                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               575.931727                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001639856                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1709283.030717                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.670889                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.260838                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.061973                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860995                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.922968                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1631162                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1631162                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1631162                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1631162                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1631162                       # number of overall hits
system.cpu0.icache.overall_hits::total        1631162                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           61                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           61                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           61                       # number of overall misses
system.cpu0.icache.overall_misses::total           61                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3056539                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3056539                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3056539                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3056539                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3056539                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3056539                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1631223                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1631223                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1631223                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1631223                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1631223                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1631223                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 50107.196721                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50107.196721                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 50107.196721                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50107.196721                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 50107.196721                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50107.196721                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2268826                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2268826                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2268826                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2268826                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2268826                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2268826                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 50418.355556                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 50418.355556                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 50418.355556                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 50418.355556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 50418.355556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 50418.355556                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10411                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174373398                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10667                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16346.995219                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.220005                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.779995                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899297                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100703                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1128659                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1128659                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778486                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778486                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1722                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1722                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1625                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1625                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1907145                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1907145                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1907145                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1907145                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37145                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37145                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          158                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          158                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37303                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37303                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37303                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37303                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1217698201                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1217698201                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4593209                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4593209                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1222291410                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1222291410                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1222291410                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1222291410                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1165804                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1165804                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778644                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778644                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1722                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1722                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1625                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1625                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1944448                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1944448                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1944448                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1944448                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031862                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031862                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000203                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000203                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019184                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019184                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019184                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019184                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32782.291049                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32782.291049                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29070.943038                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29070.943038                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32766.571321                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32766.571321                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32766.571321                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32766.571321                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1289                       # number of writebacks
system.cpu0.dcache.writebacks::total             1289                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26782                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26782                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26892                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26892                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26892                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26892                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10363                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10363                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10411                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10411                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10411                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10411                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    215854132                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    215854132                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       967875                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       967875                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    216822007                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    216822007                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    216822007                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    216822007                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008889                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008889                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005354                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005354                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005354                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005354                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20829.309273                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20829.309273                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 20164.062500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20164.062500                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20826.242148                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20826.242148                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20826.242148                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20826.242148                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.676457                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006657830                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1954675.398058                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.676457                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.063584                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.819994                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1613584                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1613584                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1613584                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1613584                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1613584                       # number of overall hits
system.cpu1.icache.overall_hits::total        1613584                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           52                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           52                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2660064                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2660064                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2660064                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2660064                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2660064                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2660064                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1613636                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1613636                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1613636                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1613636                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1613636                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1613636                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 51155.076923                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 51155.076923                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 51155.076923                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 51155.076923                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 51155.076923                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 51155.076923                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2257909                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2257909                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2257909                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2257909                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2257909                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2257909                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52509.511628                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52509.511628                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 52509.511628                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52509.511628                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 52509.511628                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52509.511628                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7563                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165337868                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7819                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21145.653920                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.331973                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.668027                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.888016                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.111984                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1080805                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1080805                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       697487                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        697487                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2384                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2384                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1674                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1674                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1778292                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1778292                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1778292                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1778292                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14634                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14634                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          249                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          249                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14883                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14883                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14883                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14883                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    511228288                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    511228288                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     10907523                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     10907523                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    522135811                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    522135811                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    522135811                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    522135811                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1095439                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1095439                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       697736                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       697736                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1674                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1674                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1793175                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1793175                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1793175                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1793175                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013359                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013359                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000357                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000357                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008300                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008300                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008300                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008300                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34934.282356                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34934.282356                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 43805.313253                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 43805.313253                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 35082.699120                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35082.699120                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 35082.699120                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35082.699120                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          999                       # number of writebacks
system.cpu1.dcache.writebacks::total              999                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7136                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7136                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          184                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          184                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7320                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7320                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7320                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7320                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7498                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7498                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           65                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           65                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7563                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7563                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7563                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7563                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    191808058                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    191808058                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      2044948                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      2044948                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    193853006                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    193853006                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    193853006                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    193853006                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006845                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006845                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000093                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000093                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004218                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004218                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004218                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004218                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 25581.229395                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 25581.229395                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 31460.738462                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 31460.738462                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 25631.760677                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25631.760677                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 25631.760677                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25631.760677                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               502.113327                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004680478                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1981618.299803                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    40.113327                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.064284                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.804669                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1631915                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1631915                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1631915                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1631915                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1631915                       # number of overall hits
system.cpu2.icache.overall_hits::total        1631915                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           54                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           54                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           54                       # number of overall misses
system.cpu2.icache.overall_misses::total           54                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2949777                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2949777                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2949777                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2949777                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2949777                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2949777                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1631969                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1631969                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1631969                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1631969                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1631969                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1631969                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 54625.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 54625.500000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 54625.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 54625.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 54625.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 54625.500000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           45                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           45                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2506630                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2506630                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2506630                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2506630                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2506630                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2506630                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 55702.888889                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 55702.888889                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 55702.888889                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 55702.888889                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 55702.888889                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 55702.888889                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4564                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153823245                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4820                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              31913.536307                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.142983                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.857017                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.883371                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.116629                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1096611                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1096611                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       716767                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        716767                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1737                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1737                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1736                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1736                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1813378                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1813378                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1813378                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1813378                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        11454                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        11454                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          165                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11619                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11619                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11619                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11619                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    426191911                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    426191911                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5945221                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5945221                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    432137132                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    432137132                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    432137132                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    432137132                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1108065                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1108065                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       716932                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       716932                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1736                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1736                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1824997                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1824997                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1824997                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1824997                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010337                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010337                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000230                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000230                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006367                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006367                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006367                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006367                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 37209.002183                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 37209.002183                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 36031.642424                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 36031.642424                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 37192.282641                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 37192.282641                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 37192.282641                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 37192.282641                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          965                       # number of writebacks
system.cpu2.dcache.writebacks::total              965                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6942                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6942                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          113                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7055                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7055                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7055                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7055                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4512                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4512                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4564                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4564                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4564                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4564                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    102423849                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    102423849                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1326965                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1326965                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    103750814                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    103750814                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    103750814                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    103750814                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004072                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004072                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002501                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002501                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002501                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002501                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 22700.321144                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 22700.321144                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 25518.557692                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 25518.557692                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 22732.430762                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 22732.430762                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 22732.430762                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 22732.430762                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               507.571924                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007969197                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   510                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1976410.190196                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.571924                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          468                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.063417                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.750000                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.813417                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1636449                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1636449                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1636449                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1636449                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1636449                       # number of overall hits
system.cpu3.icache.overall_hits::total        1636449                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           53                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           53                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           53                       # number of overall misses
system.cpu3.icache.overall_misses::total           53                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3237215                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3237215                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3237215                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3237215                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3237215                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3237215                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1636502                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1636502                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1636502                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1636502                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1636502                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1636502                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000032                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000032                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 61079.528302                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 61079.528302                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 61079.528302                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 61079.528302                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 61079.528302                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 61079.528302                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2680433                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2680433                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2680433                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2680433                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2680433                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2680433                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 63819.833333                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 63819.833333                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 63819.833333                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 63819.833333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 63819.833333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 63819.833333                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3997                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148893399                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4253                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              35009.028686                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   223.192116                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    32.807884                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.871844                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.128156                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1096685                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1096685                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       719321                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        719321                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1886                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1886                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1768                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1768                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1816006                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1816006                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1816006                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1816006                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7950                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7950                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          175                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          175                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         8125                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          8125                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         8125                       # number of overall misses
system.cpu3.dcache.overall_misses::total         8125                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    249255587                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    249255587                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      6870652                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      6870652                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    256126239                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    256126239                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    256126239                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    256126239                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1104635                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1104635                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       719496                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       719496                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1886                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1886                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1824131                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1824131                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1824131                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1824131                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.007197                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.007197                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000243                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000243                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004454                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004454                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004454                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004454                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 31352.904025                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 31352.904025                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 39260.868571                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 39260.868571                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 31523.229415                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 31523.229415                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 31523.229415                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 31523.229415                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          901                       # number of writebacks
system.cpu3.dcache.writebacks::total              901                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3995                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3995                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          133                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          133                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         4128                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         4128                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         4128                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         4128                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3955                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3955                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           42                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           42                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3997                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3997                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3997                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3997                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     83465550                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     83465550                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1271777                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1271777                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     84737327                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     84737327                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     84737327                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     84737327                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003580                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003580                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002191                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002191                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002191                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002191                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 21103.805310                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 21103.805310                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 30280.404762                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 30280.404762                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 21200.231924                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 21200.231924                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 21200.231924                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 21200.231924                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
