#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xc7c8b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xc7ca40 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xc6f2d0 .functor NOT 1, L_0xccb7a0, C4<0>, C4<0>, C4<0>;
L_0xccb580 .functor XOR 2, L_0xccb420, L_0xccb4e0, C4<00>, C4<00>;
L_0xccb690 .functor XOR 2, L_0xccb580, L_0xccb5f0, C4<00>, C4<00>;
v0xcc6c10_0 .net *"_ivl_10", 1 0, L_0xccb5f0;  1 drivers
v0xcc6d10_0 .net *"_ivl_12", 1 0, L_0xccb690;  1 drivers
v0xcc6df0_0 .net *"_ivl_2", 1 0, L_0xcc9fd0;  1 drivers
v0xcc6eb0_0 .net *"_ivl_4", 1 0, L_0xccb420;  1 drivers
v0xcc6f90_0 .net *"_ivl_6", 1 0, L_0xccb4e0;  1 drivers
v0xcc70c0_0 .net *"_ivl_8", 1 0, L_0xccb580;  1 drivers
v0xcc71a0_0 .net "a", 0 0, v0xcc3aa0_0;  1 drivers
v0xcc7240_0 .net "b", 0 0, v0xcc3b40_0;  1 drivers
v0xcc72e0_0 .net "c", 0 0, v0xcc3be0_0;  1 drivers
v0xcc7380_0 .var "clk", 0 0;
v0xcc7420_0 .net "d", 0 0, v0xcc3d20_0;  1 drivers
v0xcc74c0_0 .net "out_pos_dut", 0 0, L_0xccb180;  1 drivers
v0xcc7560_0 .net "out_pos_ref", 0 0, L_0xcc8a90;  1 drivers
v0xcc7600_0 .net "out_sop_dut", 0 0, L_0xcc99f0;  1 drivers
v0xcc76a0_0 .net "out_sop_ref", 0 0, L_0xc9e250;  1 drivers
v0xcc7740_0 .var/2u "stats1", 223 0;
v0xcc77e0_0 .var/2u "strobe", 0 0;
v0xcc7880_0 .net "tb_match", 0 0, L_0xccb7a0;  1 drivers
v0xcc7950_0 .net "tb_mismatch", 0 0, L_0xc6f2d0;  1 drivers
v0xcc79f0_0 .net "wavedrom_enable", 0 0, v0xcc3ff0_0;  1 drivers
v0xcc7ac0_0 .net "wavedrom_title", 511 0, v0xcc4090_0;  1 drivers
L_0xcc9fd0 .concat [ 1 1 0 0], L_0xcc8a90, L_0xc9e250;
L_0xccb420 .concat [ 1 1 0 0], L_0xcc8a90, L_0xc9e250;
L_0xccb4e0 .concat [ 1 1 0 0], L_0xccb180, L_0xcc99f0;
L_0xccb5f0 .concat [ 1 1 0 0], L_0xcc8a90, L_0xc9e250;
L_0xccb7a0 .cmp/eeq 2, L_0xcc9fd0, L_0xccb690;
S_0xc7cbd0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xc7ca40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xc6f6b0 .functor AND 1, v0xcc3be0_0, v0xcc3d20_0, C4<1>, C4<1>;
L_0xc6fa90 .functor NOT 1, v0xcc3aa0_0, C4<0>, C4<0>, C4<0>;
L_0xc6fe70 .functor NOT 1, v0xcc3b40_0, C4<0>, C4<0>, C4<0>;
L_0xc700f0 .functor AND 1, L_0xc6fa90, L_0xc6fe70, C4<1>, C4<1>;
L_0xc87440 .functor AND 1, L_0xc700f0, v0xcc3be0_0, C4<1>, C4<1>;
L_0xc9e250 .functor OR 1, L_0xc6f6b0, L_0xc87440, C4<0>, C4<0>;
L_0xcc7f10 .functor NOT 1, v0xcc3b40_0, C4<0>, C4<0>, C4<0>;
L_0xcc7f80 .functor OR 1, L_0xcc7f10, v0xcc3d20_0, C4<0>, C4<0>;
L_0xcc8090 .functor AND 1, v0xcc3be0_0, L_0xcc7f80, C4<1>, C4<1>;
L_0xcc8150 .functor NOT 1, v0xcc3aa0_0, C4<0>, C4<0>, C4<0>;
L_0xcc8220 .functor OR 1, L_0xcc8150, v0xcc3b40_0, C4<0>, C4<0>;
L_0xcc8290 .functor AND 1, L_0xcc8090, L_0xcc8220, C4<1>, C4<1>;
L_0xcc8410 .functor NOT 1, v0xcc3b40_0, C4<0>, C4<0>, C4<0>;
L_0xcc8480 .functor OR 1, L_0xcc8410, v0xcc3d20_0, C4<0>, C4<0>;
L_0xcc83a0 .functor AND 1, v0xcc3be0_0, L_0xcc8480, C4<1>, C4<1>;
L_0xcc8610 .functor NOT 1, v0xcc3aa0_0, C4<0>, C4<0>, C4<0>;
L_0xcc8710 .functor OR 1, L_0xcc8610, v0xcc3d20_0, C4<0>, C4<0>;
L_0xcc87d0 .functor AND 1, L_0xcc83a0, L_0xcc8710, C4<1>, C4<1>;
L_0xcc8980 .functor XNOR 1, L_0xcc8290, L_0xcc87d0, C4<0>, C4<0>;
v0xc6ec00_0 .net *"_ivl_0", 0 0, L_0xc6f6b0;  1 drivers
v0xc6f000_0 .net *"_ivl_12", 0 0, L_0xcc7f10;  1 drivers
v0xc6f3e0_0 .net *"_ivl_14", 0 0, L_0xcc7f80;  1 drivers
v0xc6f7c0_0 .net *"_ivl_16", 0 0, L_0xcc8090;  1 drivers
v0xc6fba0_0 .net *"_ivl_18", 0 0, L_0xcc8150;  1 drivers
v0xc6ff80_0 .net *"_ivl_2", 0 0, L_0xc6fa90;  1 drivers
v0xc70200_0 .net *"_ivl_20", 0 0, L_0xcc8220;  1 drivers
v0xcc2010_0 .net *"_ivl_24", 0 0, L_0xcc8410;  1 drivers
v0xcc20f0_0 .net *"_ivl_26", 0 0, L_0xcc8480;  1 drivers
v0xcc21d0_0 .net *"_ivl_28", 0 0, L_0xcc83a0;  1 drivers
v0xcc22b0_0 .net *"_ivl_30", 0 0, L_0xcc8610;  1 drivers
v0xcc2390_0 .net *"_ivl_32", 0 0, L_0xcc8710;  1 drivers
v0xcc2470_0 .net *"_ivl_36", 0 0, L_0xcc8980;  1 drivers
L_0x7f42e25f8018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xcc2530_0 .net *"_ivl_38", 0 0, L_0x7f42e25f8018;  1 drivers
v0xcc2610_0 .net *"_ivl_4", 0 0, L_0xc6fe70;  1 drivers
v0xcc26f0_0 .net *"_ivl_6", 0 0, L_0xc700f0;  1 drivers
v0xcc27d0_0 .net *"_ivl_8", 0 0, L_0xc87440;  1 drivers
v0xcc28b0_0 .net "a", 0 0, v0xcc3aa0_0;  alias, 1 drivers
v0xcc2970_0 .net "b", 0 0, v0xcc3b40_0;  alias, 1 drivers
v0xcc2a30_0 .net "c", 0 0, v0xcc3be0_0;  alias, 1 drivers
v0xcc2af0_0 .net "d", 0 0, v0xcc3d20_0;  alias, 1 drivers
v0xcc2bb0_0 .net "out_pos", 0 0, L_0xcc8a90;  alias, 1 drivers
v0xcc2c70_0 .net "out_sop", 0 0, L_0xc9e250;  alias, 1 drivers
v0xcc2d30_0 .net "pos0", 0 0, L_0xcc8290;  1 drivers
v0xcc2df0_0 .net "pos1", 0 0, L_0xcc87d0;  1 drivers
L_0xcc8a90 .functor MUXZ 1, L_0x7f42e25f8018, L_0xcc8290, L_0xcc8980, C4<>;
S_0xcc2f70 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xc7ca40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xcc3aa0_0 .var "a", 0 0;
v0xcc3b40_0 .var "b", 0 0;
v0xcc3be0_0 .var "c", 0 0;
v0xcc3c80_0 .net "clk", 0 0, v0xcc7380_0;  1 drivers
v0xcc3d20_0 .var "d", 0 0;
v0xcc3e10_0 .var/2u "fail", 0 0;
v0xcc3eb0_0 .var/2u "fail1", 0 0;
v0xcc3f50_0 .net "tb_match", 0 0, L_0xccb7a0;  alias, 1 drivers
v0xcc3ff0_0 .var "wavedrom_enable", 0 0;
v0xcc4090_0 .var "wavedrom_title", 511 0;
E_0xc7b220/0 .event negedge, v0xcc3c80_0;
E_0xc7b220/1 .event posedge, v0xcc3c80_0;
E_0xc7b220 .event/or E_0xc7b220/0, E_0xc7b220/1;
S_0xcc32a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xcc2f70;
 .timescale -12 -12;
v0xcc34e0_0 .var/2s "i", 31 0;
E_0xc7b0c0 .event posedge, v0xcc3c80_0;
S_0xcc35e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xcc2f70;
 .timescale -12 -12;
v0xcc37e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xcc38c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xcc2f70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xcc4270 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xc7ca40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xcc8c40 .functor NOT 1, v0xcc3aa0_0, C4<0>, C4<0>, C4<0>;
L_0xcc8cd0 .functor AND 1, L_0xcc8c40, v0xcc3b40_0, C4<1>, C4<1>;
L_0xcc8ec0 .functor NOT 1, v0xcc3be0_0, C4<0>, C4<0>, C4<0>;
L_0xcc9040 .functor AND 1, L_0xcc8cd0, L_0xcc8ec0, C4<1>, C4<1>;
L_0xcc9180 .functor AND 1, L_0xcc9040, v0xcc3d20_0, C4<1>, C4<1>;
L_0xcc9350 .functor AND 1, v0xcc3aa0_0, v0xcc3b40_0, C4<1>, C4<1>;
L_0xcc9510 .functor AND 1, L_0xcc9350, v0xcc3be0_0, C4<1>, C4<1>;
L_0xcc95d0 .functor AND 1, L_0xcc9510, v0xcc3d20_0, C4<1>, C4<1>;
L_0xcc96e0 .functor OR 1, L_0xcc9180, L_0xcc95d0, C4<0>, C4<0>;
L_0xcc97f0 .functor AND 1, v0xcc3aa0_0, v0xcc3b40_0, C4<1>, C4<1>;
L_0xcc98c0 .functor NOT 1, v0xcc3be0_0, C4<0>, C4<0>, C4<0>;
L_0xcc9930 .functor AND 1, L_0xcc97f0, L_0xcc98c0, C4<1>, C4<1>;
L_0xcc9a60 .functor NOT 1, v0xcc3d20_0, C4<0>, C4<0>, C4<0>;
L_0xcc9ad0 .functor AND 1, L_0xcc9930, L_0xcc9a60, C4<1>, C4<1>;
L_0xcc99f0 .functor OR 1, L_0xcc96e0, L_0xcc9ad0, C4<0>, C4<0>;
L_0xcc9d50 .functor NOT 1, v0xcc3b40_0, C4<0>, C4<0>, C4<0>;
L_0xcc9e50 .functor OR 1, v0xcc3aa0_0, L_0xcc9d50, C4<0>, C4<0>;
L_0xcc9f10 .functor OR 1, L_0xcc9e50, v0xcc3be0_0, C4<0>, C4<0>;
L_0xcca070 .functor NOT 1, v0xcc3d20_0, C4<0>, C4<0>, C4<0>;
L_0xcca0e0 .functor OR 1, L_0xcc9f10, L_0xcca070, C4<0>, C4<0>;
L_0xcca2a0 .functor NOT 1, v0xcc3b40_0, C4<0>, C4<0>, C4<0>;
L_0xcca310 .functor OR 1, v0xcc3aa0_0, L_0xcca2a0, C4<0>, C4<0>;
L_0xcca490 .functor NOT 1, v0xcc3be0_0, C4<0>, C4<0>, C4<0>;
L_0xcca500 .functor OR 1, L_0xcca310, L_0xcca490, C4<0>, C4<0>;
L_0xcca6e0 .functor OR 1, L_0xcca500, v0xcc3d20_0, C4<0>, C4<0>;
L_0xcca7a0 .functor AND 1, L_0xcca0e0, L_0xcca6e0, C4<1>, C4<1>;
L_0xcca990 .functor NOT 1, v0xcc3aa0_0, C4<0>, C4<0>, C4<0>;
L_0xccaa00 .functor NOT 1, v0xcc3b40_0, C4<0>, C4<0>, C4<0>;
L_0xccab60 .functor OR 1, L_0xcca990, L_0xccaa00, C4<0>, C4<0>;
L_0xccac70 .functor NOT 1, v0xcc3be0_0, C4<0>, C4<0>, C4<0>;
L_0xccade0 .functor OR 1, L_0xccab60, L_0xccac70, C4<0>, C4<0>;
L_0xccaef0 .functor NOT 1, v0xcc3d20_0, C4<0>, C4<0>, C4<0>;
L_0xccb070 .functor OR 1, L_0xccade0, L_0xccaef0, C4<0>, C4<0>;
L_0xccb180 .functor AND 1, L_0xcca7a0, L_0xccb070, C4<1>, C4<1>;
v0xcc4430_0 .net *"_ivl_0", 0 0, L_0xcc8c40;  1 drivers
v0xcc4510_0 .net *"_ivl_10", 0 0, L_0xcc9350;  1 drivers
v0xcc45f0_0 .net *"_ivl_12", 0 0, L_0xcc9510;  1 drivers
v0xcc46e0_0 .net *"_ivl_14", 0 0, L_0xcc95d0;  1 drivers
v0xcc47c0_0 .net *"_ivl_16", 0 0, L_0xcc96e0;  1 drivers
v0xcc48f0_0 .net *"_ivl_18", 0 0, L_0xcc97f0;  1 drivers
v0xcc49d0_0 .net *"_ivl_2", 0 0, L_0xcc8cd0;  1 drivers
v0xcc4ab0_0 .net *"_ivl_20", 0 0, L_0xcc98c0;  1 drivers
v0xcc4b90_0 .net *"_ivl_22", 0 0, L_0xcc9930;  1 drivers
v0xcc4d00_0 .net *"_ivl_24", 0 0, L_0xcc9a60;  1 drivers
v0xcc4de0_0 .net *"_ivl_26", 0 0, L_0xcc9ad0;  1 drivers
v0xcc4ec0_0 .net *"_ivl_30", 0 0, L_0xcc9d50;  1 drivers
v0xcc4fa0_0 .net *"_ivl_32", 0 0, L_0xcc9e50;  1 drivers
v0xcc5080_0 .net *"_ivl_34", 0 0, L_0xcc9f10;  1 drivers
v0xcc5160_0 .net *"_ivl_36", 0 0, L_0xcca070;  1 drivers
v0xcc5240_0 .net *"_ivl_38", 0 0, L_0xcca0e0;  1 drivers
v0xcc5320_0 .net *"_ivl_4", 0 0, L_0xcc8ec0;  1 drivers
v0xcc5510_0 .net *"_ivl_40", 0 0, L_0xcca2a0;  1 drivers
v0xcc55f0_0 .net *"_ivl_42", 0 0, L_0xcca310;  1 drivers
v0xcc56d0_0 .net *"_ivl_44", 0 0, L_0xcca490;  1 drivers
v0xcc57b0_0 .net *"_ivl_46", 0 0, L_0xcca500;  1 drivers
v0xcc5890_0 .net *"_ivl_48", 0 0, L_0xcca6e0;  1 drivers
v0xcc5970_0 .net *"_ivl_50", 0 0, L_0xcca7a0;  1 drivers
v0xcc5a50_0 .net *"_ivl_52", 0 0, L_0xcca990;  1 drivers
v0xcc5b30_0 .net *"_ivl_54", 0 0, L_0xccaa00;  1 drivers
v0xcc5c10_0 .net *"_ivl_56", 0 0, L_0xccab60;  1 drivers
v0xcc5cf0_0 .net *"_ivl_58", 0 0, L_0xccac70;  1 drivers
v0xcc5dd0_0 .net *"_ivl_6", 0 0, L_0xcc9040;  1 drivers
v0xcc5eb0_0 .net *"_ivl_60", 0 0, L_0xccade0;  1 drivers
v0xcc5f90_0 .net *"_ivl_62", 0 0, L_0xccaef0;  1 drivers
v0xcc6070_0 .net *"_ivl_64", 0 0, L_0xccb070;  1 drivers
v0xcc6150_0 .net *"_ivl_8", 0 0, L_0xcc9180;  1 drivers
v0xcc6230_0 .net "a", 0 0, v0xcc3aa0_0;  alias, 1 drivers
v0xcc64e0_0 .net "b", 0 0, v0xcc3b40_0;  alias, 1 drivers
v0xcc65d0_0 .net "c", 0 0, v0xcc3be0_0;  alias, 1 drivers
v0xcc66c0_0 .net "d", 0 0, v0xcc3d20_0;  alias, 1 drivers
v0xcc67b0_0 .net "out_pos", 0 0, L_0xccb180;  alias, 1 drivers
v0xcc6870_0 .net "out_sop", 0 0, L_0xcc99f0;  alias, 1 drivers
S_0xcc69f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xc7ca40;
 .timescale -12 -12;
E_0xc649f0 .event anyedge, v0xcc77e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xcc77e0_0;
    %nor/r;
    %assign/vec4 v0xcc77e0_0, 0;
    %wait E_0xc649f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xcc2f70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcc3e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcc3eb0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xcc2f70;
T_4 ;
    %wait E_0xc7b220;
    %load/vec4 v0xcc3f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcc3e10_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xcc2f70;
T_5 ;
    %wait E_0xc7b0c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcc3d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3b40_0, 0;
    %assign/vec4 v0xcc3aa0_0, 0;
    %wait E_0xc7b0c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcc3d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3b40_0, 0;
    %assign/vec4 v0xcc3aa0_0, 0;
    %wait E_0xc7b0c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcc3d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3b40_0, 0;
    %assign/vec4 v0xcc3aa0_0, 0;
    %wait E_0xc7b0c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcc3d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3b40_0, 0;
    %assign/vec4 v0xcc3aa0_0, 0;
    %wait E_0xc7b0c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcc3d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3b40_0, 0;
    %assign/vec4 v0xcc3aa0_0, 0;
    %wait E_0xc7b0c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcc3d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3b40_0, 0;
    %assign/vec4 v0xcc3aa0_0, 0;
    %wait E_0xc7b0c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcc3d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3b40_0, 0;
    %assign/vec4 v0xcc3aa0_0, 0;
    %wait E_0xc7b0c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcc3d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3b40_0, 0;
    %assign/vec4 v0xcc3aa0_0, 0;
    %wait E_0xc7b0c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcc3d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3b40_0, 0;
    %assign/vec4 v0xcc3aa0_0, 0;
    %wait E_0xc7b0c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcc3d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3b40_0, 0;
    %assign/vec4 v0xcc3aa0_0, 0;
    %wait E_0xc7b0c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcc3d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3b40_0, 0;
    %assign/vec4 v0xcc3aa0_0, 0;
    %wait E_0xc7b0c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcc3d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3b40_0, 0;
    %assign/vec4 v0xcc3aa0_0, 0;
    %wait E_0xc7b0c0;
    %load/vec4 v0xcc3e10_0;
    %store/vec4 v0xcc3eb0_0, 0, 1;
    %fork t_1, S_0xcc32a0;
    %jmp t_0;
    .scope S_0xcc32a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xcc34e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xcc34e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xc7b0c0;
    %load/vec4 v0xcc34e0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xcc3d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3b40_0, 0;
    %assign/vec4 v0xcc3aa0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xcc34e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xcc34e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xcc2f70;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xc7b220;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xcc3d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc3b40_0, 0;
    %assign/vec4 v0xcc3aa0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xcc3e10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xcc3eb0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xc7ca40;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcc7380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcc77e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xc7ca40;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xcc7380_0;
    %inv;
    %store/vec4 v0xcc7380_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xc7ca40;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xcc3c80_0, v0xcc7950_0, v0xcc71a0_0, v0xcc7240_0, v0xcc72e0_0, v0xcc7420_0, v0xcc76a0_0, v0xcc7600_0, v0xcc7560_0, v0xcc74c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xc7ca40;
T_9 ;
    %load/vec4 v0xcc7740_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xcc7740_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xcc7740_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xcc7740_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xcc7740_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xcc7740_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xcc7740_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xcc7740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xcc7740_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xcc7740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xc7ca40;
T_10 ;
    %wait E_0xc7b220;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xcc7740_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcc7740_0, 4, 32;
    %load/vec4 v0xcc7880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xcc7740_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcc7740_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xcc7740_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcc7740_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xcc76a0_0;
    %load/vec4 v0xcc76a0_0;
    %load/vec4 v0xcc7600_0;
    %xor;
    %load/vec4 v0xcc76a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xcc7740_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcc7740_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xcc7740_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcc7740_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xcc7560_0;
    %load/vec4 v0xcc7560_0;
    %load/vec4 v0xcc74c0_0;
    %xor;
    %load/vec4 v0xcc7560_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xcc7740_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcc7740_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xcc7740_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcc7740_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can10_depth0/human/ece241_2013_q2/iter0/response5/top_module.sv";
