<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `i2c0` mod in crate `rp2040_pac`."><meta name="keywords" content="rust, rustlang, rust-lang, i2c0"><title>rp2040_pac::i2c0 - Rust</title><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled ><script id="default-settings"></script><script src="../../storage.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../rp2040_pac/index.html'><div class='logo-container rust-logo'><img src='../../rust-logo.png' alt='logo'></div></a><p class="location">Module i2c0</p><div class="sidebar-elems"><div class="block items"><ul><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li><li><a href="#types">Type Definitions</a></li></ul></div><p class="location"><a href="../index.html">rp2040_pac</a></p><script>window.sidebarCurrent = {name: "i2c0", ty: "mod", relpath: "../"};</script><script defer src="../sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu"><img src="../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><script src="../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><span class="help-button">?</span>
                <a id="settings-menu" href="../../settings.html"><img src="../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../../src/rp2040_pac/i2c0.rs.html#1-900" title="goto source code">[src]</a></span><span class="in-band">Module <a href="../index.html">rp2040_pac</a>::<wbr><a class="mod" href="">i2c0</a></span></h1><div class="docblock"><p>DW_apb_i2c address block</p>
</div><h2 id="modules" class="section-header"><a href="#modules">Modules</a></h2>
<table><tr class="module-item"><td><a class="mod" href="ic_ack_general_call/index.html" title="rp2040_pac::i2c0::ic_ack_general_call mod">ic_ack_general_call</a></td><td class="docblock-short"><p>I2C ACK General Call Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_clr_activity/index.html" title="rp2040_pac::i2c0::ic_clr_activity mod">ic_clr_activity</a></td><td class="docblock-short"><p>Clear ACTIVITY Interrupt Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_clr_gen_call/index.html" title="rp2040_pac::i2c0::ic_clr_gen_call mod">ic_clr_gen_call</a></td><td class="docblock-short"><p>Clear GEN_CALL Interrupt Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_clr_intr/index.html" title="rp2040_pac::i2c0::ic_clr_intr mod">ic_clr_intr</a></td><td class="docblock-short"><p>Clear Combined and Individual Interrupt Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_clr_rd_req/index.html" title="rp2040_pac::i2c0::ic_clr_rd_req mod">ic_clr_rd_req</a></td><td class="docblock-short"><p>Clear RD_REQ Interrupt Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_clr_restart_det/index.html" title="rp2040_pac::i2c0::ic_clr_restart_det mod">ic_clr_restart_det</a></td><td class="docblock-short"><p>Clear RESTART_DET Interrupt Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_clr_rx_done/index.html" title="rp2040_pac::i2c0::ic_clr_rx_done mod">ic_clr_rx_done</a></td><td class="docblock-short"><p>Clear RX_DONE Interrupt Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_clr_rx_over/index.html" title="rp2040_pac::i2c0::ic_clr_rx_over mod">ic_clr_rx_over</a></td><td class="docblock-short"><p>Clear RX_OVER Interrupt Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_clr_rx_under/index.html" title="rp2040_pac::i2c0::ic_clr_rx_under mod">ic_clr_rx_under</a></td><td class="docblock-short"><p>Clear RX_UNDER Interrupt Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_clr_start_det/index.html" title="rp2040_pac::i2c0::ic_clr_start_det mod">ic_clr_start_det</a></td><td class="docblock-short"><p>Clear START_DET Interrupt Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_clr_stop_det/index.html" title="rp2040_pac::i2c0::ic_clr_stop_det mod">ic_clr_stop_det</a></td><td class="docblock-short"><p>Clear STOP_DET Interrupt Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_clr_tx_abrt/index.html" title="rp2040_pac::i2c0::ic_clr_tx_abrt mod">ic_clr_tx_abrt</a></td><td class="docblock-short"><p>Clear TX_ABRT Interrupt Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_clr_tx_over/index.html" title="rp2040_pac::i2c0::ic_clr_tx_over mod">ic_clr_tx_over</a></td><td class="docblock-short"><p>Clear TX_OVER Interrupt Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_comp_param_1/index.html" title="rp2040_pac::i2c0::ic_comp_param_1 mod">ic_comp_param_1</a></td><td class="docblock-short"><p>Component Parameter Register 1</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_comp_type/index.html" title="rp2040_pac::i2c0::ic_comp_type mod">ic_comp_type</a></td><td class="docblock-short"><p>I2C Component Type Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_comp_version/index.html" title="rp2040_pac::i2c0::ic_comp_version mod">ic_comp_version</a></td><td class="docblock-short"><p>I2C Component Version Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_con/index.html" title="rp2040_pac::i2c0::ic_con mod">ic_con</a></td><td class="docblock-short"><p>I2C Control Register. This register can be written only when the DW_apb_i2c is disabled, which corresponds to the IC_ENABLE[0]
register being set to 0. Writes at other times have no effect.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_data_cmd/index.html" title="rp2040_pac::i2c0::ic_data_cmd mod">ic_data_cmd</a></td><td class="docblock-short"><p>I2C Rx/Tx Data Buffer and Command Register; this is the register the CPU writes to when filling the TX FIFO and the CPU reads from when retrieving bytes from RX FIFO.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_dma_cr/index.html" title="rp2040_pac::i2c0::ic_dma_cr mod">ic_dma_cr</a></td><td class="docblock-short"><p>DMA Control Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_dma_rdlr/index.html" title="rp2040_pac::i2c0::ic_dma_rdlr mod">ic_dma_rdlr</a></td><td class="docblock-short"><p>I2C Receive Data Level Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_dma_tdlr/index.html" title="rp2040_pac::i2c0::ic_dma_tdlr mod">ic_dma_tdlr</a></td><td class="docblock-short"><p>DMA Transmit Data Level Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_enable/index.html" title="rp2040_pac::i2c0::ic_enable mod">ic_enable</a></td><td class="docblock-short"><p>I2C Enable Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_enable_status/index.html" title="rp2040_pac::i2c0::ic_enable_status mod">ic_enable_status</a></td><td class="docblock-short"><p>I2C Enable Status Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_fs_scl_hcnt/index.html" title="rp2040_pac::i2c0::ic_fs_scl_hcnt mod">ic_fs_scl_hcnt</a></td><td class="docblock-short"><p>Fast Mode or Fast Mode Plus I2C Clock SCL High Count Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_fs_scl_lcnt/index.html" title="rp2040_pac::i2c0::ic_fs_scl_lcnt mod">ic_fs_scl_lcnt</a></td><td class="docblock-short"><p>Fast Mode or Fast Mode Plus I2C Clock SCL Low Count Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_fs_spklen/index.html" title="rp2040_pac::i2c0::ic_fs_spklen mod">ic_fs_spklen</a></td><td class="docblock-short"><p>I2C SS, FS or FM+ spike suppression limit</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_intr_mask/index.html" title="rp2040_pac::i2c0::ic_intr_mask mod">ic_intr_mask</a></td><td class="docblock-short"><p>I2C Interrupt Mask Register.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_intr_stat/index.html" title="rp2040_pac::i2c0::ic_intr_stat mod">ic_intr_stat</a></td><td class="docblock-short"><p>I2C Interrupt Status Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_raw_intr_stat/index.html" title="rp2040_pac::i2c0::ic_raw_intr_stat mod">ic_raw_intr_stat</a></td><td class="docblock-short"><p>I2C Raw Interrupt Status Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_rx_tl/index.html" title="rp2040_pac::i2c0::ic_rx_tl mod">ic_rx_tl</a></td><td class="docblock-short"><p>I2C Receive FIFO Threshold Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_rxflr/index.html" title="rp2040_pac::i2c0::ic_rxflr mod">ic_rxflr</a></td><td class="docblock-short"><p>I2C Receive FIFO Level Register This register contains the number of valid data entries in the receive FIFO buffer. It is cleared whenever: - The I2C is disabled - Whenever there is a transmit abort caused by any of the events tracked in IC_TX_ABRT_SOURCE The register increments whenever data is placed into the receive FIFO and decrements when data is taken from the receive FIFO.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_sar/index.html" title="rp2040_pac::i2c0::ic_sar mod">ic_sar</a></td><td class="docblock-short"><p>I2C Slave Address Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_sda_hold/index.html" title="rp2040_pac::i2c0::ic_sda_hold mod">ic_sda_hold</a></td><td class="docblock-short"><p>I2C SDA Hold Time Length Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_sda_setup/index.html" title="rp2040_pac::i2c0::ic_sda_setup mod">ic_sda_setup</a></td><td class="docblock-short"><p>I2C SDA Setup Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_slv_data_nack_only/index.html" title="rp2040_pac::i2c0::ic_slv_data_nack_only mod">ic_slv_data_nack_only</a></td><td class="docblock-short"><p>Generate Slave Data NACK Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_ss_scl_hcnt/index.html" title="rp2040_pac::i2c0::ic_ss_scl_hcnt mod">ic_ss_scl_hcnt</a></td><td class="docblock-short"><p>Standard Speed I2C Clock SCL High Count Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_ss_scl_lcnt/index.html" title="rp2040_pac::i2c0::ic_ss_scl_lcnt mod">ic_ss_scl_lcnt</a></td><td class="docblock-short"><p>Standard Speed I2C Clock SCL Low Count Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_status/index.html" title="rp2040_pac::i2c0::ic_status mod">ic_status</a></td><td class="docblock-short"><p>I2C Status Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_tar/index.html" title="rp2040_pac::i2c0::ic_tar mod">ic_tar</a></td><td class="docblock-short"><p>I2C Target Address Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_tx_abrt_source/index.html" title="rp2040_pac::i2c0::ic_tx_abrt_source mod">ic_tx_abrt_source</a></td><td class="docblock-short"><p>I2C Transmit Abort Source Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_tx_tl/index.html" title="rp2040_pac::i2c0::ic_tx_tl mod">ic_tx_tl</a></td><td class="docblock-short"><p>I2C Transmit FIFO Threshold Register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ic_txflr/index.html" title="rp2040_pac::i2c0::ic_txflr mod">ic_txflr</a></td><td class="docblock-short"><p>I2C Transmit FIFO Level Register This register contains the number of valid data entries in the transmit FIFO buffer. It is cleared whenever: - The I2C is disabled - There is a transmit abort - that is, TX_ABRT bit is set in the IC_RAW_INTR_STAT register - The slave bulk transmit mode is aborted The register increments whenever data is placed into the transmit FIFO and decrements when data is taken from the transmit FIFO.</p>
</td></tr></table><h2 id="structs" class="section-header"><a href="#structs">Structs</a></h2>
<table><tr class="module-item"><td><a class="struct" href="struct.RegisterBlock.html" title="rp2040_pac::i2c0::RegisterBlock struct">RegisterBlock</a></td><td class="docblock-short"><p>Register block</p>
</td></tr></table><h2 id="types" class="section-header"><a href="#types">Type Definitions</a></h2>
<table><tr class="module-item"><td><a class="type" href="type.IC_ACK_GENERAL_CALL.html" title="rp2040_pac::i2c0::IC_ACK_GENERAL_CALL type">IC_ACK_GENERAL_CALL</a></td><td class="docblock-short"><p>I2C ACK General Call Register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_CLR_ACTIVITY.html" title="rp2040_pac::i2c0::IC_CLR_ACTIVITY type">IC_CLR_ACTIVITY</a></td><td class="docblock-short"><p>Clear ACTIVITY Interrupt Register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_CLR_GEN_CALL.html" title="rp2040_pac::i2c0::IC_CLR_GEN_CALL type">IC_CLR_GEN_CALL</a></td><td class="docblock-short"><p>Clear GEN_CALL Interrupt Register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_CLR_INTR.html" title="rp2040_pac::i2c0::IC_CLR_INTR type">IC_CLR_INTR</a></td><td class="docblock-short"><p>Clear Combined and Individual Interrupt Register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_CLR_RD_REQ.html" title="rp2040_pac::i2c0::IC_CLR_RD_REQ type">IC_CLR_RD_REQ</a></td><td class="docblock-short"><p>Clear RD_REQ Interrupt Register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_CLR_RESTART_DET.html" title="rp2040_pac::i2c0::IC_CLR_RESTART_DET type">IC_CLR_RESTART_DET</a></td><td class="docblock-short"><p>Clear RESTART_DET Interrupt Register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_CLR_RX_DONE.html" title="rp2040_pac::i2c0::IC_CLR_RX_DONE type">IC_CLR_RX_DONE</a></td><td class="docblock-short"><p>Clear RX_DONE Interrupt Register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_CLR_RX_OVER.html" title="rp2040_pac::i2c0::IC_CLR_RX_OVER type">IC_CLR_RX_OVER</a></td><td class="docblock-short"><p>Clear RX_OVER Interrupt Register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_CLR_RX_UNDER.html" title="rp2040_pac::i2c0::IC_CLR_RX_UNDER type">IC_CLR_RX_UNDER</a></td><td class="docblock-short"><p>Clear RX_UNDER Interrupt Register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_CLR_START_DET.html" title="rp2040_pac::i2c0::IC_CLR_START_DET type">IC_CLR_START_DET</a></td><td class="docblock-short"><p>Clear START_DET Interrupt Register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_CLR_STOP_DET.html" title="rp2040_pac::i2c0::IC_CLR_STOP_DET type">IC_CLR_STOP_DET</a></td><td class="docblock-short"><p>Clear STOP_DET Interrupt Register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_CLR_TX_ABRT.html" title="rp2040_pac::i2c0::IC_CLR_TX_ABRT type">IC_CLR_TX_ABRT</a></td><td class="docblock-short"><p>Clear TX_ABRT Interrupt Register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_CLR_TX_OVER.html" title="rp2040_pac::i2c0::IC_CLR_TX_OVER type">IC_CLR_TX_OVER</a></td><td class="docblock-short"><p>Clear TX_OVER Interrupt Register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_COMP_PARAM_1.html" title="rp2040_pac::i2c0::IC_COMP_PARAM_1 type">IC_COMP_PARAM_1</a></td><td class="docblock-short"><p>Component Parameter Register 1</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_COMP_TYPE.html" title="rp2040_pac::i2c0::IC_COMP_TYPE type">IC_COMP_TYPE</a></td><td class="docblock-short"><p>I2C Component Type Register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_COMP_VERSION.html" title="rp2040_pac::i2c0::IC_COMP_VERSION type">IC_COMP_VERSION</a></td><td class="docblock-short"><p>I2C Component Version Register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_CON.html" title="rp2040_pac::i2c0::IC_CON type">IC_CON</a></td><td class="docblock-short"><p>I2C Control Register. This register can be written only when the DW_apb_i2c is disabled, which corresponds to the IC_ENABLE[0]
register being set to 0. Writes at other times have no effect.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_DATA_CMD.html" title="rp2040_pac::i2c0::IC_DATA_CMD type">IC_DATA_CMD</a></td><td class="docblock-short"><p>I2C Rx/Tx Data Buffer and Command Register; this is the register the CPU writes to when filling the TX FIFO and the CPU reads from when retrieving bytes from RX FIFO.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_DMA_CR.html" title="rp2040_pac::i2c0::IC_DMA_CR type">IC_DMA_CR</a></td><td class="docblock-short"><p>DMA Control Register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_DMA_RDLR.html" title="rp2040_pac::i2c0::IC_DMA_RDLR type">IC_DMA_RDLR</a></td><td class="docblock-short"><p>I2C Receive Data Level Register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_DMA_TDLR.html" title="rp2040_pac::i2c0::IC_DMA_TDLR type">IC_DMA_TDLR</a></td><td class="docblock-short"><p>DMA Transmit Data Level Register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_ENABLE.html" title="rp2040_pac::i2c0::IC_ENABLE type">IC_ENABLE</a></td><td class="docblock-short"><p>I2C Enable Register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_ENABLE_STATUS.html" title="rp2040_pac::i2c0::IC_ENABLE_STATUS type">IC_ENABLE_STATUS</a></td><td class="docblock-short"><p>I2C Enable Status Register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_FS_SCL_HCNT.html" title="rp2040_pac::i2c0::IC_FS_SCL_HCNT type">IC_FS_SCL_HCNT</a></td><td class="docblock-short"><p>Fast Mode or Fast Mode Plus I2C Clock SCL High Count Register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_FS_SCL_LCNT.html" title="rp2040_pac::i2c0::IC_FS_SCL_LCNT type">IC_FS_SCL_LCNT</a></td><td class="docblock-short"><p>Fast Mode or Fast Mode Plus I2C Clock SCL Low Count Register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_FS_SPKLEN.html" title="rp2040_pac::i2c0::IC_FS_SPKLEN type">IC_FS_SPKLEN</a></td><td class="docblock-short"><p>I2C SS, FS or FM+ spike suppression limit</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_INTR_MASK.html" title="rp2040_pac::i2c0::IC_INTR_MASK type">IC_INTR_MASK</a></td><td class="docblock-short"><p>I2C Interrupt Mask Register.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_INTR_STAT.html" title="rp2040_pac::i2c0::IC_INTR_STAT type">IC_INTR_STAT</a></td><td class="docblock-short"><p>I2C Interrupt Status Register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_RAW_INTR_STAT.html" title="rp2040_pac::i2c0::IC_RAW_INTR_STAT type">IC_RAW_INTR_STAT</a></td><td class="docblock-short"><p>I2C Raw Interrupt Status Register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_RXFLR.html" title="rp2040_pac::i2c0::IC_RXFLR type">IC_RXFLR</a></td><td class="docblock-short"><p>I2C Receive FIFO Level Register This register contains the number of valid data entries in the receive FIFO buffer. It is cleared whenever: - The I2C is disabled - Whenever there is a transmit abort caused by any of the events tracked in IC_TX_ABRT_SOURCE The register increments whenever data is placed into the receive FIFO and decrements when data is taken from the receive FIFO.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_RX_TL.html" title="rp2040_pac::i2c0::IC_RX_TL type">IC_RX_TL</a></td><td class="docblock-short"><p>I2C Receive FIFO Threshold Register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_SAR.html" title="rp2040_pac::i2c0::IC_SAR type">IC_SAR</a></td><td class="docblock-short"><p>I2C Slave Address Register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_SDA_HOLD.html" title="rp2040_pac::i2c0::IC_SDA_HOLD type">IC_SDA_HOLD</a></td><td class="docblock-short"><p>I2C SDA Hold Time Length Register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_SDA_SETUP.html" title="rp2040_pac::i2c0::IC_SDA_SETUP type">IC_SDA_SETUP</a></td><td class="docblock-short"><p>I2C SDA Setup Register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_SLV_DATA_NACK_ONLY.html" title="rp2040_pac::i2c0::IC_SLV_DATA_NACK_ONLY type">IC_SLV_DATA_NACK_ONLY</a></td><td class="docblock-short"><p>Generate Slave Data NACK Register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_SS_SCL_HCNT.html" title="rp2040_pac::i2c0::IC_SS_SCL_HCNT type">IC_SS_SCL_HCNT</a></td><td class="docblock-short"><p>Standard Speed I2C Clock SCL High Count Register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_SS_SCL_LCNT.html" title="rp2040_pac::i2c0::IC_SS_SCL_LCNT type">IC_SS_SCL_LCNT</a></td><td class="docblock-short"><p>Standard Speed I2C Clock SCL Low Count Register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_STATUS.html" title="rp2040_pac::i2c0::IC_STATUS type">IC_STATUS</a></td><td class="docblock-short"><p>I2C Status Register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_TAR.html" title="rp2040_pac::i2c0::IC_TAR type">IC_TAR</a></td><td class="docblock-short"><p>I2C Target Address Register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_TXFLR.html" title="rp2040_pac::i2c0::IC_TXFLR type">IC_TXFLR</a></td><td class="docblock-short"><p>I2C Transmit FIFO Level Register This register contains the number of valid data entries in the transmit FIFO buffer. It is cleared whenever: - The I2C is disabled - There is a transmit abort - that is, TX_ABRT bit is set in the IC_RAW_INTR_STAT register - The slave bulk transmit mode is aborted The register increments whenever data is placed into the transmit FIFO and decrements when data is taken from the transmit FIFO.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_TX_ABRT_SOURCE.html" title="rp2040_pac::i2c0::IC_TX_ABRT_SOURCE type">IC_TX_ABRT_SOURCE</a></td><td class="docblock-short"><p>I2C Transmit Abort Source Register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.IC_TX_TL.html" title="rp2040_pac::i2c0::IC_TX_TL type">IC_TX_TL</a></td><td class="docblock-short"><p>I2C Transmit FIFO Threshold Register</p>
</td></tr></table></section><section id="search" class="content hidden"></section><section class="footer"></section><script>window.rootPath = "../../";window.currentCrate = "rp2040_pac";</script><script src="../../main.js"></script><script defer src="../../search-index.js"></script></body></html>