Here I present the workflow of designing a FIR filter and implementing it on FPGA. 
