
NewProjectCenstar.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b34c  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000918  0800b5e4  0800b5e4  0000c5e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800befc  0800befc  0000cefc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800bf04  0800bf04  0000cf04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800bf08  0800bf08  0000cf08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000010  24000000  0800bf0c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000bcc  24000010  0800bf1c  0000d010  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24000bdc  0800bf1c  0000dbdc  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000d010  2**0
                  CONTENTS, READONLY
 10 .debug_info   00061ed3  00000000  00000000  0000d03e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000535e  00000000  00000000  0006ef11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00004550  00000000  00000000  00074270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000034a7  00000000  00000000  000787c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003b832  00000000  00000000  0007bc67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000328f8  00000000  00000000  000b7499  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00185384  00000000  00000000  000e9d91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0026f115  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000130f4  00000000  00000000  0026f158  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000043  00000000  00000000  0028224c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800b5cc 	.word	0x0800b5cc

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	0800b5cc 	.word	0x0800b5cc

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800060a:	4b11      	ldr	r3, [pc, #68]	@ (8000650 <MX_DMA_Init+0x4c>)
 800060c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000610:	4a0f      	ldr	r2, [pc, #60]	@ (8000650 <MX_DMA_Init+0x4c>)
 8000612:	f043 0301 	orr.w	r3, r3, #1
 8000616:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800061a:	4b0d      	ldr	r3, [pc, #52]	@ (8000650 <MX_DMA_Init+0x4c>)
 800061c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000620:	f003 0301 	and.w	r3, r3, #1
 8000624:	607b      	str	r3, [r7, #4]
 8000626:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000628:	2200      	movs	r2, #0
 800062a:	2100      	movs	r1, #0
 800062c:	200b      	movs	r0, #11
 800062e:	f002 feec 	bl	800340a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000632:	200b      	movs	r0, #11
 8000634:	f002 ff03 	bl	800343e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000638:	2200      	movs	r2, #0
 800063a:	2100      	movs	r1, #0
 800063c:	200c      	movs	r0, #12
 800063e:	f002 fee4 	bl	800340a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000642:	200c      	movs	r0, #12
 8000644:	f002 fefb 	bl	800343e <HAL_NVIC_EnableIRQ>

}
 8000648:	bf00      	nop
 800064a:	3708      	adds	r7, #8
 800064c:	46bd      	mov	sp, r7
 800064e:	bd80      	pop	{r7, pc}
 8000650:	58024400 	.word	0x58024400

08000654 <MX_GPIO_Init>:
     PC15-OSC32_OUT (OSC32_OUT)   ------> RCC_OSC32_OUT
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b08a      	sub	sp, #40	@ 0x28
 8000658:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800065a:	f107 0314 	add.w	r3, r7, #20
 800065e:	2200      	movs	r2, #0
 8000660:	601a      	str	r2, [r3, #0]
 8000662:	605a      	str	r2, [r3, #4]
 8000664:	609a      	str	r2, [r3, #8]
 8000666:	60da      	str	r2, [r3, #12]
 8000668:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800066a:	4b4c      	ldr	r3, [pc, #304]	@ (800079c <MX_GPIO_Init+0x148>)
 800066c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000670:	4a4a      	ldr	r2, [pc, #296]	@ (800079c <MX_GPIO_Init+0x148>)
 8000672:	f043 0304 	orr.w	r3, r3, #4
 8000676:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800067a:	4b48      	ldr	r3, [pc, #288]	@ (800079c <MX_GPIO_Init+0x148>)
 800067c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000680:	f003 0304 	and.w	r3, r3, #4
 8000684:	613b      	str	r3, [r7, #16]
 8000686:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000688:	4b44      	ldr	r3, [pc, #272]	@ (800079c <MX_GPIO_Init+0x148>)
 800068a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800068e:	4a43      	ldr	r2, [pc, #268]	@ (800079c <MX_GPIO_Init+0x148>)
 8000690:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000694:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000698:	4b40      	ldr	r3, [pc, #256]	@ (800079c <MX_GPIO_Init+0x148>)
 800069a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800069e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006a2:	60fb      	str	r3, [r7, #12]
 80006a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006a6:	4b3d      	ldr	r3, [pc, #244]	@ (800079c <MX_GPIO_Init+0x148>)
 80006a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006ac:	4a3b      	ldr	r2, [pc, #236]	@ (800079c <MX_GPIO_Init+0x148>)
 80006ae:	f043 0302 	orr.w	r3, r3, #2
 80006b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006b6:	4b39      	ldr	r3, [pc, #228]	@ (800079c <MX_GPIO_Init+0x148>)
 80006b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006bc:	f003 0302 	and.w	r3, r3, #2
 80006c0:	60bb      	str	r3, [r7, #8]
 80006c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80006c4:	4b35      	ldr	r3, [pc, #212]	@ (800079c <MX_GPIO_Init+0x148>)
 80006c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006ca:	4a34      	ldr	r2, [pc, #208]	@ (800079c <MX_GPIO_Init+0x148>)
 80006cc:	f043 0310 	orr.w	r3, r3, #16
 80006d0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006d4:	4b31      	ldr	r3, [pc, #196]	@ (800079c <MX_GPIO_Init+0x148>)
 80006d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006da:	f003 0310 	and.w	r3, r3, #16
 80006de:	607b      	str	r3, [r7, #4]
 80006e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006e2:	4b2e      	ldr	r3, [pc, #184]	@ (800079c <MX_GPIO_Init+0x148>)
 80006e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006e8:	4a2c      	ldr	r2, [pc, #176]	@ (800079c <MX_GPIO_Init+0x148>)
 80006ea:	f043 0301 	orr.w	r3, r3, #1
 80006ee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006f2:	4b2a      	ldr	r3, [pc, #168]	@ (800079c <MX_GPIO_Init+0x148>)
 80006f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006f8:	f003 0301 	and.w	r3, r3, #1
 80006fc:	603b      	str	r3, [r7, #0]
 80006fe:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_BLK_GPIO_Port, SPI2_BLK_Pin, GPIO_PIN_SET);
 8000700:	2201      	movs	r2, #1
 8000702:	2101      	movs	r1, #1
 8000704:	4826      	ldr	r0, [pc, #152]	@ (80007a0 <MX_GPIO_Init+0x14c>)
 8000706:	f005 fb03 	bl	8005d10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_DC_Pin|SPI2_CS_Pin|SPI2_RST_Pin, GPIO_PIN_RESET);
 800070a:	2200      	movs	r2, #0
 800070c:	f245 0102 	movw	r1, #20482	@ 0x5002
 8000710:	4823      	ldr	r0, [pc, #140]	@ (80007a0 <MX_GPIO_Init+0x14c>)
 8000712:	f005 fafd 	bl	8005d10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, KeyRow1_Pin|KeyRow2_Pin|KeyRow3_Pin|KeyRow4_Pin, GPIO_PIN_SET);
 8000716:	2201      	movs	r2, #1
 8000718:	f44f 41f0 	mov.w	r1, #30720	@ 0x7800
 800071c:	4821      	ldr	r0, [pc, #132]	@ (80007a4 <MX_GPIO_Init+0x150>)
 800071e:	f005 faf7 	bl	8005d10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI2_BLK_Pin */
  GPIO_InitStruct.Pin = SPI2_BLK_Pin;
 8000722:	2301      	movs	r3, #1
 8000724:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000726:	2301      	movs	r3, #1
 8000728:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072a:	2300      	movs	r3, #0
 800072c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800072e:	2302      	movs	r3, #2
 8000730:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_BLK_GPIO_Port, &GPIO_InitStruct);
 8000732:	f107 0314 	add.w	r3, r7, #20
 8000736:	4619      	mov	r1, r3
 8000738:	4819      	ldr	r0, [pc, #100]	@ (80007a0 <MX_GPIO_Init+0x14c>)
 800073a:	f005 f939 	bl	80059b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_DC_Pin SPI2_CS_Pin SPI2_RST_Pin */
  GPIO_InitStruct.Pin = SPI2_DC_Pin|SPI2_CS_Pin|SPI2_RST_Pin;
 800073e:	f245 0302 	movw	r3, #20482	@ 0x5002
 8000742:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000744:	2301      	movs	r3, #1
 8000746:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000748:	2300      	movs	r3, #0
 800074a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800074c:	2300      	movs	r3, #0
 800074e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000750:	f107 0314 	add.w	r3, r7, #20
 8000754:	4619      	mov	r1, r3
 8000756:	4812      	ldr	r0, [pc, #72]	@ (80007a0 <MX_GPIO_Init+0x14c>)
 8000758:	f005 f92a 	bl	80059b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : KeyCol1_Pin KeyCol2_Pin KeyCol3_Pin KeyCol4_Pin */
  GPIO_InitStruct.Pin = KeyCol1_Pin|KeyCol2_Pin|KeyCol3_Pin|KeyCol4_Pin;
 800075c:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 8000760:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000762:	2300      	movs	r3, #0
 8000764:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000766:	2301      	movs	r3, #1
 8000768:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800076a:	f107 0314 	add.w	r3, r7, #20
 800076e:	4619      	mov	r1, r3
 8000770:	480c      	ldr	r0, [pc, #48]	@ (80007a4 <MX_GPIO_Init+0x150>)
 8000772:	f005 f91d 	bl	80059b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : KeyRow1_Pin KeyRow2_Pin KeyRow3_Pin KeyRow4_Pin */
  GPIO_InitStruct.Pin = KeyRow1_Pin|KeyRow2_Pin|KeyRow3_Pin|KeyRow4_Pin;
 8000776:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 800077a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800077c:	2301      	movs	r3, #1
 800077e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000780:	2300      	movs	r3, #0
 8000782:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000784:	2301      	movs	r3, #1
 8000786:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000788:	f107 0314 	add.w	r3, r7, #20
 800078c:	4619      	mov	r1, r3
 800078e:	4805      	ldr	r0, [pc, #20]	@ (80007a4 <MX_GPIO_Init+0x150>)
 8000790:	f005 f90e 	bl	80059b0 <HAL_GPIO_Init>

}
 8000794:	bf00      	nop
 8000796:	3728      	adds	r7, #40	@ 0x28
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}
 800079c:	58024400 	.word	0x58024400
 80007a0:	58020400 	.word	0x58020400
 80007a4:	58021000 	.word	0x58021000

080007a8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80007ac:	4b1b      	ldr	r3, [pc, #108]	@ (800081c <MX_I2C1_Init+0x74>)
 80007ae:	4a1c      	ldr	r2, [pc, #112]	@ (8000820 <MX_I2C1_Init+0x78>)
 80007b0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B03FDB;
 80007b2:	4b1a      	ldr	r3, [pc, #104]	@ (800081c <MX_I2C1_Init+0x74>)
 80007b4:	4a1b      	ldr	r2, [pc, #108]	@ (8000824 <MX_I2C1_Init+0x7c>)
 80007b6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80007b8:	4b18      	ldr	r3, [pc, #96]	@ (800081c <MX_I2C1_Init+0x74>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007be:	4b17      	ldr	r3, [pc, #92]	@ (800081c <MX_I2C1_Init+0x74>)
 80007c0:	2201      	movs	r2, #1
 80007c2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007c4:	4b15      	ldr	r3, [pc, #84]	@ (800081c <MX_I2C1_Init+0x74>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80007ca:	4b14      	ldr	r3, [pc, #80]	@ (800081c <MX_I2C1_Init+0x74>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80007d0:	4b12      	ldr	r3, [pc, #72]	@ (800081c <MX_I2C1_Init+0x74>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007d6:	4b11      	ldr	r3, [pc, #68]	@ (800081c <MX_I2C1_Init+0x74>)
 80007d8:	2200      	movs	r2, #0
 80007da:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007dc:	4b0f      	ldr	r3, [pc, #60]	@ (800081c <MX_I2C1_Init+0x74>)
 80007de:	2200      	movs	r2, #0
 80007e0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007e2:	480e      	ldr	r0, [pc, #56]	@ (800081c <MX_I2C1_Init+0x74>)
 80007e4:	f005 faae 	bl	8005d44 <HAL_I2C_Init>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d001      	beq.n	80007f2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80007ee:	f000 f9a7 	bl	8000b40 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80007f2:	2100      	movs	r1, #0
 80007f4:	4809      	ldr	r0, [pc, #36]	@ (800081c <MX_I2C1_Init+0x74>)
 80007f6:	f005 fb41 	bl	8005e7c <HAL_I2CEx_ConfigAnalogFilter>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d001      	beq.n	8000804 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000800:	f000 f99e 	bl	8000b40 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000804:	2100      	movs	r1, #0
 8000806:	4805      	ldr	r0, [pc, #20]	@ (800081c <MX_I2C1_Init+0x74>)
 8000808:	f005 fb83 	bl	8005f12 <HAL_I2CEx_ConfigDigitalFilter>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000812:	f000 f995 	bl	8000b40 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000816:	bf00      	nop
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	2400002c 	.word	0x2400002c
 8000820:	40005400 	.word	0x40005400
 8000824:	00b03fdb 	.word	0x00b03fdb

08000828 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b0ba      	sub	sp, #232	@ 0xe8
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000830:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000834:	2200      	movs	r2, #0
 8000836:	601a      	str	r2, [r3, #0]
 8000838:	605a      	str	r2, [r3, #4]
 800083a:	609a      	str	r2, [r3, #8]
 800083c:	60da      	str	r2, [r3, #12]
 800083e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000840:	f107 0310 	add.w	r3, r7, #16
 8000844:	22c0      	movs	r2, #192	@ 0xc0
 8000846:	2100      	movs	r1, #0
 8000848:	4618      	mov	r0, r3
 800084a:	f00a fe93 	bl	800b574 <memset>
  if(i2cHandle->Instance==I2C1)
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	4a26      	ldr	r2, [pc, #152]	@ (80008ec <HAL_I2C_MspInit+0xc4>)
 8000854:	4293      	cmp	r3, r2
 8000856:	d145      	bne.n	80008e4 <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000858:	f04f 0208 	mov.w	r2, #8
 800085c:	f04f 0300 	mov.w	r3, #0
 8000860:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8000864:	2300      	movs	r3, #0
 8000866:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800086a:	f107 0310 	add.w	r3, r7, #16
 800086e:	4618      	mov	r0, r3
 8000870:	f006 fbbc 	bl	8006fec <HAL_RCCEx_PeriphCLKConfig>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d001      	beq.n	800087e <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 800087a:	f000 f961 	bl	8000b40 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800087e:	4b1c      	ldr	r3, [pc, #112]	@ (80008f0 <HAL_I2C_MspInit+0xc8>)
 8000880:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000884:	4a1a      	ldr	r2, [pc, #104]	@ (80008f0 <HAL_I2C_MspInit+0xc8>)
 8000886:	f043 0302 	orr.w	r3, r3, #2
 800088a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800088e:	4b18      	ldr	r3, [pc, #96]	@ (80008f0 <HAL_I2C_MspInit+0xc8>)
 8000890:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000894:	f003 0302 	and.w	r3, r3, #2
 8000898:	60fb      	str	r3, [r7, #12]
 800089a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800089c:	23c0      	movs	r3, #192	@ 0xc0
 800089e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008a2:	2312      	movs	r3, #18
 80008a4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a8:	2300      	movs	r3, #0
 80008aa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80008ae:	2301      	movs	r3, #1
 80008b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80008b4:	2304      	movs	r3, #4
 80008b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008ba:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80008be:	4619      	mov	r1, r3
 80008c0:	480c      	ldr	r0, [pc, #48]	@ (80008f4 <HAL_I2C_MspInit+0xcc>)
 80008c2:	f005 f875 	bl	80059b0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80008c6:	4b0a      	ldr	r3, [pc, #40]	@ (80008f0 <HAL_I2C_MspInit+0xc8>)
 80008c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80008cc:	4a08      	ldr	r2, [pc, #32]	@ (80008f0 <HAL_I2C_MspInit+0xc8>)
 80008ce:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80008d2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80008d6:	4b06      	ldr	r3, [pc, #24]	@ (80008f0 <HAL_I2C_MspInit+0xc8>)
 80008d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80008dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80008e0:	60bb      	str	r3, [r7, #8]
 80008e2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80008e4:	bf00      	nop
 80008e6:	37e8      	adds	r7, #232	@ 0xe8
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	40005400 	.word	0x40005400
 80008f0:	58024400 	.word	0x58024400
 80008f4:	58020400 	.word	0x58020400

080008f8 <main>:
/* USER CODE BEGIN PV */
u8g2_t u8g2;
/* USER CODE END PV */

int main(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b0a8      	sub	sp, #160	@ 0xa0
 80008fc:	af00      	add	r7, sp, #0
  /* Configure MPU and initialize HAL */
  MPU_Config();
 80008fe:	f000 f8f3 	bl	8000ae8 <MPU_Config>
  HAL_Init();
 8000902:	f002 fbe5 	bl	80030d0 <HAL_Init>
  SystemClock_Config();
 8000906:	f000 f875 	bl	80009f4 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800090a:	f7ff fea3 	bl	8000654 <MX_GPIO_Init>
  MX_DMA_Init();
 800090e:	f7ff fe79 	bl	8000604 <MX_DMA_Init>
  MX_SPI2_Init();
 8000912:	f000 f91b 	bl	8000b4c <MX_SPI2_Init>
  MX_USART6_UART_Init();
 8000916:	f000 fc4d 	bl	80011b4 <MX_USART6_UART_Init>
  MX_USART1_UART_Init();
 800091a:	f000 fbff 	bl	800111c <MX_USART1_UART_Init>
  MX_I2C1_Init();
 800091e:	f7ff ff43 	bl	80007a8 <MX_I2C1_Init>

  /* USER CODE BEGIN 2 */
  /* --- Reset OLED --- */
  HAL_GPIO_WritePin(OLED_RST_GPIO_Port, OLED_RST_Pin, GPIO_PIN_RESET);
 8000922:	2200      	movs	r2, #0
 8000924:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000928:	482c      	ldr	r0, [pc, #176]	@ (80009dc <main+0xe4>)
 800092a:	f005 f9f1 	bl	8005d10 <HAL_GPIO_WritePin>
  HAL_Delay(50);
 800092e:	2032      	movs	r0, #50	@ 0x32
 8000930:	f002 fc60 	bl	80031f4 <HAL_Delay>
  HAL_GPIO_WritePin(OLED_RST_GPIO_Port, OLED_RST_Pin, GPIO_PIN_SET);
 8000934:	2201      	movs	r2, #1
 8000936:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800093a:	4828      	ldr	r0, [pc, #160]	@ (80009dc <main+0xe4>)
 800093c:	f005 f9e8 	bl	8005d10 <HAL_GPIO_WritePin>
  HAL_Delay(50);
 8000940:	2032      	movs	r0, #50	@ 0x32
 8000942:	f002 fc57 	bl	80031f4 <HAL_Delay>

  /* --- Setup u8g2 --- */
  u8g2_t u8g2;

  u8g2_Setup_ssd1322_nhd_256x64_f(
 8000946:	4638      	mov	r0, r7
 8000948:	4b25      	ldr	r3, [pc, #148]	@ (80009e0 <main+0xe8>)
 800094a:	4a26      	ldr	r2, [pc, #152]	@ (80009e4 <main+0xec>)
 800094c:	4926      	ldr	r1, [pc, #152]	@ (80009e8 <main+0xf0>)
 800094e:	f000 fe3f 	bl	80015d0 <u8g2_Setup_ssd1322_nhd_256x64_f>
      &u8g2, U8G2_R0,
      u8x8_byte_stm32_hw_spi,
      u8x8_gpio_and_delay_stm32);

  u8g2_InitDisplay(&u8g2);
 8000952:	463b      	mov	r3, r7
 8000954:	4618      	mov	r0, r3
 8000956:	f002 fb1d 	bl	8002f94 <u8x8_InitDisplay>
  u8g2_SetPowerSave(&u8g2, 0);
 800095a:	463b      	mov	r3, r7
 800095c:	2100      	movs	r1, #0
 800095e:	4618      	mov	r0, r3
 8000960:	f002 fb27 	bl	8002fb2 <u8x8_SetPowerSave>
  u8g2_ClearBuffer(&u8g2);
 8000964:	463b      	mov	r3, r7
 8000966:	4618      	mov	r0, r3
 8000968:	f000 fda1 	bl	80014ae <u8g2_ClearBuffer>

  u8g2_SetFont(&u8g2, u8g2_font_ncenB14_tr);
 800096c:	463b      	mov	r3, r7
 800096e:	491f      	ldr	r1, [pc, #124]	@ (80009ec <main+0xf4>)
 8000970:	4618      	mov	r0, r3
 8000972:	f001 fc19 	bl	80021a8 <u8g2_SetFont>

  const char *msg = "Hello, world!";
 8000976:	4b1e      	ldr	r3, [pc, #120]	@ (80009f0 <main+0xf8>)
 8000978:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  uint16_t text_width = u8g2_GetStrWidth(&u8g2, msg);
 800097c:	463b      	mov	r3, r7
 800097e:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8000982:	4618      	mov	r0, r3
 8000984:	f001 fc8e 	bl	80022a4 <u8g2_GetStrWidth>
 8000988:	4603      	mov	r3, r0
 800098a:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
  uint16_t x = (256 - text_width) / 2;
 800098e:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 8000992:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8000996:	2b00      	cmp	r3, #0
 8000998:	da00      	bge.n	800099c <main+0xa4>
 800099a:	3301      	adds	r3, #1
 800099c:	105b      	asrs	r3, r3, #1
 800099e:	f8a7 3098 	strh.w	r3, [r7, #152]	@ 0x98
  uint16_t y = (64 / 2) + (u8g2_GetMaxCharHeight(&u8g2) / 2) - 2;
 80009a2:	f997 307e 	ldrsb.w	r3, [r7, #126]	@ 0x7e
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	da00      	bge.n	80009ac <main+0xb4>
 80009aa:	3301      	adds	r3, #1
 80009ac:	105b      	asrs	r3, r3, #1
 80009ae:	b25b      	sxtb	r3, r3
 80009b0:	b29b      	uxth	r3, r3
 80009b2:	331e      	adds	r3, #30
 80009b4:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

  u8g2_DrawStr(&u8g2, x, y, msg);
 80009b8:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 80009bc:	f8b7 1098 	ldrh.w	r1, [r7, #152]	@ 0x98
 80009c0:	4638      	mov	r0, r7
 80009c2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80009c6:	f001 fb4d 	bl	8002064 <u8g2_DrawStr>
  u8g2_SendBuffer(&u8g2);
 80009ca:	463b      	mov	r3, r7
 80009cc:	4618      	mov	r0, r3
 80009ce:	f000 fde1 	bl	8001594 <u8g2_SendBuffer>

  /* USER CODE END 2 */

  while (1)
  {
    HAL_Delay(1000);
 80009d2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80009d6:	f002 fc0d 	bl	80031f4 <HAL_Delay>
 80009da:	e7fa      	b.n	80009d2 <main+0xda>
 80009dc:	58020400 	.word	0x58020400
 80009e0:	08001089 	.word	0x08001089
 80009e4:	08000fd5 	.word	0x08000fd5
 80009e8:	0800be2c 	.word	0x0800be2c
 80009ec:	0800b604 	.word	0x0800b604
 80009f0:	0800b5e4 	.word	0x0800b5e4

080009f4 <SystemClock_Config>:
  }
}

/* Clock & MPU Configuration — оставляем без изменений */
void SystemClock_Config(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b09c      	sub	sp, #112	@ 0x70
 80009f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009fe:	224c      	movs	r2, #76	@ 0x4c
 8000a00:	2100      	movs	r1, #0
 8000a02:	4618      	mov	r0, r3
 8000a04:	f00a fdb6 	bl	800b574 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a08:	1d3b      	adds	r3, r7, #4
 8000a0a:	2220      	movs	r2, #32
 8000a0c:	2100      	movs	r1, #0
 8000a0e:	4618      	mov	r0, r3
 8000a10:	f00a fdb0 	bl	800b574 <memset>

  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000a14:	2002      	movs	r0, #2
 8000a16:	f005 fac9 	bl	8005fac <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	603b      	str	r3, [r7, #0]
 8000a1e:	4b30      	ldr	r3, [pc, #192]	@ (8000ae0 <SystemClock_Config+0xec>)
 8000a20:	699b      	ldr	r3, [r3, #24]
 8000a22:	4a2f      	ldr	r2, [pc, #188]	@ (8000ae0 <SystemClock_Config+0xec>)
 8000a24:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000a28:	6193      	str	r3, [r2, #24]
 8000a2a:	4b2d      	ldr	r3, [pc, #180]	@ (8000ae0 <SystemClock_Config+0xec>)
 8000a2c:	699b      	ldr	r3, [r3, #24]
 8000a2e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000a32:	603b      	str	r3, [r7, #0]
 8000a34:	4b2b      	ldr	r3, [pc, #172]	@ (8000ae4 <SystemClock_Config+0xf0>)
 8000a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a38:	4a2a      	ldr	r2, [pc, #168]	@ (8000ae4 <SystemClock_Config+0xf0>)
 8000a3a:	f043 0301 	orr.w	r3, r3, #1
 8000a3e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000a40:	4b28      	ldr	r3, [pc, #160]	@ (8000ae4 <SystemClock_Config+0xf0>)
 8000a42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a44:	f003 0301 	and.w	r3, r3, #1
 8000a48:	603b      	str	r3, [r7, #0]
 8000a4a:	683b      	ldr	r3, [r7, #0]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000a4c:	bf00      	nop
 8000a4e:	4b24      	ldr	r3, [pc, #144]	@ (8000ae0 <SystemClock_Config+0xec>)
 8000a50:	699b      	ldr	r3, [r3, #24]
 8000a52:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000a56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000a5a:	d1f8      	bne.n	8000a4e <SystemClock_Config+0x5a>

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a5c:	2301      	movs	r3, #1
 8000a5e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a60:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a64:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a66:	2302      	movs	r3, #2
 8000a68:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a6a:	2302      	movs	r3, #2
 8000a6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8000a6e:	2305      	movs	r3, #5
 8000a70:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000a72:	23c0      	movs	r3, #192	@ 0xc0
 8000a74:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000a76:	2302      	movs	r3, #2
 8000a78:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8000a7a:	2305      	movs	r3, #5
 8000a7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a7e:	2302      	movs	r3, #2
 8000a80:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8000a82:	2308      	movs	r3, #8
 8000a84:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000a86:	2300      	movs	r3, #0
 8000a88:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a92:	4618      	mov	r0, r3
 8000a94:	f005 fac4 	bl	8006020 <HAL_RCC_OscConfig>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d001      	beq.n	8000aa2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000a9e:	f000 f84f 	bl	8000b40 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 8000aa2:	233f      	movs	r3, #63	@ 0x3f
 8000aa4:	607b      	str	r3, [r7, #4]
                                RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 |
                                RCC_CLOCKTYPE_D3PCLK1 | RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000aa6:	2303      	movs	r3, #3
 8000aa8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000aae:	2308      	movs	r3, #8
 8000ab0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000ab2:	2340      	movs	r3, #64	@ 0x40
 8000ab4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000ab6:	2340      	movs	r3, #64	@ 0x40
 8000ab8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000aba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000abe:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000ac0:	2340      	movs	r3, #64	@ 0x40
 8000ac2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000ac4:	1d3b      	adds	r3, r7, #4
 8000ac6:	2104      	movs	r1, #4
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f005 ff03 	bl	80068d4 <HAL_RCC_ClockConfig>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d001      	beq.n	8000ad8 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8000ad4:	f000 f834 	bl	8000b40 <Error_Handler>
  }
}
 8000ad8:	bf00      	nop
 8000ada:	3770      	adds	r7, #112	@ 0x70
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	58024800 	.word	0x58024800
 8000ae4:	58000400 	.word	0x58000400

08000ae8 <MPU_Config>:

static void MPU_Config(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b084      	sub	sp, #16
 8000aec:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000aee:	463b      	mov	r3, r7
 8000af0:	2200      	movs	r2, #0
 8000af2:	601a      	str	r2, [r3, #0]
 8000af4:	605a      	str	r2, [r3, #4]
 8000af6:	609a      	str	r2, [r3, #8]
 8000af8:	60da      	str	r2, [r3, #12]

  HAL_MPU_Disable();
 8000afa:	f002 fcbb 	bl	8003474 <HAL_MPU_Disable>
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000afe:	2301      	movs	r3, #1
 8000b00:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000b02:	2300      	movs	r3, #0
 8000b04:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000b06:	2300      	movs	r3, #0
 8000b08:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000b0a:	231f      	movs	r3, #31
 8000b0c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000b0e:	2387      	movs	r3, #135	@ 0x87
 8000b10:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000b12:	2300      	movs	r3, #0
 8000b14:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000b16:	2300      	movs	r3, #0
 8000b18:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000b1a:	2301      	movs	r3, #1
 8000b1c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000b1e:	2301      	movs	r3, #1
 8000b20:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000b22:	2300      	movs	r3, #0
 8000b24:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000b26:	2300      	movs	r3, #0
 8000b28:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000b2a:	463b      	mov	r3, r7
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f002 fcd9 	bl	80034e4 <HAL_MPU_ConfigRegion>
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000b32:	2004      	movs	r0, #4
 8000b34:	f002 fcb6 	bl	80034a4 <HAL_MPU_Enable>
}
 8000b38:	bf00      	nop
 8000b3a:	3710      	adds	r7, #16
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}

08000b40 <Error_Handler>:

void Error_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b44:	b672      	cpsid	i
}
 8000b46:	bf00      	nop
  __disable_irq();
  while (1) { }
 8000b48:	bf00      	nop
 8000b4a:	e7fd      	b.n	8000b48 <Error_Handler+0x8>

08000b4c <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8000b50:	4b29      	ldr	r3, [pc, #164]	@ (8000bf8 <MX_SPI2_Init+0xac>)
 8000b52:	4a2a      	ldr	r2, [pc, #168]	@ (8000bfc <MX_SPI2_Init+0xb0>)
 8000b54:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000b56:	4b28      	ldr	r3, [pc, #160]	@ (8000bf8 <MX_SPI2_Init+0xac>)
 8000b58:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000b5c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 8000b5e:	4b26      	ldr	r3, [pc, #152]	@ (8000bf8 <MX_SPI2_Init+0xac>)
 8000b60:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000b64:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b66:	4b24      	ldr	r3, [pc, #144]	@ (8000bf8 <MX_SPI2_Init+0xac>)
 8000b68:	2207      	movs	r2, #7
 8000b6a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000b6c:	4b22      	ldr	r3, [pc, #136]	@ (8000bf8 <MX_SPI2_Init+0xac>)
 8000b6e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000b72:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase    = SPI_PHASE_2EDGE;
 8000b74:	4b20      	ldr	r3, [pc, #128]	@ (8000bf8 <MX_SPI2_Init+0xac>)
 8000b76:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000b7a:	615a      	str	r2, [r3, #20]

  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000b7c:	4b1e      	ldr	r3, [pc, #120]	@ (8000bf8 <MX_SPI2_Init+0xac>)
 8000b7e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000b82:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000b84:	4b1c      	ldr	r3, [pc, #112]	@ (8000bf8 <MX_SPI2_Init+0xac>)
 8000b86:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8000b8a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b8c:	4b1a      	ldr	r3, [pc, #104]	@ (8000bf8 <MX_SPI2_Init+0xac>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b92:	4b19      	ldr	r3, [pc, #100]	@ (8000bf8 <MX_SPI2_Init+0xac>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b98:	4b17      	ldr	r3, [pc, #92]	@ (8000bf8 <MX_SPI2_Init+0xac>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8000b9e:	4b16      	ldr	r3, [pc, #88]	@ (8000bf8 <MX_SPI2_Init+0xac>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000ba4:	4b14      	ldr	r3, [pc, #80]	@ (8000bf8 <MX_SPI2_Init+0xac>)
 8000ba6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000baa:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000bac:	4b12      	ldr	r3, [pc, #72]	@ (8000bf8 <MX_SPI2_Init+0xac>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000bb2:	4b11      	ldr	r3, [pc, #68]	@ (8000bf8 <MX_SPI2_Init+0xac>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000bb8:	4b0f      	ldr	r3, [pc, #60]	@ (8000bf8 <MX_SPI2_Init+0xac>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000bbe:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf8 <MX_SPI2_Init+0xac>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000bc4:	4b0c      	ldr	r3, [pc, #48]	@ (8000bf8 <MX_SPI2_Init+0xac>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000bca:	4b0b      	ldr	r3, [pc, #44]	@ (8000bf8 <MX_SPI2_Init+0xac>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000bd0:	4b09      	ldr	r3, [pc, #36]	@ (8000bf8 <MX_SPI2_Init+0xac>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000bd6:	4b08      	ldr	r3, [pc, #32]	@ (8000bf8 <MX_SPI2_Init+0xac>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000bdc:	4b06      	ldr	r3, [pc, #24]	@ (8000bf8 <MX_SPI2_Init+0xac>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000be2:	4805      	ldr	r0, [pc, #20]	@ (8000bf8 <MX_SPI2_Init+0xac>)
 8000be4:	f008 f82e 	bl	8008c44 <HAL_SPI_Init>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <MX_SPI2_Init+0xa6>
  {
    Error_Handler();
 8000bee:	f7ff ffa7 	bl	8000b40 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000bf2:	bf00      	nop
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	24000080 	.word	0x24000080
 8000bfc:	40003800 	.word	0x40003800

08000c00 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b0ba      	sub	sp, #232	@ 0xe8
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c08:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	601a      	str	r2, [r3, #0]
 8000c10:	605a      	str	r2, [r3, #4]
 8000c12:	609a      	str	r2, [r3, #8]
 8000c14:	60da      	str	r2, [r3, #12]
 8000c16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c18:	f107 0310 	add.w	r3, r7, #16
 8000c1c:	22c0      	movs	r2, #192	@ 0xc0
 8000c1e:	2100      	movs	r1, #0
 8000c20:	4618      	mov	r0, r3
 8000c22:	f00a fca7 	bl	800b574 <memset>
  if(spiHandle->Instance==SPI2)
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	4a41      	ldr	r2, [pc, #260]	@ (8000d30 <HAL_SPI_MspInit+0x130>)
 8000c2c:	4293      	cmp	r3, r2
 8000c2e:	d17b      	bne.n	8000d28 <HAL_SPI_MspInit+0x128>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8000c30:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c40:	f107 0310 	add.w	r3, r7, #16
 8000c44:	4618      	mov	r0, r3
 8000c46:	f006 f9d1 	bl	8006fec <HAL_RCCEx_PeriphCLKConfig>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d001      	beq.n	8000c54 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8000c50:	f7ff ff76 	bl	8000b40 <Error_Handler>
    }

    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000c54:	4b37      	ldr	r3, [pc, #220]	@ (8000d34 <HAL_SPI_MspInit+0x134>)
 8000c56:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000c5a:	4a36      	ldr	r2, [pc, #216]	@ (8000d34 <HAL_SPI_MspInit+0x134>)
 8000c5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c60:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000c64:	4b33      	ldr	r3, [pc, #204]	@ (8000d34 <HAL_SPI_MspInit+0x134>)
 8000c66:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000c6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c6e:	60fb      	str	r3, [r7, #12]
 8000c70:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c72:	4b30      	ldr	r3, [pc, #192]	@ (8000d34 <HAL_SPI_MspInit+0x134>)
 8000c74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c78:	4a2e      	ldr	r2, [pc, #184]	@ (8000d34 <HAL_SPI_MspInit+0x134>)
 8000c7a:	f043 0302 	orr.w	r3, r3, #2
 8000c7e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c82:	4b2c      	ldr	r3, [pc, #176]	@ (8000d34 <HAL_SPI_MspInit+0x134>)
 8000c84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c88:	f003 0302 	and.w	r3, r3, #2
 8000c8c:	60bb      	str	r3, [r7, #8]
 8000c8e:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8000c90:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8000c94:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c98:	2302      	movs	r3, #2
 8000c9a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ca4:	2303      	movs	r3, #3
 8000ca6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000caa:	2305      	movs	r3, #5
 8000cac:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cb0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	4820      	ldr	r0, [pc, #128]	@ (8000d38 <HAL_SPI_MspInit+0x138>)
 8000cb8:	f004 fe7a 	bl	80059b0 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream0;
 8000cbc:	4b1f      	ldr	r3, [pc, #124]	@ (8000d3c <HAL_SPI_MspInit+0x13c>)
 8000cbe:	4a20      	ldr	r2, [pc, #128]	@ (8000d40 <HAL_SPI_MspInit+0x140>)
 8000cc0:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8000cc2:	4b1e      	ldr	r3, [pc, #120]	@ (8000d3c <HAL_SPI_MspInit+0x13c>)
 8000cc4:	2228      	movs	r2, #40	@ 0x28
 8000cc6:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000cc8:	4b1c      	ldr	r3, [pc, #112]	@ (8000d3c <HAL_SPI_MspInit+0x13c>)
 8000cca:	2240      	movs	r2, #64	@ 0x40
 8000ccc:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000cce:	4b1b      	ldr	r3, [pc, #108]	@ (8000d3c <HAL_SPI_MspInit+0x13c>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000cd4:	4b19      	ldr	r3, [pc, #100]	@ (8000d3c <HAL_SPI_MspInit+0x13c>)
 8000cd6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000cda:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000cdc:	4b17      	ldr	r3, [pc, #92]	@ (8000d3c <HAL_SPI_MspInit+0x13c>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ce2:	4b16      	ldr	r3, [pc, #88]	@ (8000d3c <HAL_SPI_MspInit+0x13c>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8000ce8:	4b14      	ldr	r3, [pc, #80]	@ (8000d3c <HAL_SPI_MspInit+0x13c>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8000cee:	4b13      	ldr	r3, [pc, #76]	@ (8000d3c <HAL_SPI_MspInit+0x13c>)
 8000cf0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000cf4:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000cf6:	4b11      	ldr	r3, [pc, #68]	@ (8000d3c <HAL_SPI_MspInit+0x13c>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8000cfc:	480f      	ldr	r0, [pc, #60]	@ (8000d3c <HAL_SPI_MspInit+0x13c>)
 8000cfe:	f002 fc31 	bl	8003564 <HAL_DMA_Init>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d001      	beq.n	8000d0c <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8000d08:	f7ff ff1a 	bl	8000b40 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	4a0b      	ldr	r2, [pc, #44]	@ (8000d3c <HAL_SPI_MspInit+0x13c>)
 8000d10:	679a      	str	r2, [r3, #120]	@ 0x78
 8000d12:	4a0a      	ldr	r2, [pc, #40]	@ (8000d3c <HAL_SPI_MspInit+0x13c>)
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8000d18:	2200      	movs	r2, #0
 8000d1a:	2105      	movs	r1, #5
 8000d1c:	2024      	movs	r0, #36	@ 0x24
 8000d1e:	f002 fb74 	bl	800340a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8000d22:	2024      	movs	r0, #36	@ 0x24
 8000d24:	f002 fb8b 	bl	800343e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000d28:	bf00      	nop
 8000d2a:	37e8      	adds	r7, #232	@ 0xe8
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bd80      	pop	{r7, pc}
 8000d30:	40003800 	.word	0x40003800
 8000d34:	58024400 	.word	0x58024400
 8000d38:	58020400 	.word	0x58020400
 8000d3c:	24000108 	.word	0x24000108
 8000d40:	40020010 	.word	0x40020010

08000d44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d4a:	4b0a      	ldr	r3, [pc, #40]	@ (8000d74 <HAL_MspInit+0x30>)
 8000d4c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d50:	4a08      	ldr	r2, [pc, #32]	@ (8000d74 <HAL_MspInit+0x30>)
 8000d52:	f043 0302 	orr.w	r3, r3, #2
 8000d56:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000d5a:	4b06      	ldr	r3, [pc, #24]	@ (8000d74 <HAL_MspInit+0x30>)
 8000d5c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d60:	f003 0302 	and.w	r3, r3, #2
 8000d64:	607b      	str	r3, [r7, #4]
 8000d66:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d68:	bf00      	nop
 8000d6a:	370c      	adds	r7, #12
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d72:	4770      	bx	lr
 8000d74:	58024400 	.word	0x58024400

08000d78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d7c:	bf00      	nop
 8000d7e:	e7fd      	b.n	8000d7c <NMI_Handler+0x4>

08000d80 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d84:	bf00      	nop
 8000d86:	e7fd      	b.n	8000d84 <HardFault_Handler+0x4>

08000d88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d8c:	bf00      	nop
 8000d8e:	e7fd      	b.n	8000d8c <MemManage_Handler+0x4>

08000d90 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d94:	bf00      	nop
 8000d96:	e7fd      	b.n	8000d94 <BusFault_Handler+0x4>

08000d98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d9c:	bf00      	nop
 8000d9e:	e7fd      	b.n	8000d9c <UsageFault_Handler+0x4>

08000da0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000da4:	bf00      	nop
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr

08000dae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dae:	b480      	push	{r7}
 8000db0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000db2:	bf00      	nop
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr

08000dbc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dc0:	bf00      	nop
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc8:	4770      	bx	lr

08000dca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dca:	b580      	push	{r7, lr}
 8000dcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dce:	f002 f9f1 	bl	80031b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dd2:	bf00      	nop
 8000dd4:	bd80      	pop	{r7, pc}
	...

08000dd8 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8000ddc:	4802      	ldr	r0, [pc, #8]	@ (8000de8 <DMA1_Stream0_IRQHandler+0x10>)
 8000dde:	f003 fc81 	bl	80046e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8000de2:	bf00      	nop
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	24000108 	.word	0x24000108

08000dec <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8000df0:	4802      	ldr	r0, [pc, #8]	@ (8000dfc <DMA1_Stream1_IRQHandler+0x10>)
 8000df2:	f003 fc77 	bl	80046e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8000df6:	bf00      	nop
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	24000340 	.word	0x24000340

08000e00 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000e04:	4802      	ldr	r0, [pc, #8]	@ (8000e10 <TIM2_IRQHandler+0x10>)
 8000e06:	f008 fd32 	bl	800986e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000e0a:	bf00      	nop
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	24000180 	.word	0x24000180

08000e14 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000e18:	4802      	ldr	r0, [pc, #8]	@ (8000e24 <TIM3_IRQHandler+0x10>)
 8000e1a:	f008 fd28 	bl	800986e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000e1e:	bf00      	nop
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	240001cc 	.word	0x240001cc

08000e28 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8000e2c:	4802      	ldr	r0, [pc, #8]	@ (8000e38 <SPI2_IRQHandler+0x10>)
 8000e2e:	f008 fa1b 	bl	8009268 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8000e32:	bf00      	nop
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	24000080 	.word	0x24000080

08000e3c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000e40:	4802      	ldr	r0, [pc, #8]	@ (8000e4c <USART1_IRQHandler+0x10>)
 8000e42:	f008 febb 	bl	8009bbc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000e46:	bf00      	nop
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	24000218 	.word	0x24000218

08000e50 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8000e54:	4802      	ldr	r0, [pc, #8]	@ (8000e60 <USART6_IRQHandler+0x10>)
 8000e56:	f008 feb1 	bl	8009bbc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8000e5a:	bf00      	nop
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	240002ac 	.word	0x240002ac

08000e64 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000e68:	4b43      	ldr	r3, [pc, #268]	@ (8000f78 <SystemInit+0x114>)
 8000e6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e6e:	4a42      	ldr	r2, [pc, #264]	@ (8000f78 <SystemInit+0x114>)
 8000e70:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e74:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000e78:	4b40      	ldr	r3, [pc, #256]	@ (8000f7c <SystemInit+0x118>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	f003 030f 	and.w	r3, r3, #15
 8000e80:	2b06      	cmp	r3, #6
 8000e82:	d807      	bhi.n	8000e94 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000e84:	4b3d      	ldr	r3, [pc, #244]	@ (8000f7c <SystemInit+0x118>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	f023 030f 	bic.w	r3, r3, #15
 8000e8c:	4a3b      	ldr	r2, [pc, #236]	@ (8000f7c <SystemInit+0x118>)
 8000e8e:	f043 0307 	orr.w	r3, r3, #7
 8000e92:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000e94:	4b3a      	ldr	r3, [pc, #232]	@ (8000f80 <SystemInit+0x11c>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4a39      	ldr	r2, [pc, #228]	@ (8000f80 <SystemInit+0x11c>)
 8000e9a:	f043 0301 	orr.w	r3, r3, #1
 8000e9e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000ea0:	4b37      	ldr	r3, [pc, #220]	@ (8000f80 <SystemInit+0x11c>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000ea6:	4b36      	ldr	r3, [pc, #216]	@ (8000f80 <SystemInit+0x11c>)
 8000ea8:	681a      	ldr	r2, [r3, #0]
 8000eaa:	4935      	ldr	r1, [pc, #212]	@ (8000f80 <SystemInit+0x11c>)
 8000eac:	4b35      	ldr	r3, [pc, #212]	@ (8000f84 <SystemInit+0x120>)
 8000eae:	4013      	ands	r3, r2
 8000eb0:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000eb2:	4b32      	ldr	r3, [pc, #200]	@ (8000f7c <SystemInit+0x118>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	f003 0308 	and.w	r3, r3, #8
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d007      	beq.n	8000ece <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000ebe:	4b2f      	ldr	r3, [pc, #188]	@ (8000f7c <SystemInit+0x118>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	f023 030f 	bic.w	r3, r3, #15
 8000ec6:	4a2d      	ldr	r2, [pc, #180]	@ (8000f7c <SystemInit+0x118>)
 8000ec8:	f043 0307 	orr.w	r3, r3, #7
 8000ecc:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000ece:	4b2c      	ldr	r3, [pc, #176]	@ (8000f80 <SystemInit+0x11c>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000ed4:	4b2a      	ldr	r3, [pc, #168]	@ (8000f80 <SystemInit+0x11c>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000eda:	4b29      	ldr	r3, [pc, #164]	@ (8000f80 <SystemInit+0x11c>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000ee0:	4b27      	ldr	r3, [pc, #156]	@ (8000f80 <SystemInit+0x11c>)
 8000ee2:	4a29      	ldr	r2, [pc, #164]	@ (8000f88 <SystemInit+0x124>)
 8000ee4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000ee6:	4b26      	ldr	r3, [pc, #152]	@ (8000f80 <SystemInit+0x11c>)
 8000ee8:	4a28      	ldr	r2, [pc, #160]	@ (8000f8c <SystemInit+0x128>)
 8000eea:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000eec:	4b24      	ldr	r3, [pc, #144]	@ (8000f80 <SystemInit+0x11c>)
 8000eee:	4a28      	ldr	r2, [pc, #160]	@ (8000f90 <SystemInit+0x12c>)
 8000ef0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000ef2:	4b23      	ldr	r3, [pc, #140]	@ (8000f80 <SystemInit+0x11c>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000ef8:	4b21      	ldr	r3, [pc, #132]	@ (8000f80 <SystemInit+0x11c>)
 8000efa:	4a25      	ldr	r2, [pc, #148]	@ (8000f90 <SystemInit+0x12c>)
 8000efc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000efe:	4b20      	ldr	r3, [pc, #128]	@ (8000f80 <SystemInit+0x11c>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000f04:	4b1e      	ldr	r3, [pc, #120]	@ (8000f80 <SystemInit+0x11c>)
 8000f06:	4a22      	ldr	r2, [pc, #136]	@ (8000f90 <SystemInit+0x12c>)
 8000f08:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000f0a:	4b1d      	ldr	r3, [pc, #116]	@ (8000f80 <SystemInit+0x11c>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000f10:	4b1b      	ldr	r3, [pc, #108]	@ (8000f80 <SystemInit+0x11c>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a1a      	ldr	r2, [pc, #104]	@ (8000f80 <SystemInit+0x11c>)
 8000f16:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000f1a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000f1c:	4b18      	ldr	r3, [pc, #96]	@ (8000f80 <SystemInit+0x11c>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000f22:	4b1c      	ldr	r3, [pc, #112]	@ (8000f94 <SystemInit+0x130>)
 8000f24:	681a      	ldr	r2, [r3, #0]
 8000f26:	4b1c      	ldr	r3, [pc, #112]	@ (8000f98 <SystemInit+0x134>)
 8000f28:	4013      	ands	r3, r2
 8000f2a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000f2e:	d202      	bcs.n	8000f36 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000f30:	4b1a      	ldr	r3, [pc, #104]	@ (8000f9c <SystemInit+0x138>)
 8000f32:	2201      	movs	r2, #1
 8000f34:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000f36:	4b12      	ldr	r3, [pc, #72]	@ (8000f80 <SystemInit+0x11c>)
 8000f38:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000f3c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d113      	bne.n	8000f6c <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000f44:	4b0e      	ldr	r3, [pc, #56]	@ (8000f80 <SystemInit+0x11c>)
 8000f46:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000f4a:	4a0d      	ldr	r2, [pc, #52]	@ (8000f80 <SystemInit+0x11c>)
 8000f4c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000f50:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000f54:	4b12      	ldr	r3, [pc, #72]	@ (8000fa0 <SystemInit+0x13c>)
 8000f56:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000f5a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000f5c:	4b08      	ldr	r3, [pc, #32]	@ (8000f80 <SystemInit+0x11c>)
 8000f5e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000f62:	4a07      	ldr	r2, [pc, #28]	@ (8000f80 <SystemInit+0x11c>)
 8000f64:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000f68:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000f6c:	bf00      	nop
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop
 8000f78:	e000ed00 	.word	0xe000ed00
 8000f7c:	52002000 	.word	0x52002000
 8000f80:	58024400 	.word	0x58024400
 8000f84:	eaf6ed7f 	.word	0xeaf6ed7f
 8000f88:	02020200 	.word	0x02020200
 8000f8c:	01ff0000 	.word	0x01ff0000
 8000f90:	01010280 	.word	0x01010280
 8000f94:	5c001000 	.word	0x5c001000
 8000f98:	ffff0000 	.word	0xffff0000
 8000f9c:	51008108 	.word	0x51008108
 8000fa0:	52004000 	.word	0x52004000

08000fa4 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000fa8:	4b09      	ldr	r3, [pc, #36]	@ (8000fd0 <ExitRun0Mode+0x2c>)
 8000faa:	68db      	ldr	r3, [r3, #12]
 8000fac:	4a08      	ldr	r2, [pc, #32]	@ (8000fd0 <ExitRun0Mode+0x2c>)
 8000fae:	f043 0302 	orr.w	r3, r3, #2
 8000fb2:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000fb4:	bf00      	nop
 8000fb6:	4b06      	ldr	r3, [pc, #24]	@ (8000fd0 <ExitRun0Mode+0x2c>)
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d0f9      	beq.n	8000fb6 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000fc2:	bf00      	nop
 8000fc4:	bf00      	nop
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop
 8000fd0:	58024800 	.word	0x58024800

08000fd4 <u8x8_byte_stm32_hw_spi>:
#include "gpio.h"

extern SPI_HandleTypeDef hspi2;

uint8_t u8x8_byte_stm32_hw_spi(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b084      	sub	sp, #16
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	60f8      	str	r0, [r7, #12]
 8000fdc:	607b      	str	r3, [r7, #4]
 8000fde:	460b      	mov	r3, r1
 8000fe0:	72fb      	strb	r3, [r7, #11]
 8000fe2:	4613      	mov	r3, r2
 8000fe4:	72bb      	strb	r3, [r7, #10]
    switch(msg)
 8000fe6:	7afb      	ldrb	r3, [r7, #11]
 8000fe8:	3b14      	subs	r3, #20
 8000fea:	2b0c      	cmp	r3, #12
 8000fec:	d83f      	bhi.n	800106e <u8x8_byte_stm32_hw_spi+0x9a>
 8000fee:	a201      	add	r2, pc, #4	@ (adr r2, 8000ff4 <u8x8_byte_stm32_hw_spi+0x20>)
 8000ff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ff4:	08001073 	.word	0x08001073
 8000ff8:	0800106f 	.word	0x0800106f
 8000ffc:	0800106f 	.word	0x0800106f
 8001000:	08001029 	.word	0x08001029
 8001004:	08001053 	.word	0x08001053
 8001008:	08001061 	.word	0x08001061
 800100c:	0800106f 	.word	0x0800106f
 8001010:	0800106f 	.word	0x0800106f
 8001014:	0800106f 	.word	0x0800106f
 8001018:	0800106f 	.word	0x0800106f
 800101c:	0800106f 	.word	0x0800106f
 8001020:	0800106f 	.word	0x0800106f
 8001024:	0800103b 	.word	0x0800103b
    {
        case U8X8_MSG_BYTE_SEND:
            HAL_SPI_Transmit(&hspi2, (uint8_t*)arg_ptr, arg_int, HAL_MAX_DELAY);
 8001028:	7abb      	ldrb	r3, [r7, #10]
 800102a:	b29a      	uxth	r2, r3
 800102c:	f04f 33ff 	mov.w	r3, #4294967295
 8001030:	6879      	ldr	r1, [r7, #4]
 8001032:	4813      	ldr	r0, [pc, #76]	@ (8001080 <u8x8_byte_stm32_hw_spi+0xac>)
 8001034:	f007 ff2a 	bl	8008e8c <HAL_SPI_Transmit>
            break;
 8001038:	e01c      	b.n	8001074 <u8x8_byte_stm32_hw_spi+0xa0>

        case U8X8_MSG_BYTE_INIT:
            break;

        case U8X8_MSG_BYTE_SET_DC:
            HAL_GPIO_WritePin(SPI2_DC_GPIO_Port, SPI2_DC_Pin,
 800103a:	7abb      	ldrb	r3, [r7, #10]
 800103c:	2b00      	cmp	r3, #0
 800103e:	bf14      	ite	ne
 8001040:	2301      	movne	r3, #1
 8001042:	2300      	moveq	r3, #0
 8001044:	b2db      	uxtb	r3, r3
 8001046:	461a      	mov	r2, r3
 8001048:	2102      	movs	r1, #2
 800104a:	480e      	ldr	r0, [pc, #56]	@ (8001084 <u8x8_byte_stm32_hw_spi+0xb0>)
 800104c:	f004 fe60 	bl	8005d10 <HAL_GPIO_WritePin>
                              arg_int ? GPIO_PIN_SET : GPIO_PIN_RESET);
            break;
 8001050:	e010      	b.n	8001074 <u8x8_byte_stm32_hw_spi+0xa0>

        case U8X8_MSG_BYTE_START_TRANSFER:
            HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8001052:	2200      	movs	r2, #0
 8001054:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001058:	480a      	ldr	r0, [pc, #40]	@ (8001084 <u8x8_byte_stm32_hw_spi+0xb0>)
 800105a:	f004 fe59 	bl	8005d10 <HAL_GPIO_WritePin>
            break;
 800105e:	e009      	b.n	8001074 <u8x8_byte_stm32_hw_spi+0xa0>

        case U8X8_MSG_BYTE_END_TRANSFER:
            HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 8001060:	2201      	movs	r2, #1
 8001062:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001066:	4807      	ldr	r0, [pc, #28]	@ (8001084 <u8x8_byte_stm32_hw_spi+0xb0>)
 8001068:	f004 fe52 	bl	8005d10 <HAL_GPIO_WritePin>
            break;
 800106c:	e002      	b.n	8001074 <u8x8_byte_stm32_hw_spi+0xa0>

        default:
            return 0;
 800106e:	2300      	movs	r3, #0
 8001070:	e001      	b.n	8001076 <u8x8_byte_stm32_hw_spi+0xa2>
            break;
 8001072:	bf00      	nop
    }
    return 1;
 8001074:	2301      	movs	r3, #1
}
 8001076:	4618      	mov	r0, r3
 8001078:	3710      	adds	r7, #16
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	24000080 	.word	0x24000080
 8001084:	58020400 	.word	0x58020400

08001088 <u8x8_gpio_and_delay_stm32>:

uint8_t u8x8_gpio_and_delay_stm32(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b084      	sub	sp, #16
 800108c:	af00      	add	r7, sp, #0
 800108e:	60f8      	str	r0, [r7, #12]
 8001090:	607b      	str	r3, [r7, #4]
 8001092:	460b      	mov	r3, r1
 8001094:	72fb      	strb	r3, [r7, #11]
 8001096:	4613      	mov	r3, r2
 8001098:	72bb      	strb	r3, [r7, #10]
    switch(msg)
 800109a:	7afb      	ldrb	r3, [r7, #11]
 800109c:	2b4b      	cmp	r3, #75	@ 0x4b
 800109e:	d028      	beq.n	80010f2 <u8x8_gpio_and_delay_stm32+0x6a>
 80010a0:	2b4b      	cmp	r3, #75	@ 0x4b
 80010a2:	dc33      	bgt.n	800110c <u8x8_gpio_and_delay_stm32+0x84>
 80010a4:	2b4a      	cmp	r3, #74	@ 0x4a
 80010a6:	d00b      	beq.n	80010c0 <u8x8_gpio_and_delay_stm32+0x38>
 80010a8:	2b4a      	cmp	r3, #74	@ 0x4a
 80010aa:	dc2f      	bgt.n	800110c <u8x8_gpio_and_delay_stm32+0x84>
 80010ac:	2b29      	cmp	r3, #41	@ 0x29
 80010ae:	d002      	beq.n	80010b6 <u8x8_gpio_and_delay_stm32+0x2e>
 80010b0:	2b49      	cmp	r3, #73	@ 0x49
 80010b2:	d011      	beq.n	80010d8 <u8x8_gpio_and_delay_stm32+0x50>
            HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin,
                              arg_int ? GPIO_PIN_SET : GPIO_PIN_RESET);
            break;

        default:
            break;
 80010b4:	e02a      	b.n	800110c <u8x8_gpio_and_delay_stm32+0x84>
            HAL_Delay(arg_int);
 80010b6:	7abb      	ldrb	r3, [r7, #10]
 80010b8:	4618      	mov	r0, r3
 80010ba:	f002 f89b 	bl	80031f4 <HAL_Delay>
            break;
 80010be:	e026      	b.n	800110e <u8x8_gpio_and_delay_stm32+0x86>
            HAL_GPIO_WritePin(SPI2_DC_GPIO_Port, SPI2_DC_Pin,
 80010c0:	7abb      	ldrb	r3, [r7, #10]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	bf14      	ite	ne
 80010c6:	2301      	movne	r3, #1
 80010c8:	2300      	moveq	r3, #0
 80010ca:	b2db      	uxtb	r3, r3
 80010cc:	461a      	mov	r2, r3
 80010ce:	2102      	movs	r1, #2
 80010d0:	4811      	ldr	r0, [pc, #68]	@ (8001118 <u8x8_gpio_and_delay_stm32+0x90>)
 80010d2:	f004 fe1d 	bl	8005d10 <HAL_GPIO_WritePin>
            break;
 80010d6:	e01a      	b.n	800110e <u8x8_gpio_and_delay_stm32+0x86>
            HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin,
 80010d8:	7abb      	ldrb	r3, [r7, #10]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	bf14      	ite	ne
 80010de:	2301      	movne	r3, #1
 80010e0:	2300      	moveq	r3, #0
 80010e2:	b2db      	uxtb	r3, r3
 80010e4:	461a      	mov	r2, r3
 80010e6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80010ea:	480b      	ldr	r0, [pc, #44]	@ (8001118 <u8x8_gpio_and_delay_stm32+0x90>)
 80010ec:	f004 fe10 	bl	8005d10 <HAL_GPIO_WritePin>
            break;
 80010f0:	e00d      	b.n	800110e <u8x8_gpio_and_delay_stm32+0x86>
            HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin,
 80010f2:	7abb      	ldrb	r3, [r7, #10]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	bf14      	ite	ne
 80010f8:	2301      	movne	r3, #1
 80010fa:	2300      	moveq	r3, #0
 80010fc:	b2db      	uxtb	r3, r3
 80010fe:	461a      	mov	r2, r3
 8001100:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001104:	4804      	ldr	r0, [pc, #16]	@ (8001118 <u8x8_gpio_and_delay_stm32+0x90>)
 8001106:	f004 fe03 	bl	8005d10 <HAL_GPIO_WritePin>
            break;
 800110a:	e000      	b.n	800110e <u8x8_gpio_and_delay_stm32+0x86>
            break;
 800110c:	bf00      	nop
    }
    return 1;
 800110e:	2301      	movs	r3, #1
}
 8001110:	4618      	mov	r0, r3
 8001112:	3710      	adds	r7, #16
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	58020400 	.word	0x58020400

0800111c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001120:	4b22      	ldr	r3, [pc, #136]	@ (80011ac <MX_USART1_UART_Init+0x90>)
 8001122:	4a23      	ldr	r2, [pc, #140]	@ (80011b0 <MX_USART1_UART_Init+0x94>)
 8001124:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001126:	4b21      	ldr	r3, [pc, #132]	@ (80011ac <MX_USART1_UART_Init+0x90>)
 8001128:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800112c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800112e:	4b1f      	ldr	r3, [pc, #124]	@ (80011ac <MX_USART1_UART_Init+0x90>)
 8001130:	2200      	movs	r2, #0
 8001132:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001134:	4b1d      	ldr	r3, [pc, #116]	@ (80011ac <MX_USART1_UART_Init+0x90>)
 8001136:	2200      	movs	r2, #0
 8001138:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800113a:	4b1c      	ldr	r3, [pc, #112]	@ (80011ac <MX_USART1_UART_Init+0x90>)
 800113c:	2200      	movs	r2, #0
 800113e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001140:	4b1a      	ldr	r3, [pc, #104]	@ (80011ac <MX_USART1_UART_Init+0x90>)
 8001142:	220c      	movs	r2, #12
 8001144:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001146:	4b19      	ldr	r3, [pc, #100]	@ (80011ac <MX_USART1_UART_Init+0x90>)
 8001148:	2200      	movs	r2, #0
 800114a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800114c:	4b17      	ldr	r3, [pc, #92]	@ (80011ac <MX_USART1_UART_Init+0x90>)
 800114e:	2200      	movs	r2, #0
 8001150:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001152:	4b16      	ldr	r3, [pc, #88]	@ (80011ac <MX_USART1_UART_Init+0x90>)
 8001154:	2200      	movs	r2, #0
 8001156:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001158:	4b14      	ldr	r3, [pc, #80]	@ (80011ac <MX_USART1_UART_Init+0x90>)
 800115a:	2200      	movs	r2, #0
 800115c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800115e:	4b13      	ldr	r3, [pc, #76]	@ (80011ac <MX_USART1_UART_Init+0x90>)
 8001160:	2200      	movs	r2, #0
 8001162:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001164:	4811      	ldr	r0, [pc, #68]	@ (80011ac <MX_USART1_UART_Init+0x90>)
 8001166:	f008 fcd9 	bl	8009b1c <HAL_UART_Init>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001170:	f7ff fce6 	bl	8000b40 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001174:	2100      	movs	r1, #0
 8001176:	480d      	ldr	r0, [pc, #52]	@ (80011ac <MX_USART1_UART_Init+0x90>)
 8001178:	f00a f932 	bl	800b3e0 <HAL_UARTEx_SetTxFifoThreshold>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001182:	f7ff fcdd 	bl	8000b40 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001186:	2100      	movs	r1, #0
 8001188:	4808      	ldr	r0, [pc, #32]	@ (80011ac <MX_USART1_UART_Init+0x90>)
 800118a:	f00a f967 	bl	800b45c <HAL_UARTEx_SetRxFifoThreshold>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001194:	f7ff fcd4 	bl	8000b40 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001198:	4804      	ldr	r0, [pc, #16]	@ (80011ac <MX_USART1_UART_Init+0x90>)
 800119a:	f00a f8e8 	bl	800b36e <HAL_UARTEx_DisableFifoMode>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80011a4:	f7ff fccc 	bl	8000b40 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80011a8:	bf00      	nop
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	24000218 	.word	0x24000218
 80011b0:	40011000 	.word	0x40011000

080011b4 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80011b8:	4b22      	ldr	r3, [pc, #136]	@ (8001244 <MX_USART6_UART_Init+0x90>)
 80011ba:	4a23      	ldr	r2, [pc, #140]	@ (8001248 <MX_USART6_UART_Init+0x94>)
 80011bc:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 80011be:	4b21      	ldr	r3, [pc, #132]	@ (8001244 <MX_USART6_UART_Init+0x90>)
 80011c0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80011c4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80011c6:	4b1f      	ldr	r3, [pc, #124]	@ (8001244 <MX_USART6_UART_Init+0x90>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80011cc:	4b1d      	ldr	r3, [pc, #116]	@ (8001244 <MX_USART6_UART_Init+0x90>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80011d2:	4b1c      	ldr	r3, [pc, #112]	@ (8001244 <MX_USART6_UART_Init+0x90>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80011d8:	4b1a      	ldr	r3, [pc, #104]	@ (8001244 <MX_USART6_UART_Init+0x90>)
 80011da:	220c      	movs	r2, #12
 80011dc:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011de:	4b19      	ldr	r3, [pc, #100]	@ (8001244 <MX_USART6_UART_Init+0x90>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80011e4:	4b17      	ldr	r3, [pc, #92]	@ (8001244 <MX_USART6_UART_Init+0x90>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011ea:	4b16      	ldr	r3, [pc, #88]	@ (8001244 <MX_USART6_UART_Init+0x90>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80011f0:	4b14      	ldr	r3, [pc, #80]	@ (8001244 <MX_USART6_UART_Init+0x90>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011f6:	4b13      	ldr	r3, [pc, #76]	@ (8001244 <MX_USART6_UART_Init+0x90>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80011fc:	4811      	ldr	r0, [pc, #68]	@ (8001244 <MX_USART6_UART_Init+0x90>)
 80011fe:	f008 fc8d 	bl	8009b1c <HAL_UART_Init>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 8001208:	f7ff fc9a 	bl	8000b40 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800120c:	2100      	movs	r1, #0
 800120e:	480d      	ldr	r0, [pc, #52]	@ (8001244 <MX_USART6_UART_Init+0x90>)
 8001210:	f00a f8e6 	bl	800b3e0 <HAL_UARTEx_SetTxFifoThreshold>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 800121a:	f7ff fc91 	bl	8000b40 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800121e:	2100      	movs	r1, #0
 8001220:	4808      	ldr	r0, [pc, #32]	@ (8001244 <MX_USART6_UART_Init+0x90>)
 8001222:	f00a f91b 	bl	800b45c <HAL_UARTEx_SetRxFifoThreshold>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 800122c:	f7ff fc88 	bl	8000b40 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 8001230:	4804      	ldr	r0, [pc, #16]	@ (8001244 <MX_USART6_UART_Init+0x90>)
 8001232:	f00a f89c 	bl	800b36e <HAL_UARTEx_DisableFifoMode>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 800123c:	f7ff fc80 	bl	8000b40 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001240:	bf00      	nop
 8001242:	bd80      	pop	{r7, pc}
 8001244:	240002ac 	.word	0x240002ac
 8001248:	40011400 	.word	0x40011400

0800124c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b0bc      	sub	sp, #240	@ 0xf0
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001254:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001258:	2200      	movs	r2, #0
 800125a:	601a      	str	r2, [r3, #0]
 800125c:	605a      	str	r2, [r3, #4]
 800125e:	609a      	str	r2, [r3, #8]
 8001260:	60da      	str	r2, [r3, #12]
 8001262:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001264:	f107 0318 	add.w	r3, r7, #24
 8001268:	22c0      	movs	r2, #192	@ 0xc0
 800126a:	2100      	movs	r1, #0
 800126c:	4618      	mov	r0, r3
 800126e:	f00a f981 	bl	800b574 <memset>
  if(uartHandle->Instance==USART1)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4a71      	ldr	r2, [pc, #452]	@ (800143c <HAL_UART_MspInit+0x1f0>)
 8001278:	4293      	cmp	r3, r2
 800127a:	f040 8087 	bne.w	800138c <HAL_UART_MspInit+0x140>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800127e:	f04f 0201 	mov.w	r2, #1
 8001282:	f04f 0300 	mov.w	r3, #0
 8001286:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 800128a:	2300      	movs	r3, #0
 800128c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001290:	f107 0318 	add.w	r3, r7, #24
 8001294:	4618      	mov	r0, r3
 8001296:	f005 fea9 	bl	8006fec <HAL_RCCEx_PeriphCLKConfig>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <HAL_UART_MspInit+0x58>
    {
      Error_Handler();
 80012a0:	f7ff fc4e 	bl	8000b40 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80012a4:	4b66      	ldr	r3, [pc, #408]	@ (8001440 <HAL_UART_MspInit+0x1f4>)
 80012a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80012aa:	4a65      	ldr	r2, [pc, #404]	@ (8001440 <HAL_UART_MspInit+0x1f4>)
 80012ac:	f043 0310 	orr.w	r3, r3, #16
 80012b0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80012b4:	4b62      	ldr	r3, [pc, #392]	@ (8001440 <HAL_UART_MspInit+0x1f4>)
 80012b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80012ba:	f003 0310 	and.w	r3, r3, #16
 80012be:	617b      	str	r3, [r7, #20]
 80012c0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012c2:	4b5f      	ldr	r3, [pc, #380]	@ (8001440 <HAL_UART_MspInit+0x1f4>)
 80012c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012c8:	4a5d      	ldr	r2, [pc, #372]	@ (8001440 <HAL_UART_MspInit+0x1f4>)
 80012ca:	f043 0301 	orr.w	r3, r3, #1
 80012ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012d2:	4b5b      	ldr	r3, [pc, #364]	@ (8001440 <HAL_UART_MspInit+0x1f4>)
 80012d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012d8:	f003 0301 	and.w	r3, r3, #1
 80012dc:	613b      	str	r3, [r7, #16]
 80012de:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80012e0:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80012e4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012e8:	2302      	movs	r3, #2
 80012ea:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ee:	2300      	movs	r3, #0
 80012f0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012f4:	2303      	movs	r3, #3
 80012f6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80012fa:	2307      	movs	r3, #7
 80012fc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001300:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001304:	4619      	mov	r1, r3
 8001306:	484f      	ldr	r0, [pc, #316]	@ (8001444 <HAL_UART_MspInit+0x1f8>)
 8001308:	f004 fb52 	bl	80059b0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Stream1;
 800130c:	4b4e      	ldr	r3, [pc, #312]	@ (8001448 <HAL_UART_MspInit+0x1fc>)
 800130e:	4a4f      	ldr	r2, [pc, #316]	@ (800144c <HAL_UART_MspInit+0x200>)
 8001310:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8001312:	4b4d      	ldr	r3, [pc, #308]	@ (8001448 <HAL_UART_MspInit+0x1fc>)
 8001314:	222a      	movs	r2, #42	@ 0x2a
 8001316:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001318:	4b4b      	ldr	r3, [pc, #300]	@ (8001448 <HAL_UART_MspInit+0x1fc>)
 800131a:	2240      	movs	r2, #64	@ 0x40
 800131c:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800131e:	4b4a      	ldr	r3, [pc, #296]	@ (8001448 <HAL_UART_MspInit+0x1fc>)
 8001320:	2200      	movs	r2, #0
 8001322:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001324:	4b48      	ldr	r3, [pc, #288]	@ (8001448 <HAL_UART_MspInit+0x1fc>)
 8001326:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800132a:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800132c:	4b46      	ldr	r3, [pc, #280]	@ (8001448 <HAL_UART_MspInit+0x1fc>)
 800132e:	2200      	movs	r2, #0
 8001330:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001332:	4b45      	ldr	r3, [pc, #276]	@ (8001448 <HAL_UART_MspInit+0x1fc>)
 8001334:	2200      	movs	r2, #0
 8001336:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001338:	4b43      	ldr	r3, [pc, #268]	@ (8001448 <HAL_UART_MspInit+0x1fc>)
 800133a:	2200      	movs	r2, #0
 800133c:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800133e:	4b42      	ldr	r3, [pc, #264]	@ (8001448 <HAL_UART_MspInit+0x1fc>)
 8001340:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001344:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001346:	4b40      	ldr	r3, [pc, #256]	@ (8001448 <HAL_UART_MspInit+0x1fc>)
 8001348:	2204      	movs	r2, #4
 800134a:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_usart1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800134c:	4b3e      	ldr	r3, [pc, #248]	@ (8001448 <HAL_UART_MspInit+0x1fc>)
 800134e:	2203      	movs	r2, #3
 8001350:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_usart1_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8001352:	4b3d      	ldr	r3, [pc, #244]	@ (8001448 <HAL_UART_MspInit+0x1fc>)
 8001354:	2200      	movs	r2, #0
 8001356:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_usart1_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001358:	4b3b      	ldr	r3, [pc, #236]	@ (8001448 <HAL_UART_MspInit+0x1fc>)
 800135a:	2200      	movs	r2, #0
 800135c:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800135e:	483a      	ldr	r0, [pc, #232]	@ (8001448 <HAL_UART_MspInit+0x1fc>)
 8001360:	f002 f900 	bl	8003564 <HAL_DMA_Init>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <HAL_UART_MspInit+0x122>
    {
      Error_Handler();
 800136a:	f7ff fbe9 	bl	8000b40 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	4a35      	ldr	r2, [pc, #212]	@ (8001448 <HAL_UART_MspInit+0x1fc>)
 8001372:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001374:	4a34      	ldr	r2, [pc, #208]	@ (8001448 <HAL_UART_MspInit+0x1fc>)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800137a:	2200      	movs	r2, #0
 800137c:	2100      	movs	r1, #0
 800137e:	2025      	movs	r0, #37	@ 0x25
 8001380:	f002 f843 	bl	800340a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001384:	2025      	movs	r0, #37	@ 0x25
 8001386:	f002 f85a 	bl	800343e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 800138a:	e052      	b.n	8001432 <HAL_UART_MspInit+0x1e6>
  else if(uartHandle->Instance==USART6)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a2f      	ldr	r2, [pc, #188]	@ (8001450 <HAL_UART_MspInit+0x204>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d14d      	bne.n	8001432 <HAL_UART_MspInit+0x1e6>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8001396:	f04f 0201 	mov.w	r2, #1
 800139a:	f04f 0300 	mov.w	r3, #0
 800139e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 80013a2:	2300      	movs	r3, #0
 80013a4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013a8:	f107 0318 	add.w	r3, r7, #24
 80013ac:	4618      	mov	r0, r3
 80013ae:	f005 fe1d 	bl	8006fec <HAL_RCCEx_PeriphCLKConfig>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <HAL_UART_MspInit+0x170>
      Error_Handler();
 80013b8:	f7ff fbc2 	bl	8000b40 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 80013bc:	4b20      	ldr	r3, [pc, #128]	@ (8001440 <HAL_UART_MspInit+0x1f4>)
 80013be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80013c2:	4a1f      	ldr	r2, [pc, #124]	@ (8001440 <HAL_UART_MspInit+0x1f4>)
 80013c4:	f043 0320 	orr.w	r3, r3, #32
 80013c8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80013cc:	4b1c      	ldr	r3, [pc, #112]	@ (8001440 <HAL_UART_MspInit+0x1f4>)
 80013ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80013d2:	f003 0320 	and.w	r3, r3, #32
 80013d6:	60fb      	str	r3, [r7, #12]
 80013d8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013da:	4b19      	ldr	r3, [pc, #100]	@ (8001440 <HAL_UART_MspInit+0x1f4>)
 80013dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013e0:	4a17      	ldr	r2, [pc, #92]	@ (8001440 <HAL_UART_MspInit+0x1f4>)
 80013e2:	f043 0304 	orr.w	r3, r3, #4
 80013e6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013ea:	4b15      	ldr	r3, [pc, #84]	@ (8001440 <HAL_UART_MspInit+0x1f4>)
 80013ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013f0:	f003 0304 	and.w	r3, r3, #4
 80013f4:	60bb      	str	r3, [r7, #8]
 80013f6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80013f8:	23c0      	movs	r3, #192	@ 0xc0
 80013fa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013fe:	2302      	movs	r3, #2
 8001400:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001404:	2300      	movs	r3, #0
 8001406:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800140a:	2303      	movs	r3, #3
 800140c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8001410:	2307      	movs	r3, #7
 8001412:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001416:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800141a:	4619      	mov	r1, r3
 800141c:	480d      	ldr	r0, [pc, #52]	@ (8001454 <HAL_UART_MspInit+0x208>)
 800141e:	f004 fac7 	bl	80059b0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8001422:	2200      	movs	r2, #0
 8001424:	2105      	movs	r1, #5
 8001426:	2047      	movs	r0, #71	@ 0x47
 8001428:	f001 ffef 	bl	800340a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800142c:	2047      	movs	r0, #71	@ 0x47
 800142e:	f002 f806 	bl	800343e <HAL_NVIC_EnableIRQ>
}
 8001432:	bf00      	nop
 8001434:	37f0      	adds	r7, #240	@ 0xf0
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	40011000 	.word	0x40011000
 8001440:	58024400 	.word	0x58024400
 8001444:	58020000 	.word	0x58020000
 8001448:	24000340 	.word	0x24000340
 800144c:	40020028 	.word	0x40020028
 8001450:	40011400 	.word	0x40011400
 8001454:	58020800 	.word	0x58020800

08001458 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001458:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001494 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800145c:	f7ff fda2 	bl	8000fa4 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001460:	f7ff fd00 	bl	8000e64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001464:	480c      	ldr	r0, [pc, #48]	@ (8001498 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001466:	490d      	ldr	r1, [pc, #52]	@ (800149c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001468:	4a0d      	ldr	r2, [pc, #52]	@ (80014a0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800146a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800146c:	e002      	b.n	8001474 <LoopCopyDataInit>

0800146e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800146e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001470:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001472:	3304      	adds	r3, #4

08001474 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001474:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001476:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001478:	d3f9      	bcc.n	800146e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800147a:	4a0a      	ldr	r2, [pc, #40]	@ (80014a4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800147c:	4c0a      	ldr	r4, [pc, #40]	@ (80014a8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800147e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001480:	e001      	b.n	8001486 <LoopFillZerobss>

08001482 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001482:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001484:	3204      	adds	r2, #4

08001486 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001486:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001488:	d3fb      	bcc.n	8001482 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800148a:	f00a f87b 	bl	800b584 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800148e:	f7ff fa33 	bl	80008f8 <main>
  bx  lr
 8001492:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001494:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001498:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800149c:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 80014a0:	0800bf0c 	.word	0x0800bf0c
  ldr r2, =_sbss
 80014a4:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 80014a8:	24000bdc 	.word	0x24000bdc

080014ac <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014ac:	e7fe      	b.n	80014ac <ADC3_IRQHandler>

080014ae <u8g2_ClearBuffer>:
#include "u8g2.h"
#include <string.h>

/*============================================*/
void u8g2_ClearBuffer(u8g2_t *u8g2)
{
 80014ae:	b580      	push	{r7, lr}
 80014b0:	b084      	sub	sp, #16
 80014b2:	af00      	add	r7, sp, #0
 80014b4:	6078      	str	r0, [r7, #4]
  size_t cnt;
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	7c1b      	ldrb	r3, [r3, #16]
 80014bc:	60fb      	str	r3, [r7, #12]
  cnt *= u8g2->tile_buf_height;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80014c4:	461a      	mov	r2, r3
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	fb02 f303 	mul.w	r3, r2, r3
 80014cc:	60fb      	str	r3, [r7, #12]
  cnt *= 8;
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	00db      	lsls	r3, r3, #3
 80014d2:	60fb      	str	r3, [r7, #12]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014d8:	68fa      	ldr	r2, [r7, #12]
 80014da:	2100      	movs	r1, #0
 80014dc:	4618      	mov	r0, r3
 80014de:	f00a f849 	bl	800b574 <memset>
}
 80014e2:	bf00      	nop
 80014e4:	3710      	adds	r7, #16
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}

080014ea <u8g2_send_tile_row>:

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 80014ea:	b580      	push	{r7, lr}
 80014ec:	b086      	sub	sp, #24
 80014ee:	af02      	add	r7, sp, #8
 80014f0:	6078      	str	r0, [r7, #4]
 80014f2:	460b      	mov	r3, r1
 80014f4:	70fb      	strb	r3, [r7, #3]
 80014f6:	4613      	mov	r3, r2
 80014f8:	70bb      	strb	r3, [r7, #2]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	7c1b      	ldrb	r3, [r3, #16]
 8001500:	73fb      	strb	r3, [r7, #15]
  offset = src_tile_row;
 8001502:	78fb      	ldrb	r3, [r7, #3]
 8001504:	81bb      	strh	r3, [r7, #12]
  ptr = u8g2->tile_buf_ptr;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800150a:	60bb      	str	r3, [r7, #8]
  offset *= w;
 800150c:	7bfb      	ldrb	r3, [r7, #15]
 800150e:	b29b      	uxth	r3, r3
 8001510:	89ba      	ldrh	r2, [r7, #12]
 8001512:	fb12 f303 	smulbb	r3, r2, r3
 8001516:	81bb      	strh	r3, [r7, #12]
  offset *= 8;
 8001518:	89bb      	ldrh	r3, [r7, #12]
 800151a:	00db      	lsls	r3, r3, #3
 800151c:	81bb      	strh	r3, [r7, #12]
  ptr += offset;
 800151e:	89bb      	ldrh	r3, [r7, #12]
 8001520:	68ba      	ldr	r2, [r7, #8]
 8001522:	4413      	add	r3, r2
 8001524:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 8001526:	7bf9      	ldrb	r1, [r7, #15]
 8001528:	78ba      	ldrb	r2, [r7, #2]
 800152a:	68bb      	ldr	r3, [r7, #8]
 800152c:	9300      	str	r3, [sp, #0]
 800152e:	460b      	mov	r3, r1
 8001530:	2100      	movs	r1, #0
 8001532:	6878      	ldr	r0, [r7, #4]
 8001534:	f001 fcfd 	bl	8002f32 <u8x8_DrawTile>
}
 8001538:	bf00      	nop
 800153a:	3710      	adds	r7, #16
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}

08001540 <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b084      	sub	sp, #16
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 8001548:	2300      	movs	r3, #0
 800154a:	73fb      	strb	r3, [r7, #15]
  src_max = u8g2->tile_buf_height;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001552:	737b      	strb	r3, [r7, #13]
  dest_row = u8g2->tile_curr_row;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800155a:	73bb      	strb	r3, [r7, #14]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	7c5b      	ldrb	r3, [r3, #17]
 8001562:	733b      	strb	r3, [r7, #12]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 8001564:	7bba      	ldrb	r2, [r7, #14]
 8001566:	7bfb      	ldrb	r3, [r7, #15]
 8001568:	4619      	mov	r1, r3
 800156a:	6878      	ldr	r0, [r7, #4]
 800156c:	f7ff ffbd 	bl	80014ea <u8g2_send_tile_row>
    src_row++;
 8001570:	7bfb      	ldrb	r3, [r7, #15]
 8001572:	3301      	adds	r3, #1
 8001574:	73fb      	strb	r3, [r7, #15]
    dest_row++;
 8001576:	7bbb      	ldrb	r3, [r7, #14]
 8001578:	3301      	adds	r3, #1
 800157a:	73bb      	strb	r3, [r7, #14]
  } while( src_row < src_max && dest_row < dest_max );
 800157c:	7bfa      	ldrb	r2, [r7, #15]
 800157e:	7b7b      	ldrb	r3, [r7, #13]
 8001580:	429a      	cmp	r2, r3
 8001582:	d203      	bcs.n	800158c <u8g2_send_buffer+0x4c>
 8001584:	7bba      	ldrb	r2, [r7, #14]
 8001586:	7b3b      	ldrb	r3, [r7, #12]
 8001588:	429a      	cmp	r2, r3
 800158a:	d3eb      	bcc.n	8001564 <u8g2_send_buffer+0x24>
}
 800158c:	bf00      	nop
 800158e:	3710      	adds	r7, #16
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}

08001594 <u8g2_SendBuffer>:

/* same as u8g2_send_buffer but also send the DISPLAY_REFRESH message (used by SSD1606) */
void u8g2_SendBuffer(u8g2_t *u8g2)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  u8g2_send_buffer(u8g2);
 800159c:	6878      	ldr	r0, [r7, #4]
 800159e:	f7ff ffcf 	bl	8001540 <u8g2_send_buffer>
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
 80015a2:	6878      	ldr	r0, [r7, #4]
 80015a4:	f001 fd16 	bl	8002fd4 <u8x8_RefreshDisplay>
}
 80015a8:	bf00      	nop
 80015aa:	3708      	adds	r7, #8
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}

080015b0 <u8g2_m_32_8_f>:
  *page_cnt = 2;
  return buf;
  #endif
}
uint8_t *u8g2_m_32_8_f(uint8_t *page_cnt)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b083      	sub	sp, #12
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  #ifdef U8G2_USE_DYNAMIC_ALLOC
  *page_cnt = 8;
  return 0;
  #else
  static uint8_t buf[2048];
  *page_cnt = 8;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2208      	movs	r2, #8
 80015bc:	701a      	strb	r2, [r3, #0]
  return buf;
 80015be:	4b03      	ldr	r3, [pc, #12]	@ (80015cc <u8g2_m_32_8_f+0x1c>)
  #endif
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	370c      	adds	r7, #12
 80015c4:	46bd      	mov	sp, r7
 80015c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ca:	4770      	bx	lr
 80015cc:	240003b8 	.word	0x240003b8

080015d0 <u8g2_Setup_ssd1322_nhd_256x64_f>:
  buf = u8g2_m_32_8_2(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
}
/* ssd1322 f */
void u8g2_Setup_ssd1322_nhd_256x64_f(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b088      	sub	sp, #32
 80015d4:	af02      	add	r7, sp, #8
 80015d6:	60f8      	str	r0, [r7, #12]
 80015d8:	60b9      	str	r1, [r7, #8]
 80015da:	607a      	str	r2, [r7, #4]
 80015dc:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_ssd1322_nhd_256x64, u8x8_cad_011, byte_cb, gpio_and_delay_cb);
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	9300      	str	r3, [sp, #0]
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	4a0b      	ldr	r2, [pc, #44]	@ (8001614 <u8g2_Setup_ssd1322_nhd_256x64_f+0x44>)
 80015e6:	490c      	ldr	r1, [pc, #48]	@ (8001618 <u8g2_Setup_ssd1322_nhd_256x64_f+0x48>)
 80015e8:	68f8      	ldr	r0, [r7, #12]
 80015ea:	f001 fd53 	bl	8003094 <u8x8_Setup>
  buf = u8g2_m_32_8_f(&tile_buf_height);
 80015ee:	f107 0313 	add.w	r3, r7, #19
 80015f2:	4618      	mov	r0, r3
 80015f4:	f7ff ffdc 	bl	80015b0 <u8g2_m_32_8_f>
 80015f8:	6178      	str	r0, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 80015fa:	7cfa      	ldrb	r2, [r7, #19]
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	9300      	str	r3, [sp, #0]
 8001600:	4b06      	ldr	r3, [pc, #24]	@ (800161c <u8g2_Setup_ssd1322_nhd_256x64_f+0x4c>)
 8001602:	6979      	ldr	r1, [r7, #20]
 8001604:	68f8      	ldr	r0, [r7, #12]
 8001606:	f001 f878 	bl	80026fa <u8g2_SetupBuffer>
}
 800160a:	bf00      	nop
 800160c:	3718      	adds	r7, #24
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	08002b91 	.word	0x08002b91
 8001618:	08002df5 	.word	0x08002df5
 800161c:	0800257d 	.word	0x0800257d

08001620 <u8g2_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
 8001620:	b480      	push	{r7}
 8001622:	b083      	sub	sp, #12
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
 8001628:	460b      	mov	r3, r1
 800162a:	70fb      	strb	r3, [r7, #3]
  font += offset;
 800162c:	78fb      	ldrb	r3, [r7, #3]
 800162e:	687a      	ldr	r2, [r7, #4]
 8001630:	4413      	add	r3, r2
 8001632:	607b      	str	r3, [r7, #4]
  return u8x8_pgm_read( font );  
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	781b      	ldrb	r3, [r3, #0]
}
 8001638:	4618      	mov	r0, r3
 800163a:	370c      	adds	r7, #12
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr

08001644 <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
 8001644:	b480      	push	{r7}
 8001646:	b085      	sub	sp, #20
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
 800164c:	460b      	mov	r3, r1
 800164e:	70fb      	strb	r3, [r7, #3]
    uint16_t pos;
    font += offset;
 8001650:	78fb      	ldrb	r3, [r7, #3]
 8001652:	687a      	ldr	r2, [r7, #4]
 8001654:	4413      	add	r3, r2
 8001656:	607b      	str	r3, [r7, #4]
    pos = u8x8_pgm_read( font );
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	81fb      	strh	r3, [r7, #14]
    font++;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	3301      	adds	r3, #1
 8001662:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 8001664:	89fb      	ldrh	r3, [r7, #14]
 8001666:	021b      	lsls	r3, r3, #8
 8001668:	81fb      	strh	r3, [r7, #14]
    pos += u8x8_pgm_read( font);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	781b      	ldrb	r3, [r3, #0]
 800166e:	461a      	mov	r2, r3
 8001670:	89fb      	ldrh	r3, [r7, #14]
 8001672:	4413      	add	r3, r2
 8001674:	81fb      	strh	r3, [r7, #14]
    return pos;
 8001676:	89fb      	ldrh	r3, [r7, #14]
}
 8001678:	4618      	mov	r0, r3
 800167a:	3714      	adds	r7, #20
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr

08001684 <u8g2_read_font_info>:

/*========================================================================*/
/* new font format */
void u8g2_read_font_info(u8g2_font_info_t *font_info, const uint8_t *font)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
 800168c:	6039      	str	r1, [r7, #0]
  /* offset 0 */
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 800168e:	2100      	movs	r1, #0
 8001690:	6838      	ldr	r0, [r7, #0]
 8001692:	f7ff ffc5 	bl	8001620 <u8g2_font_get_byte>
 8001696:	4603      	mov	r3, r0
 8001698:	461a      	mov	r2, r3
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	701a      	strb	r2, [r3, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 800169e:	2101      	movs	r1, #1
 80016a0:	6838      	ldr	r0, [r7, #0]
 80016a2:	f7ff ffbd 	bl	8001620 <u8g2_font_get_byte>
 80016a6:	4603      	mov	r3, r0
 80016a8:	461a      	mov	r2, r3
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	705a      	strb	r2, [r3, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 80016ae:	2102      	movs	r1, #2
 80016b0:	6838      	ldr	r0, [r7, #0]
 80016b2:	f7ff ffb5 	bl	8001620 <u8g2_font_get_byte>
 80016b6:	4603      	mov	r3, r0
 80016b8:	461a      	mov	r2, r3
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	709a      	strb	r2, [r3, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 80016be:	2103      	movs	r1, #3
 80016c0:	6838      	ldr	r0, [r7, #0]
 80016c2:	f7ff ffad 	bl	8001620 <u8g2_font_get_byte>
 80016c6:	4603      	mov	r3, r0
 80016c8:	461a      	mov	r2, r3
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	70da      	strb	r2, [r3, #3]
  
  /* offset 4 */
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 80016ce:	2104      	movs	r1, #4
 80016d0:	6838      	ldr	r0, [r7, #0]
 80016d2:	f7ff ffa5 	bl	8001620 <u8g2_font_get_byte>
 80016d6:	4603      	mov	r3, r0
 80016d8:	461a      	mov	r2, r3
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	711a      	strb	r2, [r3, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 80016de:	2105      	movs	r1, #5
 80016e0:	6838      	ldr	r0, [r7, #0]
 80016e2:	f7ff ff9d 	bl	8001620 <u8g2_font_get_byte>
 80016e6:	4603      	mov	r3, r0
 80016e8:	461a      	mov	r2, r3
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	715a      	strb	r2, [r3, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 80016ee:	2106      	movs	r1, #6
 80016f0:	6838      	ldr	r0, [r7, #0]
 80016f2:	f7ff ff95 	bl	8001620 <u8g2_font_get_byte>
 80016f6:	4603      	mov	r3, r0
 80016f8:	461a      	mov	r2, r3
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	719a      	strb	r2, [r3, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 80016fe:	2107      	movs	r1, #7
 8001700:	6838      	ldr	r0, [r7, #0]
 8001702:	f7ff ff8d 	bl	8001620 <u8g2_font_get_byte>
 8001706:	4603      	mov	r3, r0
 8001708:	461a      	mov	r2, r3
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	71da      	strb	r2, [r3, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 800170e:	2108      	movs	r1, #8
 8001710:	6838      	ldr	r0, [r7, #0]
 8001712:	f7ff ff85 	bl	8001620 <u8g2_font_get_byte>
 8001716:	4603      	mov	r3, r0
 8001718:	461a      	mov	r2, r3
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	721a      	strb	r2, [r3, #8]
  
  /* offset 9 */
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 800171e:	2109      	movs	r1, #9
 8001720:	6838      	ldr	r0, [r7, #0]
 8001722:	f7ff ff7d 	bl	8001620 <u8g2_font_get_byte>
 8001726:	4603      	mov	r3, r0
 8001728:	b25a      	sxtb	r2, r3
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	725a      	strb	r2, [r3, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 800172e:	210a      	movs	r1, #10
 8001730:	6838      	ldr	r0, [r7, #0]
 8001732:	f7ff ff75 	bl	8001620 <u8g2_font_get_byte>
 8001736:	4603      	mov	r3, r0
 8001738:	b25a      	sxtb	r2, r3
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	729a      	strb	r2, [r3, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 800173e:	210b      	movs	r1, #11
 8001740:	6838      	ldr	r0, [r7, #0]
 8001742:	f7ff ff6d 	bl	8001620 <u8g2_font_get_byte>
 8001746:	4603      	mov	r3, r0
 8001748:	b25a      	sxtb	r2, r3
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	72da      	strb	r2, [r3, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 800174e:	210c      	movs	r1, #12
 8001750:	6838      	ldr	r0, [r7, #0]
 8001752:	f7ff ff65 	bl	8001620 <u8g2_font_get_byte>
 8001756:	4603      	mov	r3, r0
 8001758:	b25a      	sxtb	r2, r3
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	731a      	strb	r2, [r3, #12]
  
  /* offset 13 */
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 800175e:	210d      	movs	r1, #13
 8001760:	6838      	ldr	r0, [r7, #0]
 8001762:	f7ff ff5d 	bl	8001620 <u8g2_font_get_byte>
 8001766:	4603      	mov	r3, r0
 8001768:	b25a      	sxtb	r2, r3
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	735a      	strb	r2, [r3, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 800176e:	210e      	movs	r1, #14
 8001770:	6838      	ldr	r0, [r7, #0]
 8001772:	f7ff ff55 	bl	8001620 <u8g2_font_get_byte>
 8001776:	4603      	mov	r3, r0
 8001778:	b25a      	sxtb	r2, r3
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	739a      	strb	r2, [r3, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 800177e:	210f      	movs	r1, #15
 8001780:	6838      	ldr	r0, [r7, #0]
 8001782:	f7ff ff4d 	bl	8001620 <u8g2_font_get_byte>
 8001786:	4603      	mov	r3, r0
 8001788:	b25a      	sxtb	r2, r3
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	73da      	strb	r2, [r3, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 800178e:	2110      	movs	r1, #16
 8001790:	6838      	ldr	r0, [r7, #0]
 8001792:	f7ff ff45 	bl	8001620 <u8g2_font_get_byte>
 8001796:	4603      	mov	r3, r0
 8001798:	b25a      	sxtb	r2, r3
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	741a      	strb	r2, [r3, #16]
  
  /* offset 17 */
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 800179e:	2111      	movs	r1, #17
 80017a0:	6838      	ldr	r0, [r7, #0]
 80017a2:	f7ff ff4f 	bl	8001644 <u8g2_font_get_word>
 80017a6:	4603      	mov	r3, r0
 80017a8:	461a      	mov	r2, r3
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	825a      	strh	r2, [r3, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 80017ae:	2113      	movs	r1, #19
 80017b0:	6838      	ldr	r0, [r7, #0]
 80017b2:	f7ff ff47 	bl	8001644 <u8g2_font_get_word>
 80017b6:	4603      	mov	r3, r0
 80017b8:	461a      	mov	r2, r3
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	829a      	strh	r2, [r3, #20]
  
  /* offset 21 */
#ifdef U8G2_WITH_UNICODE
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 80017be:	2115      	movs	r1, #21
 80017c0:	6838      	ldr	r0, [r7, #0]
 80017c2:	f7ff ff3f 	bl	8001644 <u8g2_font_get_word>
 80017c6:	4603      	mov	r3, r0
 80017c8:	461a      	mov	r2, r3
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	82da      	strh	r2, [r3, #22]
#endif
}
 80017ce:	bf00      	nop
 80017d0:	3708      	adds	r7, #8
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}

080017d6 <u8g2_font_decode_get_unsigned_bits>:
/*========================================================================*/
/* glyph handling */

/* optimized */
uint8_t u8g2_font_decode_get_unsigned_bits(u8g2_font_decode_t *f, uint8_t cnt) 
{
 80017d6:	b480      	push	{r7}
 80017d8:	b085      	sub	sp, #20
 80017da:	af00      	add	r7, sp, #0
 80017dc:	6078      	str	r0, [r7, #4]
 80017de:	460b      	mov	r3, r1
 80017e0:	70fb      	strb	r3, [r7, #3]
  uint8_t val;
  uint8_t bit_pos = f->decode_bit_pos;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	7b1b      	ldrb	r3, [r3, #12]
 80017e6:	737b      	strb	r3, [r7, #13]
  uint8_t bit_pos_plus_cnt;
  
  //val = *(f->decode_ptr);
  val = u8x8_pgm_read( f->decode_ptr );  
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	73fb      	strb	r3, [r7, #15]
  
  val >>= bit_pos;
 80017f0:	7bfa      	ldrb	r2, [r7, #15]
 80017f2:	7b7b      	ldrb	r3, [r7, #13]
 80017f4:	fa42 f303 	asr.w	r3, r2, r3
 80017f8:	73fb      	strb	r3, [r7, #15]
  bit_pos_plus_cnt = bit_pos;
 80017fa:	7b7b      	ldrb	r3, [r7, #13]
 80017fc:	73bb      	strb	r3, [r7, #14]
  bit_pos_plus_cnt += cnt;
 80017fe:	7bba      	ldrb	r2, [r7, #14]
 8001800:	78fb      	ldrb	r3, [r7, #3]
 8001802:	4413      	add	r3, r2
 8001804:	73bb      	strb	r3, [r7, #14]
  if ( bit_pos_plus_cnt >= 8 )
 8001806:	7bbb      	ldrb	r3, [r7, #14]
 8001808:	2b07      	cmp	r3, #7
 800180a:	d91a      	bls.n	8001842 <u8g2_font_decode_get_unsigned_bits+0x6c>
  {
    uint8_t s = 8;
 800180c:	2308      	movs	r3, #8
 800180e:	733b      	strb	r3, [r7, #12]
    s -= bit_pos;
 8001810:	7b3a      	ldrb	r2, [r7, #12]
 8001812:	7b7b      	ldrb	r3, [r7, #13]
 8001814:	1ad3      	subs	r3, r2, r3
 8001816:	733b      	strb	r3, [r7, #12]
    f->decode_ptr++;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	1c5a      	adds	r2, r3, #1
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	601a      	str	r2, [r3, #0]
    //val |= *(f->decode_ptr) << (8-bit_pos);
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	461a      	mov	r2, r3
 800182a:	7b3b      	ldrb	r3, [r7, #12]
 800182c:	fa02 f303 	lsl.w	r3, r2, r3
 8001830:	b25a      	sxtb	r2, r3
 8001832:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001836:	4313      	orrs	r3, r2
 8001838:	b25b      	sxtb	r3, r3
 800183a:	73fb      	strb	r3, [r7, #15]
    //bit_pos -= 8;
    bit_pos_plus_cnt -= 8;
 800183c:	7bbb      	ldrb	r3, [r7, #14]
 800183e:	3b08      	subs	r3, #8
 8001840:	73bb      	strb	r3, [r7, #14]
  }
  val &= (1U<<cnt)-1;
 8001842:	78fb      	ldrb	r3, [r7, #3]
 8001844:	f04f 32ff 	mov.w	r2, #4294967295
 8001848:	fa02 f303 	lsl.w	r3, r2, r3
 800184c:	b2db      	uxtb	r3, r3
 800184e:	43db      	mvns	r3, r3
 8001850:	b2da      	uxtb	r2, r3
 8001852:	7bfb      	ldrb	r3, [r7, #15]
 8001854:	4013      	ands	r3, r2
 8001856:	73fb      	strb	r3, [r7, #15]
  //bit_pos += cnt;
  
  f->decode_bit_pos = bit_pos_plus_cnt;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	7bba      	ldrb	r2, [r7, #14]
 800185c:	731a      	strb	r2, [r3, #12]
  return val;
 800185e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001860:	4618      	mov	r0, r3
 8001862:	3714      	adds	r7, #20
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr

0800186c <u8g2_font_decode_get_signed_bits>:
	r = bits(x)+1;

*/
/* optimized */
int8_t u8g2_font_decode_get_signed_bits(u8g2_font_decode_t *f, uint8_t cnt)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b084      	sub	sp, #16
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
 8001874:	460b      	mov	r3, r1
 8001876:	70fb      	strb	r3, [r7, #3]
  int8_t v, d;
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 8001878:	78fb      	ldrb	r3, [r7, #3]
 800187a:	4619      	mov	r1, r3
 800187c:	6878      	ldr	r0, [r7, #4]
 800187e:	f7ff ffaa 	bl	80017d6 <u8g2_font_decode_get_unsigned_bits>
 8001882:	4603      	mov	r3, r0
 8001884:	73fb      	strb	r3, [r7, #15]
  d = 1;
 8001886:	2301      	movs	r3, #1
 8001888:	73bb      	strb	r3, [r7, #14]
  cnt--;
 800188a:	78fb      	ldrb	r3, [r7, #3]
 800188c:	3b01      	subs	r3, #1
 800188e:	70fb      	strb	r3, [r7, #3]
  d <<= cnt;
 8001890:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8001894:	78fb      	ldrb	r3, [r7, #3]
 8001896:	fa02 f303 	lsl.w	r3, r2, r3
 800189a:	73bb      	strb	r3, [r7, #14]
  v -= d;
 800189c:	7bfa      	ldrb	r2, [r7, #15]
 800189e:	7bbb      	ldrb	r3, [r7, #14]
 80018a0:	1ad3      	subs	r3, r2, r3
 80018a2:	b2db      	uxtb	r3, r3
 80018a4:	73fb      	strb	r3, [r7, #15]
  return v;
 80018a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
  //return (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt) - ((1<<cnt)>>1);
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	3710      	adds	r7, #16
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}

080018b2 <u8g2_add_vector_y>:


#ifdef U8G2_WITH_FONT_ROTATION
u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
 80018b2:	b490      	push	{r4, r7}
 80018b4:	b082      	sub	sp, #8
 80018b6:	af00      	add	r7, sp, #0
 80018b8:	4604      	mov	r4, r0
 80018ba:	4608      	mov	r0, r1
 80018bc:	4611      	mov	r1, r2
 80018be:	461a      	mov	r2, r3
 80018c0:	4623      	mov	r3, r4
 80018c2:	80fb      	strh	r3, [r7, #6]
 80018c4:	4603      	mov	r3, r0
 80018c6:	717b      	strb	r3, [r7, #5]
 80018c8:	460b      	mov	r3, r1
 80018ca:	713b      	strb	r3, [r7, #4]
 80018cc:	4613      	mov	r3, r2
 80018ce:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 80018d0:	78fb      	ldrb	r3, [r7, #3]
 80018d2:	2b02      	cmp	r3, #2
 80018d4:	d014      	beq.n	8001900 <u8g2_add_vector_y+0x4e>
 80018d6:	2b02      	cmp	r3, #2
 80018d8:	dc19      	bgt.n	800190e <u8g2_add_vector_y+0x5c>
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d002      	beq.n	80018e4 <u8g2_add_vector_y+0x32>
 80018de:	2b01      	cmp	r3, #1
 80018e0:	d007      	beq.n	80018f2 <u8g2_add_vector_y+0x40>
 80018e2:	e014      	b.n	800190e <u8g2_add_vector_y+0x5c>
  {
    case 0:
      dy += y;
 80018e4:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80018e8:	b29a      	uxth	r2, r3
 80018ea:	88fb      	ldrh	r3, [r7, #6]
 80018ec:	4413      	add	r3, r2
 80018ee:	80fb      	strh	r3, [r7, #6]
      break;
 80018f0:	e014      	b.n	800191c <u8g2_add_vector_y+0x6a>
    case 1:
      dy += x;
 80018f2:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80018f6:	b29a      	uxth	r2, r3
 80018f8:	88fb      	ldrh	r3, [r7, #6]
 80018fa:	4413      	add	r3, r2
 80018fc:	80fb      	strh	r3, [r7, #6]
      break;
 80018fe:	e00d      	b.n	800191c <u8g2_add_vector_y+0x6a>
    case 2:
      dy -= y;
 8001900:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001904:	b29b      	uxth	r3, r3
 8001906:	88fa      	ldrh	r2, [r7, #6]
 8001908:	1ad3      	subs	r3, r2, r3
 800190a:	80fb      	strh	r3, [r7, #6]
      break;
 800190c:	e006      	b.n	800191c <u8g2_add_vector_y+0x6a>
    default:
      dy -= x;
 800190e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001912:	b29b      	uxth	r3, r3
 8001914:	88fa      	ldrh	r2, [r7, #6]
 8001916:	1ad3      	subs	r3, r2, r3
 8001918:	80fb      	strh	r3, [r7, #6]
      break;      
 800191a:	bf00      	nop
  }
  return dy;
 800191c:	88fb      	ldrh	r3, [r7, #6]
}
 800191e:	4618      	mov	r0, r3
 8001920:	3708      	adds	r7, #8
 8001922:	46bd      	mov	sp, r7
 8001924:	bc90      	pop	{r4, r7}
 8001926:	4770      	bx	lr

08001928 <u8g2_add_vector_x>:

u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
 8001928:	b490      	push	{r4, r7}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	4604      	mov	r4, r0
 8001930:	4608      	mov	r0, r1
 8001932:	4611      	mov	r1, r2
 8001934:	461a      	mov	r2, r3
 8001936:	4623      	mov	r3, r4
 8001938:	80fb      	strh	r3, [r7, #6]
 800193a:	4603      	mov	r3, r0
 800193c:	717b      	strb	r3, [r7, #5]
 800193e:	460b      	mov	r3, r1
 8001940:	713b      	strb	r3, [r7, #4]
 8001942:	4613      	mov	r3, r2
 8001944:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 8001946:	78fb      	ldrb	r3, [r7, #3]
 8001948:	2b02      	cmp	r3, #2
 800194a:	d014      	beq.n	8001976 <u8g2_add_vector_x+0x4e>
 800194c:	2b02      	cmp	r3, #2
 800194e:	dc19      	bgt.n	8001984 <u8g2_add_vector_x+0x5c>
 8001950:	2b00      	cmp	r3, #0
 8001952:	d002      	beq.n	800195a <u8g2_add_vector_x+0x32>
 8001954:	2b01      	cmp	r3, #1
 8001956:	d007      	beq.n	8001968 <u8g2_add_vector_x+0x40>
 8001958:	e014      	b.n	8001984 <u8g2_add_vector_x+0x5c>
  {
    case 0:
      dx += x;
 800195a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800195e:	b29a      	uxth	r2, r3
 8001960:	88fb      	ldrh	r3, [r7, #6]
 8001962:	4413      	add	r3, r2
 8001964:	80fb      	strh	r3, [r7, #6]
      break;
 8001966:	e014      	b.n	8001992 <u8g2_add_vector_x+0x6a>
    case 1:
      dx -= y;
 8001968:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800196c:	b29b      	uxth	r3, r3
 800196e:	88fa      	ldrh	r2, [r7, #6]
 8001970:	1ad3      	subs	r3, r2, r3
 8001972:	80fb      	strh	r3, [r7, #6]
      break;
 8001974:	e00d      	b.n	8001992 <u8g2_add_vector_x+0x6a>
    case 2:
      dx -= x;
 8001976:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800197a:	b29b      	uxth	r3, r3
 800197c:	88fa      	ldrh	r2, [r7, #6]
 800197e:	1ad3      	subs	r3, r2, r3
 8001980:	80fb      	strh	r3, [r7, #6]
      break;
 8001982:	e006      	b.n	8001992 <u8g2_add_vector_x+0x6a>
    default:
      dx += y;
 8001984:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001988:	b29a      	uxth	r2, r3
 800198a:	88fb      	ldrh	r3, [r7, #6]
 800198c:	4413      	add	r3, r2
 800198e:	80fb      	strh	r3, [r7, #6]
      break;      
 8001990:	bf00      	nop
  }
  return dx;
 8001992:	88fb      	ldrh	r3, [r7, #6]
}
 8001994:	4618      	mov	r0, r3
 8001996:	3708      	adds	r7, #8
 8001998:	46bd      	mov	sp, r7
 800199a:	bc90      	pop	{r4, r7}
 800199c:	4770      	bx	lr

0800199e <u8g2_font_decode_len>:
  Called by:
    u8g2_font_decode_glyph()
*/
/* optimized */
void u8g2_font_decode_len(u8g2_t *u8g2, uint8_t len, uint8_t is_foreground)
{
 800199e:	b580      	push	{r7, lr}
 80019a0:	b088      	sub	sp, #32
 80019a2:	af02      	add	r7, sp, #8
 80019a4:	6078      	str	r0, [r7, #4]
 80019a6:	460b      	mov	r3, r1
 80019a8:	70fb      	strb	r3, [r7, #3]
 80019aa:	4613      	mov	r3, r2
 80019ac:	70bb      	strb	r3, [r7, #2]
  uint8_t lx,ly;
  
  /* target position on the screen */
  u8g2_uint_t x, y;
  
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	3360      	adds	r3, #96	@ 0x60
 80019b2:	613b      	str	r3, [r7, #16]
  
  cnt = len;
 80019b4:	78fb      	ldrb	r3, [r7, #3]
 80019b6:	75fb      	strb	r3, [r7, #23]
  
  /* get the local position */
  lx = decode->x;
 80019b8:	693b      	ldr	r3, [r7, #16]
 80019ba:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80019be:	757b      	strb	r3, [r7, #21]
  ly = decode->y;
 80019c0:	693b      	ldr	r3, [r7, #16]
 80019c2:	f993 3009 	ldrsb.w	r3, [r3, #9]
 80019c6:	753b      	strb	r3, [r7, #20]
  
  for(;;)
  {
    /* calculate the number of pixel to the right edge of the glyph */
    rem = decode->glyph_width;
 80019c8:	693b      	ldr	r3, [r7, #16]
 80019ca:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80019ce:	73fb      	strb	r3, [r7, #15]
    rem -= lx;
 80019d0:	7bfa      	ldrb	r2, [r7, #15]
 80019d2:	7d7b      	ldrb	r3, [r7, #21]
 80019d4:	1ad3      	subs	r3, r2, r3
 80019d6:	73fb      	strb	r3, [r7, #15]
    
    /* calculate how many pixel to draw. This is either to the right edge */
    /* or lesser, if not enough pixel are left */
    current = rem;
 80019d8:	7bfb      	ldrb	r3, [r7, #15]
 80019da:	75bb      	strb	r3, [r7, #22]
    if ( cnt < rem )
 80019dc:	7dfa      	ldrb	r2, [r7, #23]
 80019de:	7bfb      	ldrb	r3, [r7, #15]
 80019e0:	429a      	cmp	r2, r3
 80019e2:	d201      	bcs.n	80019e8 <u8g2_font_decode_len+0x4a>
      current = cnt;
 80019e4:	7dfb      	ldrb	r3, [r7, #23]
 80019e6:	75bb      	strb	r3, [r7, #22]
    
    /* now draw the line, but apply the rotation around the glyph target position */
    //u8g2_font_decode_draw_pixel(u8g2, lx,ly,current, is_foreground);

    /* get target position */
    x = decode->target_x;
 80019e8:	693b      	ldr	r3, [r7, #16]
 80019ea:	889b      	ldrh	r3, [r3, #4]
 80019ec:	81bb      	strh	r3, [r7, #12]
    y = decode->target_y;
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	88db      	ldrh	r3, [r3, #6]
 80019f2:	817b      	strh	r3, [r7, #10]

    /* apply rotation */
#ifdef U8G2_WITH_FONT_ROTATION
    
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 80019f4:	f997 1015 	ldrsb.w	r1, [r7, #21]
 80019f8:	f997 2014 	ldrsb.w	r2, [r7, #20]
 80019fc:	693b      	ldr	r3, [r7, #16]
 80019fe:	7c1b      	ldrb	r3, [r3, #16]
 8001a00:	89b8      	ldrh	r0, [r7, #12]
 8001a02:	f7ff ff91 	bl	8001928 <u8g2_add_vector_x>
 8001a06:	4603      	mov	r3, r0
 8001a08:	81bb      	strh	r3, [r7, #12]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 8001a0a:	f997 1015 	ldrsb.w	r1, [r7, #21]
 8001a0e:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8001a12:	693b      	ldr	r3, [r7, #16]
 8001a14:	7c1b      	ldrb	r3, [r3, #16]
 8001a16:	8978      	ldrh	r0, [r7, #10]
 8001a18:	f7ff ff4b 	bl	80018b2 <u8g2_add_vector_y>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	817b      	strh	r3, [r7, #10]
    x += lx;
    y += ly;
#endif
    
    /* draw foreground and background (if required) */
    if ( is_foreground )
 8001a20:	78bb      	ldrb	r3, [r7, #2]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d010      	beq.n	8001a48 <u8g2_font_decode_len+0xaa>
    {
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	7b9a      	ldrb	r2, [r3, #14]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, 
 8001a30:	7dbb      	ldrb	r3, [r7, #22]
 8001a32:	b298      	uxth	r0, r3
 8001a34:	693b      	ldr	r3, [r7, #16]
 8001a36:	7c1b      	ldrb	r3, [r3, #16]
 8001a38:	897a      	ldrh	r2, [r7, #10]
 8001a3a:	89b9      	ldrh	r1, [r7, #12]
 8001a3c:	9300      	str	r3, [sp, #0]
 8001a3e:	4603      	mov	r3, r0
 8001a40:	6878      	ldr	r0, [r7, #4]
 8001a42:	f000 fcb2 	bl	80023aa <u8g2_DrawHVLine>
 8001a46:	e013      	b.n	8001a70 <u8g2_font_decode_len+0xd2>
#else
	0
#endif
      );
    }
    else if ( decode->is_transparent == 0 )    
 8001a48:	693b      	ldr	r3, [r7, #16]
 8001a4a:	7b5b      	ldrb	r3, [r3, #13]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d10f      	bne.n	8001a70 <u8g2_font_decode_len+0xd2>
    {
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	7bda      	ldrb	r2, [r3, #15]
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, 
 8001a5a:	7dbb      	ldrb	r3, [r7, #22]
 8001a5c:	b298      	uxth	r0, r3
 8001a5e:	693b      	ldr	r3, [r7, #16]
 8001a60:	7c1b      	ldrb	r3, [r3, #16]
 8001a62:	897a      	ldrh	r2, [r7, #10]
 8001a64:	89b9      	ldrh	r1, [r7, #12]
 8001a66:	9300      	str	r3, [sp, #0]
 8001a68:	4603      	mov	r3, r0
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f000 fc9d 	bl	80023aa <u8g2_DrawHVLine>
#endif
      );   
    }
    
    /* check, whether the end of the run length code has been reached */
    if ( cnt < rem )
 8001a70:	7dfa      	ldrb	r2, [r7, #23]
 8001a72:	7bfb      	ldrb	r3, [r7, #15]
 8001a74:	429a      	cmp	r2, r3
 8001a76:	d309      	bcc.n	8001a8c <u8g2_font_decode_len+0xee>
      break;
    cnt -= rem;
 8001a78:	7dfa      	ldrb	r2, [r7, #23]
 8001a7a:	7bfb      	ldrb	r3, [r7, #15]
 8001a7c:	1ad3      	subs	r3, r2, r3
 8001a7e:	75fb      	strb	r3, [r7, #23]
    lx = 0;
 8001a80:	2300      	movs	r3, #0
 8001a82:	757b      	strb	r3, [r7, #21]
    ly++;
 8001a84:	7d3b      	ldrb	r3, [r7, #20]
 8001a86:	3301      	adds	r3, #1
 8001a88:	753b      	strb	r3, [r7, #20]
    rem = decode->glyph_width;
 8001a8a:	e79d      	b.n	80019c8 <u8g2_font_decode_len+0x2a>
      break;
 8001a8c:	bf00      	nop
  }
  lx += cnt;
 8001a8e:	7d7a      	ldrb	r2, [r7, #21]
 8001a90:	7dfb      	ldrb	r3, [r7, #23]
 8001a92:	4413      	add	r3, r2
 8001a94:	757b      	strb	r3, [r7, #21]
  
  decode->x = lx;
 8001a96:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8001a9a:	693b      	ldr	r3, [r7, #16]
 8001a9c:	721a      	strb	r2, [r3, #8]
  decode->y = ly;  
 8001a9e:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8001aa2:	693b      	ldr	r3, [r7, #16]
 8001aa4:	725a      	strb	r2, [r3, #9]
}
 8001aa6:	bf00      	nop
 8001aa8:	3718      	adds	r7, #24
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}

08001aae <u8g2_font_setup_decode>:
  
}


static void u8g2_font_setup_decode(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8001aae:	b580      	push	{r7, lr}
 8001ab0:	b084      	sub	sp, #16
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	6078      	str	r0, [r7, #4]
 8001ab6:	6039      	str	r1, [r7, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	3360      	adds	r3, #96	@ 0x60
 8001abc:	60fb      	str	r3, [r7, #12]
  decode->decode_ptr = glyph_data;
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	683a      	ldr	r2, [r7, #0]
 8001ac2:	601a      	str	r2, [r3, #0]
  decode->decode_bit_pos = 0;
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	731a      	strb	r2, [r3, #12]
  /*
  decode->decode_ptr += 1;
  decode->decode_ptr += 1;
  */
  
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	68f8      	ldr	r0, [r7, #12]
 8001ad4:	f7ff fe7f 	bl	80017d6 <u8g2_font_decode_get_unsigned_bits>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	b25a      	sxtb	r2, r3
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	729a      	strb	r2, [r3, #10]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	f893 3079 	ldrb.w	r3, [r3, #121]	@ 0x79
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	68f8      	ldr	r0, [r7, #12]
 8001aea:	f7ff fe74 	bl	80017d6 <u8g2_font_decode_get_unsigned_bits>
 8001aee:	4603      	mov	r3, r0
 8001af0:	b25a      	sxtb	r2, r3
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	72da      	strb	r2, [r3, #11]
  
  decode->fg_color = u8g2->draw_color;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	f893 2092 	ldrb.w	r2, [r3, #146]	@ 0x92
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	739a      	strb	r2, [r3, #14]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	7b9b      	ldrb	r3, [r3, #14]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	bf0c      	ite	eq
 8001b08:	2301      	moveq	r3, #1
 8001b0a:	2300      	movne	r3, #0
 8001b0c:	b2db      	uxtb	r3, r3
 8001b0e:	461a      	mov	r2, r3
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	73da      	strb	r2, [r3, #15]
}
 8001b14:	bf00      	nop
 8001b16:	3710      	adds	r7, #16
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}

08001b1c <u8g2_font_decode_glyph>:
  Calls:
    u8g2_font_decode_len()
*/
/* optimized */
int8_t u8g2_font_decode_glyph(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b08a      	sub	sp, #40	@ 0x28
 8001b20:	af02      	add	r7, sp, #8
 8001b22:	6078      	str	r0, [r7, #4]
 8001b24:	6039      	str	r1, [r7, #0]
  uint8_t a, b;
  int8_t x, y;
  int8_t d;
  int8_t h;
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	3360      	adds	r3, #96	@ 0x60
 8001b2a:	617b      	str	r3, [r7, #20]
    
  u8g2_font_setup_decode(u8g2, glyph_data);     /* set values in u8g2->font_decode data structure */
 8001b2c:	6839      	ldr	r1, [r7, #0]
 8001b2e:	6878      	ldr	r0, [r7, #4]
 8001b30:	f7ff ffbd 	bl	8001aae <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 8001b3a:	74fb      	strb	r3, [r7, #19]
  
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	f893 307a 	ldrb.w	r3, [r3, #122]	@ 0x7a
 8001b42:	4619      	mov	r1, r3
 8001b44:	6978      	ldr	r0, [r7, #20]
 8001b46:	f7ff fe91 	bl	800186c <u8g2_font_decode_get_signed_bits>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	74bb      	strb	r3, [r7, #18]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	f893 307b 	ldrb.w	r3, [r3, #123]	@ 0x7b
 8001b54:	4619      	mov	r1, r3
 8001b56:	6978      	ldr	r0, [r7, #20]
 8001b58:	f7ff fe88 	bl	800186c <u8g2_font_decode_get_signed_bits>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	747b      	strb	r3, [r7, #17]
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8001b66:	4619      	mov	r1, r3
 8001b68:	6978      	ldr	r0, [r7, #20]
 8001b6a:	f7ff fe7f 	bl	800186c <u8g2_font_decode_get_signed_bits>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	743b      	strb	r3, [r7, #16]
  
  if ( decode->glyph_width > 0 )
 8001b72:	697b      	ldr	r3, [r7, #20]
 8001b74:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	f340 80d7 	ble.w	8001d2c <u8g2_font_decode_glyph+0x210>
  {
#ifdef U8G2_WITH_FONT_ROTATION
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 8001b7e:	697b      	ldr	r3, [r7, #20]
 8001b80:	8898      	ldrh	r0, [r3, #4]
 8001b82:	7cfa      	ldrb	r2, [r7, #19]
 8001b84:	7c7b      	ldrb	r3, [r7, #17]
 8001b86:	4413      	add	r3, r2
 8001b88:	b2db      	uxtb	r3, r3
 8001b8a:	425b      	negs	r3, r3
 8001b8c:	b2db      	uxtb	r3, r3
 8001b8e:	b25a      	sxtb	r2, r3
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	7c1b      	ldrb	r3, [r3, #16]
 8001b94:	f997 1012 	ldrsb.w	r1, [r7, #18]
 8001b98:	f7ff fec6 	bl	8001928 <u8g2_add_vector_x>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	461a      	mov	r2, r3
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	809a      	strh	r2, [r3, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	88d8      	ldrh	r0, [r3, #6]
 8001ba8:	7cfa      	ldrb	r2, [r7, #19]
 8001baa:	7c7b      	ldrb	r3, [r7, #17]
 8001bac:	4413      	add	r3, r2
 8001bae:	b2db      	uxtb	r3, r3
 8001bb0:	425b      	negs	r3, r3
 8001bb2:	b2db      	uxtb	r3, r3
 8001bb4:	b25a      	sxtb	r2, r3
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	7c1b      	ldrb	r3, [r3, #16]
 8001bba:	f997 1012 	ldrsb.w	r1, [r7, #18]
 8001bbe:	f7ff fe78 	bl	80018b2 <u8g2_add_vector_y>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	80da      	strh	r2, [r3, #6]
    //u8g2_add_vector(&(decode->target_x), &(decode->target_y), x, -(h+y), decode->dir);

#ifdef U8G2_WITH_INTERSECTION
    {
      u8g2_uint_t x0, x1, y0, y1;
      x0 = decode->target_x;
 8001bca:	697b      	ldr	r3, [r7, #20]
 8001bcc:	889b      	ldrh	r3, [r3, #4]
 8001bce:	83fb      	strh	r3, [r7, #30]
      y0 = decode->target_y;
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	88db      	ldrh	r3, [r3, #6]
 8001bd4:	837b      	strh	r3, [r7, #26]
      x1 = x0;
 8001bd6:	8bfb      	ldrh	r3, [r7, #30]
 8001bd8:	83bb      	strh	r3, [r7, #28]
      y1 = y0;
 8001bda:	8b7b      	ldrh	r3, [r7, #26]
 8001bdc:	833b      	strh	r3, [r7, #24]
      
#ifdef U8G2_WITH_FONT_ROTATION
      switch(decode->dir)
 8001bde:	697b      	ldr	r3, [r7, #20]
 8001be0:	7c1b      	ldrb	r3, [r3, #16]
 8001be2:	2b03      	cmp	r3, #3
 8001be4:	d85a      	bhi.n	8001c9c <u8g2_font_decode_glyph+0x180>
 8001be6:	a201      	add	r2, pc, #4	@ (adr r2, 8001bec <u8g2_font_decode_glyph+0xd0>)
 8001be8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bec:	08001bfd 	.word	0x08001bfd
 8001bf0:	08001c19 	.word	0x08001c19
 8001bf4:	08001c41 	.word	0x08001c41
 8001bf8:	08001c75 	.word	0x08001c75
      {
	case 0:
	    x1 += decode->glyph_width;
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001c02:	b29a      	uxth	r2, r3
 8001c04:	8bbb      	ldrh	r3, [r7, #28]
 8001c06:	4413      	add	r3, r2
 8001c08:	83bb      	strh	r3, [r7, #28]
	    y1 += h;
 8001c0a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001c0e:	b29a      	uxth	r2, r3
 8001c10:	8b3b      	ldrh	r3, [r7, #24]
 8001c12:	4413      	add	r3, r2
 8001c14:	833b      	strh	r3, [r7, #24]
	    break;
 8001c16:	e041      	b.n	8001c9c <u8g2_font_decode_glyph+0x180>
	case 1:
	    x0 -= h;
 8001c18:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001c1c:	b29b      	uxth	r3, r3
 8001c1e:	8bfa      	ldrh	r2, [r7, #30]
 8001c20:	1ad3      	subs	r3, r2, r3
 8001c22:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8001c24:	8bfb      	ldrh	r3, [r7, #30]
 8001c26:	3301      	adds	r3, #1
 8001c28:	83fb      	strh	r3, [r7, #30]
	    x1++;
 8001c2a:	8bbb      	ldrh	r3, [r7, #28]
 8001c2c:	3301      	adds	r3, #1
 8001c2e:	83bb      	strh	r3, [r7, #28]
	    y1 += decode->glyph_width;
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001c36:	b29a      	uxth	r2, r3
 8001c38:	8b3b      	ldrh	r3, [r7, #24]
 8001c3a:	4413      	add	r3, r2
 8001c3c:	833b      	strh	r3, [r7, #24]
	    break;
 8001c3e:	e02d      	b.n	8001c9c <u8g2_font_decode_glyph+0x180>
	case 2:
	    x0 -= decode->glyph_width;
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001c46:	b29b      	uxth	r3, r3
 8001c48:	8bfa      	ldrh	r2, [r7, #30]
 8001c4a:	1ad3      	subs	r3, r2, r3
 8001c4c:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8001c4e:	8bfb      	ldrh	r3, [r7, #30]
 8001c50:	3301      	adds	r3, #1
 8001c52:	83fb      	strh	r3, [r7, #30]
	    x1++;
 8001c54:	8bbb      	ldrh	r3, [r7, #28]
 8001c56:	3301      	adds	r3, #1
 8001c58:	83bb      	strh	r3, [r7, #28]
	    y0 -= h;
 8001c5a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001c5e:	b29b      	uxth	r3, r3
 8001c60:	8b7a      	ldrh	r2, [r7, #26]
 8001c62:	1ad3      	subs	r3, r2, r3
 8001c64:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8001c66:	8b7b      	ldrh	r3, [r7, #26]
 8001c68:	3301      	adds	r3, #1
 8001c6a:	837b      	strh	r3, [r7, #26]
	    y1++;
 8001c6c:	8b3b      	ldrh	r3, [r7, #24]
 8001c6e:	3301      	adds	r3, #1
 8001c70:	833b      	strh	r3, [r7, #24]
	    break;	  
 8001c72:	e013      	b.n	8001c9c <u8g2_font_decode_glyph+0x180>
	case 3:
	    x1 += h;
 8001c74:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001c78:	b29a      	uxth	r2, r3
 8001c7a:	8bbb      	ldrh	r3, [r7, #28]
 8001c7c:	4413      	add	r3, r2
 8001c7e:	83bb      	strh	r3, [r7, #28]
	    y0 -= decode->glyph_width;
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001c86:	b29b      	uxth	r3, r3
 8001c88:	8b7a      	ldrh	r2, [r7, #26]
 8001c8a:	1ad3      	subs	r3, r2, r3
 8001c8c:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8001c8e:	8b7b      	ldrh	r3, [r7, #26]
 8001c90:	3301      	adds	r3, #1
 8001c92:	837b      	strh	r3, [r7, #26]
	    y1++;
 8001c94:	8b3b      	ldrh	r3, [r7, #24]
 8001c96:	3301      	adds	r3, #1
 8001c98:	833b      	strh	r3, [r7, #24]
	    break;	  
 8001c9a:	bf00      	nop
#else /* U8G2_WITH_FONT_ROTATION */
      x1 += decode->glyph_width;
      y1 += h;      
#endif
      
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 8001c9c:	8bb8      	ldrh	r0, [r7, #28]
 8001c9e:	8b7a      	ldrh	r2, [r7, #26]
 8001ca0:	8bf9      	ldrh	r1, [r7, #30]
 8001ca2:	8b3b      	ldrh	r3, [r7, #24]
 8001ca4:	9300      	str	r3, [sp, #0]
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	6878      	ldr	r0, [r7, #4]
 8001caa:	f000 fc3c 	bl	8002526 <u8g2_IsIntersection>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d102      	bne.n	8001cba <u8g2_font_decode_glyph+0x19e>
	return d;
 8001cb4:	f997 3010 	ldrsb.w	r3, [r7, #16]
 8001cb8:	e03a      	b.n	8001d30 <u8g2_font_decode_glyph+0x214>
    }
#endif /* U8G2_WITH_INTERSECTION */
   
    /* reset local x/y position */
    decode->x = 0;
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	721a      	strb	r2, [r3, #8]
    decode->y = 0;
 8001cc0:	697b      	ldr	r3, [r7, #20]
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	725a      	strb	r2, [r3, #9]
    
    /* decode glyph */
    for(;;)
    {
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 8001ccc:	4619      	mov	r1, r3
 8001cce:	6978      	ldr	r0, [r7, #20]
 8001cd0:	f7ff fd81 	bl	80017d6 <u8g2_font_decode_get_unsigned_bits>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	73fb      	strb	r3, [r7, #15]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
 8001cde:	4619      	mov	r1, r3
 8001ce0:	6978      	ldr	r0, [r7, #20]
 8001ce2:	f7ff fd78 	bl	80017d6 <u8g2_font_decode_get_unsigned_bits>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	73bb      	strb	r3, [r7, #14]
      do
      {
	u8g2_font_decode_len(u8g2, a, 0);
 8001cea:	7bfb      	ldrb	r3, [r7, #15]
 8001cec:	2200      	movs	r2, #0
 8001cee:	4619      	mov	r1, r3
 8001cf0:	6878      	ldr	r0, [r7, #4]
 8001cf2:	f7ff fe54 	bl	800199e <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 8001cf6:	7bbb      	ldrb	r3, [r7, #14]
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	6878      	ldr	r0, [r7, #4]
 8001cfe:	f7ff fe4e 	bl	800199e <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 8001d02:	2101      	movs	r1, #1
 8001d04:	6978      	ldr	r0, [r7, #20]
 8001d06:	f7ff fd66 	bl	80017d6 <u8g2_font_decode_get_unsigned_bits>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d1ec      	bne.n	8001cea <u8g2_font_decode_glyph+0x1ce>

      if ( decode->y >= h )
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8001d16:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8001d1a:	429a      	cmp	r2, r3
 8001d1c:	dd00      	ble.n	8001d20 <u8g2_font_decode_glyph+0x204>
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8001d1e:	e7d2      	b.n	8001cc6 <u8g2_font_decode_glyph+0x1aa>
	break;
 8001d20:	bf00      	nop
    }
    
    /* restore the u8g2 draw color, because this is modified by the decode algo */
    u8g2->draw_color = decode->fg_color;
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	7b9a      	ldrb	r2, [r3, #14]
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
  }
  return d;
 8001d2c:	f997 3010 	ldrsb.w	r3, [r7, #16]
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	3720      	adds	r7, #32
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}

08001d38 <u8g2_font_get_glyph_data>:
    encoding: Encoding (ASCII or Unicode) of the glyph
  Return:
    Address of the glyph data or NULL, if the encoding is not avialable in the font.
*/
const uint8_t *u8g2_font_get_glyph_data(u8g2_t *u8g2, uint16_t encoding)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b086      	sub	sp, #24
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
 8001d40:	460b      	mov	r3, r1
 8001d42:	807b      	strh	r3, [r7, #2]
  const uint8_t *font = u8g2->font;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d48:	617b      	str	r3, [r7, #20]
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 8001d4a:	697b      	ldr	r3, [r7, #20]
 8001d4c:	3317      	adds	r3, #23
 8001d4e:	617b      	str	r3, [r7, #20]

  
  if ( encoding <= 255 )
 8001d50:	887b      	ldrh	r3, [r7, #2]
 8001d52:	2bff      	cmp	r3, #255	@ 0xff
 8001d54:	d82a      	bhi.n	8001dac <u8g2_font_get_glyph_data+0x74>
  {
    if ( encoding >= 'a' )
 8001d56:	887b      	ldrh	r3, [r7, #2]
 8001d58:	2b60      	cmp	r3, #96	@ 0x60
 8001d5a:	d907      	bls.n	8001d6c <u8g2_font_get_glyph_data+0x34>
    {
      font += u8g2->font_info.start_pos_lower_a;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 8001d62:	461a      	mov	r2, r3
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	4413      	add	r3, r2
 8001d68:	617b      	str	r3, [r7, #20]
 8001d6a:	e009      	b.n	8001d80 <u8g2_font_get_glyph_data+0x48>
    }
    else if ( encoding >= 'A' )
 8001d6c:	887b      	ldrh	r3, [r7, #2]
 8001d6e:	2b40      	cmp	r3, #64	@ 0x40
 8001d70:	d906      	bls.n	8001d80 <u8g2_font_get_glyph_data+0x48>
    {
      font += u8g2->font_info.start_pos_upper_A;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 8001d78:	461a      	mov	r2, r3
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	4413      	add	r3, r2
 8001d7e:	617b      	str	r3, [r7, #20]
    }
    
    for(;;)
    {
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	3301      	adds	r3, #1
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d04e      	beq.n	8001e28 <u8g2_font_get_glyph_data+0xf0>
	break;
      if ( u8x8_pgm_read( font ) == encoding )
 8001d8a:	697b      	ldr	r3, [r7, #20]
 8001d8c:	781b      	ldrb	r3, [r3, #0]
 8001d8e:	461a      	mov	r2, r3
 8001d90:	887b      	ldrh	r3, [r7, #2]
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d102      	bne.n	8001d9c <u8g2_font_get_glyph_data+0x64>
      {
	return font+2;	/* skip encoding and glyph size */
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	3302      	adds	r3, #2
 8001d9a:	e049      	b.n	8001e30 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 1 );
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	3301      	adds	r3, #1
 8001da0:	781b      	ldrb	r3, [r3, #0]
 8001da2:	461a      	mov	r2, r3
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	4413      	add	r3, r2
 8001da8:	617b      	str	r3, [r7, #20]
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8001daa:	e7e9      	b.n	8001d80 <u8g2_font_get_glyph_data+0x48>
//	font = u8g2->last_font_data;
//    }
//    else
//#endif 

    font += u8g2->font_info.start_pos_unicode;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8001db2:	461a      	mov	r2, r3
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	4413      	add	r3, r2
 8001db8:	617b      	str	r3, [r7, #20]
    unicode_lookup_table = font; 
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	613b      	str	r3, [r7, #16]
  
    /* issue 596: search for the glyph start in the unicode lookup table */
    do
    {
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 8001dbe:	2100      	movs	r1, #0
 8001dc0:	6938      	ldr	r0, [r7, #16]
 8001dc2:	f7ff fc3f 	bl	8001644 <u8g2_font_get_word>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	461a      	mov	r2, r3
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	4413      	add	r3, r2
 8001dce:	617b      	str	r3, [r7, #20]
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 8001dd0:	2102      	movs	r1, #2
 8001dd2:	6938      	ldr	r0, [r7, #16]
 8001dd4:	f7ff fc36 	bl	8001644 <u8g2_font_get_word>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	81fb      	strh	r3, [r7, #14]
      unicode_lookup_table+=4;
 8001ddc:	693b      	ldr	r3, [r7, #16]
 8001dde:	3304      	adds	r3, #4
 8001de0:	613b      	str	r3, [r7, #16]
    } while( e < encoding );
 8001de2:	89fa      	ldrh	r2, [r7, #14]
 8001de4:	887b      	ldrh	r3, [r7, #2]
 8001de6:	429a      	cmp	r2, r3
 8001de8:	d3e9      	bcc.n	8001dbe <u8g2_font_get_glyph_data+0x86>
    
  
    for(;;)
    {
      e = u8x8_pgm_read( font );
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	81fb      	strh	r3, [r7, #14]
      e <<= 8;
 8001df0:	89fb      	ldrh	r3, [r7, #14]
 8001df2:	021b      	lsls	r3, r3, #8
 8001df4:	81fb      	strh	r3, [r7, #14]
      e |= u8x8_pgm_read( font + 1 );
 8001df6:	697b      	ldr	r3, [r7, #20]
 8001df8:	3301      	adds	r3, #1
 8001dfa:	781b      	ldrb	r3, [r3, #0]
 8001dfc:	461a      	mov	r2, r3
 8001dfe:	89fb      	ldrh	r3, [r7, #14]
 8001e00:	4313      	orrs	r3, r2
 8001e02:	81fb      	strh	r3, [r7, #14]
//#ifdef  __unix__
//      if ( encoding < e )
//        break;
//#endif 

      if ( e == 0 )
 8001e04:	89fb      	ldrh	r3, [r7, #14]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d010      	beq.n	8001e2c <u8g2_font_get_glyph_data+0xf4>
	break;
  
      if ( e == encoding )
 8001e0a:	89fa      	ldrh	r2, [r7, #14]
 8001e0c:	887b      	ldrh	r3, [r7, #2]
 8001e0e:	429a      	cmp	r2, r3
 8001e10:	d102      	bne.n	8001e18 <u8g2_font_get_glyph_data+0xe0>
// removed, there is now the new index table
//#ifdef  __unix__
//	u8g2->last_font_data = font;
//	u8g2->last_unicode = encoding;
//#endif 
	return font+3;	/* skip encoding and glyph size */
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	3303      	adds	r3, #3
 8001e16:	e00b      	b.n	8001e30 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 2 );
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	3302      	adds	r3, #2
 8001e1c:	781b      	ldrb	r3, [r3, #0]
 8001e1e:	461a      	mov	r2, r3
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	4413      	add	r3, r2
 8001e24:	617b      	str	r3, [r7, #20]
      e = u8x8_pgm_read( font );
 8001e26:	e7e0      	b.n	8001dea <u8g2_font_get_glyph_data+0xb2>
	break;
 8001e28:	bf00      	nop
 8001e2a:	e000      	b.n	8001e2e <u8g2_font_get_glyph_data+0xf6>
	break;
 8001e2c:	bf00      	nop
    }  
  }
#endif
  
  return NULL;
 8001e2e:	2300      	movs	r3, #0
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	3718      	adds	r7, #24
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}

08001e38 <u8g2_font_draw_glyph>:

static u8g2_uint_t u8g2_font_draw_glyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b086      	sub	sp, #24
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	60f8      	str	r0, [r7, #12]
 8001e40:	4608      	mov	r0, r1
 8001e42:	4611      	mov	r1, r2
 8001e44:	461a      	mov	r2, r3
 8001e46:	4603      	mov	r3, r0
 8001e48:	817b      	strh	r3, [r7, #10]
 8001e4a:	460b      	mov	r3, r1
 8001e4c:	813b      	strh	r3, [r7, #8]
 8001e4e:	4613      	mov	r3, r2
 8001e50:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t dx = 0;
 8001e52:	2300      	movs	r3, #0
 8001e54:	82fb      	strh	r3, [r7, #22]
  u8g2->font_decode.target_x = x;
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	897a      	ldrh	r2, [r7, #10]
 8001e5a:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
  u8g2->font_decode.target_y = y;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	893a      	ldrh	r2, [r7, #8]
 8001e62:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  //u8g2->font_decode.is_transparent = is_transparent; this is already set
  //u8g2->font_decode.dir = dir;
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 8001e66:	88fb      	ldrh	r3, [r7, #6]
 8001e68:	4619      	mov	r1, r3
 8001e6a:	68f8      	ldr	r0, [r7, #12]
 8001e6c:	f7ff ff64 	bl	8001d38 <u8g2_font_get_glyph_data>
 8001e70:	6138      	str	r0, [r7, #16]
  if ( glyph_data != NULL )
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d005      	beq.n	8001e84 <u8g2_font_draw_glyph+0x4c>
  {
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 8001e78:	6939      	ldr	r1, [r7, #16]
 8001e7a:	68f8      	ldr	r0, [r7, #12]
 8001e7c:	f7ff fe4e 	bl	8001b1c <u8g2_font_decode_glyph>
 8001e80:	4603      	mov	r3, r0
 8001e82:	82fb      	strh	r3, [r7, #22]
  }
  return dx;
 8001e84:	8afb      	ldrh	r3, [r7, #22]
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	3718      	adds	r7, #24
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}

08001e8e <u8g2_GetGlyphWidth>:
  return 0;
}

/* side effect: updates u8g2->font_decode and u8g2->glyph_x_offset */
int8_t u8g2_GetGlyphWidth(u8g2_t *u8g2, uint16_t requested_encoding)
{
 8001e8e:	b580      	push	{r7, lr}
 8001e90:	b084      	sub	sp, #16
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	6078      	str	r0, [r7, #4]
 8001e96:	460b      	mov	r3, r1
 8001e98:	807b      	strh	r3, [r7, #2]
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, requested_encoding);
 8001e9a:	887b      	ldrh	r3, [r7, #2]
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	6878      	ldr	r0, [r7, #4]
 8001ea0:	f7ff ff4a 	bl	8001d38 <u8g2_font_get_glyph_data>
 8001ea4:	60f8      	str	r0, [r7, #12]
  if ( glyph_data == NULL )
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d101      	bne.n	8001eb0 <u8g2_GetGlyphWidth+0x22>
    return 0; 
 8001eac:	2300      	movs	r3, #0
 8001eae:	e027      	b.n	8001f00 <u8g2_GetGlyphWidth+0x72>
  
  u8g2_font_setup_decode(u8g2, glyph_data);
 8001eb0:	68f9      	ldr	r1, [r7, #12]
 8001eb2:	6878      	ldr	r0, [r7, #4]
 8001eb4:	f7ff fdfb 	bl	8001aae <u8g2_font_setup_decode>
  u8g2->glyph_x_offset = u8g2_font_decode_get_signed_bits(&(u8g2->font_decode), u8g2->font_info.bits_per_char_x);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	f103 0260 	add.w	r2, r3, #96	@ 0x60
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	f893 307a 	ldrb.w	r3, [r3, #122]	@ 0x7a
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	4610      	mov	r0, r2
 8001ec8:	f7ff fcd0 	bl	800186c <u8g2_font_decode_get_signed_bits>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	461a      	mov	r2, r3
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
  u8g2_font_decode_get_signed_bits(&(u8g2->font_decode), u8g2->font_info.bits_per_char_y);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	f103 0260 	add.w	r2, r3, #96	@ 0x60
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	f893 307b 	ldrb.w	r3, [r3, #123]	@ 0x7b
 8001ee2:	4619      	mov	r1, r3
 8001ee4:	4610      	mov	r0, r2
 8001ee6:	f7ff fcc1 	bl	800186c <u8g2_font_decode_get_signed_bits>
  
  /* glyph width is here: u8g2->font_decode.glyph_width */

  return u8g2_font_decode_get_signed_bits(&(u8g2->font_decode), u8g2->font_info.bits_per_delta_x);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	f103 0260 	add.w	r2, r3, #96	@ 0x60
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	4610      	mov	r0, r2
 8001efa:	f7ff fcb7 	bl	800186c <u8g2_font_decode_get_signed_bits>
 8001efe:	4603      	mov	r3, r0
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3710      	adds	r7, #16
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}

08001f08 <u8g2_DrawGlyph>:
{
  u8g2->font_decode.is_transparent = is_transparent;		// new font procedures
}

u8g2_uint_t u8g2_DrawGlyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b084      	sub	sp, #16
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	60f8      	str	r0, [r7, #12]
 8001f10:	4608      	mov	r0, r1
 8001f12:	4611      	mov	r1, r2
 8001f14:	461a      	mov	r2, r3
 8001f16:	4603      	mov	r3, r0
 8001f18:	817b      	strh	r3, [r7, #10]
 8001f1a:	460b      	mov	r3, r1
 8001f1c:	813b      	strh	r3, [r7, #8]
 8001f1e:	4613      	mov	r3, r2
 8001f20:	80fb      	strh	r3, [r7, #6]
#ifdef U8G2_WITH_FONT_ROTATION
  switch(u8g2->font_decode.dir)
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8001f28:	2b03      	cmp	r3, #3
 8001f2a:	d833      	bhi.n	8001f94 <u8g2_DrawGlyph+0x8c>
 8001f2c:	a201      	add	r2, pc, #4	@ (adr r2, 8001f34 <u8g2_DrawGlyph+0x2c>)
 8001f2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f32:	bf00      	nop
 8001f34:	08001f45 	.word	0x08001f45
 8001f38:	08001f59 	.word	0x08001f59
 8001f3c:	08001f6d 	.word	0x08001f6d
 8001f40:	08001f81 	.word	0x08001f81
  {
    case 0:
      y += u8g2->font_calc_vref(u8g2);
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f48:	68f8      	ldr	r0, [r7, #12]
 8001f4a:	4798      	blx	r3
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	461a      	mov	r2, r3
 8001f50:	893b      	ldrh	r3, [r7, #8]
 8001f52:	4413      	add	r3, r2
 8001f54:	813b      	strh	r3, [r7, #8]
      break;
 8001f56:	e01d      	b.n	8001f94 <u8g2_DrawGlyph+0x8c>
    case 1:
      x -= u8g2->font_calc_vref(u8g2);
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f5c:	68f8      	ldr	r0, [r7, #12]
 8001f5e:	4798      	blx	r3
 8001f60:	4603      	mov	r3, r0
 8001f62:	461a      	mov	r2, r3
 8001f64:	897b      	ldrh	r3, [r7, #10]
 8001f66:	1a9b      	subs	r3, r3, r2
 8001f68:	817b      	strh	r3, [r7, #10]
      break;
 8001f6a:	e013      	b.n	8001f94 <u8g2_DrawGlyph+0x8c>
    case 2:
      y -= u8g2->font_calc_vref(u8g2);
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f70:	68f8      	ldr	r0, [r7, #12]
 8001f72:	4798      	blx	r3
 8001f74:	4603      	mov	r3, r0
 8001f76:	461a      	mov	r2, r3
 8001f78:	893b      	ldrh	r3, [r7, #8]
 8001f7a:	1a9b      	subs	r3, r3, r2
 8001f7c:	813b      	strh	r3, [r7, #8]
      break;
 8001f7e:	e009      	b.n	8001f94 <u8g2_DrawGlyph+0x8c>
    case 3:
      x += u8g2->font_calc_vref(u8g2);
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f84:	68f8      	ldr	r0, [r7, #12]
 8001f86:	4798      	blx	r3
 8001f88:	4603      	mov	r3, r0
 8001f8a:	461a      	mov	r2, r3
 8001f8c:	897b      	ldrh	r3, [r7, #10]
 8001f8e:	4413      	add	r3, r2
 8001f90:	817b      	strh	r3, [r7, #10]
      break;
 8001f92:	bf00      	nop
  }
#else
  y += u8g2->font_calc_vref(u8g2);
#endif
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 8001f94:	88fb      	ldrh	r3, [r7, #6]
 8001f96:	893a      	ldrh	r2, [r7, #8]
 8001f98:	8979      	ldrh	r1, [r7, #10]
 8001f9a:	68f8      	ldr	r0, [r7, #12]
 8001f9c:	f7ff ff4c 	bl	8001e38 <u8g2_font_draw_glyph>
 8001fa0:	4603      	mov	r3, r0
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	3710      	adds	r7, #16
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop

08001fac <u8g2_draw_string>:
  return u8g2_font_2x_draw_glyph(u8g2, x, y, encoding);
}

static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b086      	sub	sp, #24
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	60f8      	str	r0, [r7, #12]
 8001fb4:	607b      	str	r3, [r7, #4]
 8001fb6:	460b      	mov	r3, r1
 8001fb8:	817b      	strh	r3, [r7, #10]
 8001fba:	4613      	mov	r3, r2
 8001fbc:	813b      	strh	r3, [r7, #8]
  uint16_t e;
  u8g2_uint_t delta, sum;
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 8001fbe:	68f8      	ldr	r0, [r7, #12]
 8001fc0:	f000 fce1 	bl	8002986 <u8x8_utf8_init>
  sum = 0;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	82fb      	strh	r3, [r7, #22]
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	687a      	ldr	r2, [r7, #4]
 8001fce:	7812      	ldrb	r2, [r2, #0]
 8001fd0:	4611      	mov	r1, r2
 8001fd2:	68f8      	ldr	r0, [r7, #12]
 8001fd4:	4798      	blx	r3
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	82bb      	strh	r3, [r7, #20]
    if ( e == 0x0ffff )
 8001fda:	8abb      	ldrh	r3, [r7, #20]
 8001fdc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d038      	beq.n	8002056 <u8g2_draw_string+0xaa>
      break;
    str++;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	3301      	adds	r3, #1
 8001fe8:	607b      	str	r3, [r7, #4]
    if ( e != 0x0fffe )
 8001fea:	8abb      	ldrh	r3, [r7, #20]
 8001fec:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d0e9      	beq.n	8001fc8 <u8g2_draw_string+0x1c>
    {
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 8001ff4:	8abb      	ldrh	r3, [r7, #20]
 8001ff6:	893a      	ldrh	r2, [r7, #8]
 8001ff8:	8979      	ldrh	r1, [r7, #10]
 8001ffa:	68f8      	ldr	r0, [r7, #12]
 8001ffc:	f7ff ff84 	bl	8001f08 <u8g2_DrawGlyph>
 8002000:	4603      	mov	r3, r0
 8002002:	827b      	strh	r3, [r7, #18]
    
#ifdef U8G2_WITH_FONT_ROTATION
      switch(u8g2->font_decode.dir)
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800200a:	2b03      	cmp	r3, #3
 800200c:	d81e      	bhi.n	800204c <u8g2_draw_string+0xa0>
 800200e:	a201      	add	r2, pc, #4	@ (adr r2, 8002014 <u8g2_draw_string+0x68>)
 8002010:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002014:	08002025 	.word	0x08002025
 8002018:	0800202f 	.word	0x0800202f
 800201c:	08002039 	.word	0x08002039
 8002020:	08002043 	.word	0x08002043
      {
	case 0:
	  x += delta;
 8002024:	897a      	ldrh	r2, [r7, #10]
 8002026:	8a7b      	ldrh	r3, [r7, #18]
 8002028:	4413      	add	r3, r2
 800202a:	817b      	strh	r3, [r7, #10]
	  break;
 800202c:	e00e      	b.n	800204c <u8g2_draw_string+0xa0>
	case 1:
	  y += delta;
 800202e:	893a      	ldrh	r2, [r7, #8]
 8002030:	8a7b      	ldrh	r3, [r7, #18]
 8002032:	4413      	add	r3, r2
 8002034:	813b      	strh	r3, [r7, #8]
	  break;
 8002036:	e009      	b.n	800204c <u8g2_draw_string+0xa0>
	case 2:
	  x -= delta;
 8002038:	897a      	ldrh	r2, [r7, #10]
 800203a:	8a7b      	ldrh	r3, [r7, #18]
 800203c:	1ad3      	subs	r3, r2, r3
 800203e:	817b      	strh	r3, [r7, #10]
	  break;
 8002040:	e004      	b.n	800204c <u8g2_draw_string+0xa0>
	case 3:
	  y -= delta;
 8002042:	893a      	ldrh	r2, [r7, #8]
 8002044:	8a7b      	ldrh	r3, [r7, #18]
 8002046:	1ad3      	subs	r3, r2, r3
 8002048:	813b      	strh	r3, [r7, #8]
	  break;
 800204a:	bf00      	nop

#else
      x += delta;
#endif

      sum += delta;    
 800204c:	8afa      	ldrh	r2, [r7, #22]
 800204e:	8a7b      	ldrh	r3, [r7, #18]
 8002050:	4413      	add	r3, r2
 8002052:	82fb      	strh	r3, [r7, #22]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8002054:	e7b8      	b.n	8001fc8 <u8g2_draw_string+0x1c>
      break;
 8002056:	bf00      	nop
    }
  }
  return sum;
 8002058:	8afb      	ldrh	r3, [r7, #22]
}
 800205a:	4618      	mov	r0, r3
 800205c:	3718      	adds	r7, #24
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop

08002064 <u8g2_DrawStr>:
  }
  return sum;
}

u8g2_uint_t u8g2_DrawStr(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b084      	sub	sp, #16
 8002068:	af00      	add	r7, sp, #0
 800206a:	60f8      	str	r0, [r7, #12]
 800206c:	607b      	str	r3, [r7, #4]
 800206e:	460b      	mov	r3, r1
 8002070:	817b      	strh	r3, [r7, #10]
 8002072:	4613      	mov	r3, r2
 8002074:	813b      	strh	r3, [r7, #8]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	4a06      	ldr	r2, [pc, #24]	@ (8002094 <u8g2_DrawStr+0x30>)
 800207a:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 800207c:	893a      	ldrh	r2, [r7, #8]
 800207e:	8979      	ldrh	r1, [r7, #10]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	68f8      	ldr	r0, [r7, #12]
 8002084:	f7ff ff92 	bl	8001fac <u8g2_draw_string>
 8002088:	4603      	mov	r3, r0
}
 800208a:	4618      	mov	r0, r3
 800208c:	3710      	adds	r7, #16
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	080029a3 	.word	0x080029a3

08002098 <u8g2_UpdateRefHeight>:
/*===============================================*/

/* set ascent/descent for reference point calculation */

void u8g2_UpdateRefHeight(u8g2_t *u8g2)
{
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  if ( u8g2->font == NULL )
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d05d      	beq.n	8002164 <u8g2_UpdateRefHeight+0xcc>
    return;
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	f993 2081 	ldrsb.w	r2, [r3, #129]	@ 0x81
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	f993 2082 	ldrsb.w	r2, [r3, #130]	@ 0x82
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d04d      	beq.n	8002166 <u8g2_UpdateRefHeight+0xce>
  {
  }
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d11c      	bne.n	800210e <u8g2_UpdateRefHeight+0x76>
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	f993 208e 	ldrsb.w	r2, [r3, #142]	@ 0x8e
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	f993 3083 	ldrsb.w	r3, [r3, #131]	@ 0x83
 80020e0:	429a      	cmp	r2, r3
 80020e2:	da05      	bge.n	80020f0 <u8g2_UpdateRefHeight+0x58>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	f993 2083 	ldrsb.w	r2, [r3, #131]	@ 0x83
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	f993 208f 	ldrsb.w	r2, [r3, #143]	@ 0x8f
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	f993 3084 	ldrsb.w	r3, [r3, #132]	@ 0x84
 80020fc:	429a      	cmp	r2, r3
 80020fe:	dd32      	ble.n	8002166 <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	f993 2084 	ldrsb.w	r2, [r3, #132]	@ 0x84
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
 800210c:	e02b      	b.n	8002166 <u8g2_UpdateRefHeight+0xce>
  }
  else
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	f993 308e 	ldrsb.w	r3, [r3, #142]	@ 0x8e
 8002114:	461a      	mov	r2, r3
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	f993 307e 	ldrsb.w	r3, [r3, #126]	@ 0x7e
 800211c:	4619      	mov	r1, r3
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8002124:	440b      	add	r3, r1
 8002126:	429a      	cmp	r2, r3
 8002128:	da0d      	bge.n	8002146 <u8g2_UpdateRefHeight+0xae>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	f993 307e 	ldrsb.w	r3, [r3, #126]	@ 0x7e
 8002130:	b2da      	uxtb	r2, r3
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8002138:	b2db      	uxtb	r3, r3
 800213a:	4413      	add	r3, r2
 800213c:	b2db      	uxtb	r3, r3
 800213e:	b25a      	sxtb	r2, r3
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	f993 208f 	ldrsb.w	r2, [r3, #143]	@ 0x8f
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8002152:	429a      	cmp	r2, r3
 8002154:	dd07      	ble.n	8002166 <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	f993 2080 	ldrsb.w	r2, [r3, #128]	@ 0x80
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
 8002162:	e000      	b.n	8002166 <u8g2_UpdateRefHeight+0xce>
    return;
 8002164:	bf00      	nop
  }  
}
 8002166:	370c      	adds	r7, #12
 8002168:	46bd      	mov	sp, r7
 800216a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216e:	4770      	bx	lr

08002170 <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 8002170:	b480      	push	{r7}
 8002172:	b083      	sub	sp, #12
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  return 0;
 8002178:	2300      	movs	r3, #0
}
 800217a:	4618      	mov	r0, r3
 800217c:	370c      	adds	r7, #12
 800217e:	46bd      	mov	sp, r7
 8002180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002184:	4770      	bx	lr
	...

08002188 <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 8002188:	b480      	push	{r7}
 800218a:	b083      	sub	sp, #12
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	4a04      	ldr	r2, [pc, #16]	@ (80021a4 <u8g2_SetFontPosBaseline+0x1c>)
 8002194:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002196:	bf00      	nop
 8002198:	370c      	adds	r7, #12
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr
 80021a2:	bf00      	nop
 80021a4:	08002171 	.word	0x08002171

080021a8 <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b082      	sub	sp, #8
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
 80021b0:	6039      	str	r1, [r7, #0]
  if ( u8g2->font != font )
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021b6:	683a      	ldr	r2, [r7, #0]
 80021b8:	429a      	cmp	r2, r3
 80021ba:	d00b      	beq.n	80021d4 <u8g2_SetFont+0x2c>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	683a      	ldr	r2, [r7, #0]
 80021c0:	659a      	str	r2, [r3, #88]	@ 0x58
    u8g2_read_font_info(&(u8g2->font_info), font);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	3374      	adds	r3, #116	@ 0x74
 80021c6:	6839      	ldr	r1, [r7, #0]
 80021c8:	4618      	mov	r0, r3
 80021ca:	f7ff fa5b 	bl	8001684 <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 80021ce:	6878      	ldr	r0, [r7, #4]
 80021d0:	f7ff ff62 	bl	8002098 <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 80021d4:	bf00      	nop
 80021d6:	3708      	adds	r7, #8
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}

080021dc <u8g2_string_width>:


/* string calculation is stilll not 100% perfect as it addes the initial string offset to the overall size */
static u8g2_uint_t u8g2_string_width(u8g2_t *u8g2, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_string_width(u8g2_t *u8g2, const char *str)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b084      	sub	sp, #16
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
 80021e4:	6039      	str	r1, [r7, #0]
  uint16_t e;
  u8g2_uint_t  w, dx;
#ifdef U8G2_BALANCED_STR_WIDTH_CALCULATION
  int8_t initial_x_offset = -64;
 80021e6:	23c0      	movs	r3, #192	@ 0xc0
 80021e8:	72fb      	strb	r3, [r7, #11]
#endif 
  
  u8g2->font_decode.glyph_width = 0;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2200      	movs	r2, #0
 80021ee:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 80021f2:	6878      	ldr	r0, [r7, #4]
 80021f4:	f000 fbc7 	bl	8002986 <u8x8_utf8_init>
  
  /* reset the total width to zero, this will be expanded during calculation */
  w = 0;
 80021f8:	2300      	movs	r3, #0
 80021fa:	81fb      	strh	r3, [r7, #14]
  dx = 0;
 80021fc:	2300      	movs	r3, #0
 80021fe:	81bb      	strh	r3, [r7, #12]

  // printf("str=<%s>\n", str);
	
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	683a      	ldr	r2, [r7, #0]
 8002206:	7812      	ldrb	r2, [r2, #0]
 8002208:	4611      	mov	r1, r2
 800220a:	6878      	ldr	r0, [r7, #4]
 800220c:	4798      	blx	r3
 800220e:	4603      	mov	r3, r0
 8002210:	813b      	strh	r3, [r7, #8]
    if ( e == 0x0ffff )
 8002212:	893b      	ldrh	r3, [r7, #8]
 8002214:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002218:	4293      	cmp	r3, r2
 800221a:	d01c      	beq.n	8002256 <u8g2_string_width+0x7a>
      break;
    str++;
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	3301      	adds	r3, #1
 8002220:	603b      	str	r3, [r7, #0]
    if ( e != 0x0fffe )
 8002222:	893b      	ldrh	r3, [r7, #8]
 8002224:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8002228:	4293      	cmp	r3, r2
 800222a:	d0e9      	beq.n	8002200 <u8g2_string_width+0x24>
    {
      dx = u8g2_GetGlyphWidth(u8g2, e);		/* delta x value of the glyph, side effect: updates u8g2->glyph_x_offset */
 800222c:	893b      	ldrh	r3, [r7, #8]
 800222e:	4619      	mov	r1, r3
 8002230:	6878      	ldr	r0, [r7, #4]
 8002232:	f7ff fe2c 	bl	8001e8e <u8g2_GetGlyphWidth>
 8002236:	4603      	mov	r3, r0
 8002238:	81bb      	strh	r3, [r7, #12]
#ifdef U8G2_BALANCED_STR_WIDTH_CALCULATION
      if ( initial_x_offset == -64 )
 800223a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800223e:	f113 0f40 	cmn.w	r3, #64	@ 0x40
 8002242:	d103      	bne.n	800224c <u8g2_string_width+0x70>
        initial_x_offset = u8g2->glyph_x_offset;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800224a:	72fb      	strb	r3, [r7, #11]
#endif 
      //printf("'%c' x=%d dx=%d w=%d io=%d ", e, u8g2->glyph_x_offset, dx, u8g2->font_decode.glyph_width, initial_x_offset);
      w += dx;
 800224c:	89fa      	ldrh	r2, [r7, #14]
 800224e:	89bb      	ldrh	r3, [r7, #12]
 8002250:	4413      	add	r3, r2
 8002252:	81fb      	strh	r3, [r7, #14]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8002254:	e7d4      	b.n	8002200 <u8g2_string_width+0x24>
      break;
 8002256:	bf00      	nop
    }
  }
  //printf("\n");
  
  /* adjust the last glyph, check for issue #16: do not adjust if width is 0 */
  if ( u8g2->font_decode.glyph_width != 0 )
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	f993 306a 	ldrsb.w	r3, [r3, #106]	@ 0x6a
 800225e:	2b00      	cmp	r3, #0
 8002260:	d01b      	beq.n	800229a <u8g2_string_width+0xbe>
  {
    //printf("string width adjust dx=%d glyph_width=%d x-offset=%d\n", dx, u8g2->font_decode.glyph_width, u8g2->glyph_x_offset);
    w -= dx;
 8002262:	89fa      	ldrh	r2, [r7, #14]
 8002264:	89bb      	ldrh	r3, [r7, #12]
 8002266:	1ad3      	subs	r3, r2, r3
 8002268:	81fb      	strh	r3, [r7, #14]
    w += u8g2->font_decode.glyph_width;  /* the real pixel width of the glyph, sideeffect of GetGlyphWidth */
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	f993 306a 	ldrsb.w	r3, [r3, #106]	@ 0x6a
 8002270:	b29a      	uxth	r2, r3
 8002272:	89fb      	ldrh	r3, [r7, #14]
 8002274:	4413      	add	r3, r2
 8002276:	81fb      	strh	r3, [r7, #14]
    /* issue #46: we have to add the x offset also */
    w += u8g2->glyph_x_offset;	/* this value is set as a side effect of u8g2_GetGlyphWidth() */
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	f993 3090 	ldrsb.w	r3, [r3, #144]	@ 0x90
 800227e:	b29a      	uxth	r2, r3
 8002280:	89fb      	ldrh	r3, [r7, #14]
 8002282:	4413      	add	r3, r2
 8002284:	81fb      	strh	r3, [r7, #14]
#ifdef U8G2_BALANCED_STR_WIDTH_CALCULATION
    /* https://github.com/olikraus/u8g2/issues/1561 */
    if ( initial_x_offset > 0 )
 8002286:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800228a:	2b00      	cmp	r3, #0
 800228c:	dd05      	ble.n	800229a <u8g2_string_width+0xbe>
      w+=initial_x_offset;
 800228e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8002292:	b29a      	uxth	r2, r3
 8002294:	89fb      	ldrh	r3, [r7, #14]
 8002296:	4413      	add	r3, r2
 8002298:	81fb      	strh	r3, [r7, #14]
#endif 
  }
  // printf("w=%d \n", w);
  
  return w;  
 800229a:	89fb      	ldrh	r3, [r7, #14]
}
 800229c:	4618      	mov	r0, r3
 800229e:	3710      	adds	r7, #16
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}

080022a4 <u8g2_GetStrWidth>:




u8g2_uint_t u8g2_GetStrWidth(u8g2_t *u8g2, const char *s)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b082      	sub	sp, #8
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
 80022ac:	6039      	str	r1, [r7, #0]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	4a05      	ldr	r2, [pc, #20]	@ (80022c8 <u8g2_GetStrWidth+0x24>)
 80022b2:	605a      	str	r2, [r3, #4]
  return u8g2_string_width(u8g2, s);
 80022b4:	6839      	ldr	r1, [r7, #0]
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	f7ff ff90 	bl	80021dc <u8g2_string_width>
 80022bc:	4603      	mov	r3, r0
}
 80022be:	4618      	mov	r0, r3
 80022c0:	3708      	adds	r7, #8
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	080029a3 	.word	0x080029a3

080022cc <u8g2_clip_intersection2>:
  will return 0 if there is no intersection and if a > b

*/

static uint8_t u8g2_clip_intersection2(u8g2_uint_t *ap, u8g2_uint_t *len, u8g2_uint_t c, u8g2_uint_t d)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b087      	sub	sp, #28
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	60f8      	str	r0, [r7, #12]
 80022d4:	60b9      	str	r1, [r7, #8]
 80022d6:	4611      	mov	r1, r2
 80022d8:	461a      	mov	r2, r3
 80022da:	460b      	mov	r3, r1
 80022dc:	80fb      	strh	r3, [r7, #6]
 80022de:	4613      	mov	r3, r2
 80022e0:	80bb      	strh	r3, [r7, #4]
  u8g2_uint_t a = *ap;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	881b      	ldrh	r3, [r3, #0]
 80022e6:	82fb      	strh	r3, [r7, #22]
  u8g2_uint_t b;
  b  = a;
 80022e8:	8afb      	ldrh	r3, [r7, #22]
 80022ea:	82bb      	strh	r3, [r7, #20]
  b += *len;
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	881a      	ldrh	r2, [r3, #0]
 80022f0:	8abb      	ldrh	r3, [r7, #20]
 80022f2:	4413      	add	r3, r2
 80022f4:	82bb      	strh	r3, [r7, #20]
  /* be removed completly (be aware about memory curruption for wrong */
  /* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
  /* arguments) */  
  
  /* removing the following if clause completly may lead to memory corruption of a>b */
  if ( a > b )
 80022f6:	8afa      	ldrh	r2, [r7, #22]
 80022f8:	8abb      	ldrh	r3, [r7, #20]
 80022fa:	429a      	cmp	r2, r3
 80022fc:	d90b      	bls.n	8002316 <u8g2_clip_intersection2+0x4a>
  {    
    /* replacing this if with a simple "return 0;" will not handle the case with negative a */    
    if ( a < d )
 80022fe:	8afa      	ldrh	r2, [r7, #22]
 8002300:	88bb      	ldrh	r3, [r7, #4]
 8002302:	429a      	cmp	r2, r3
 8002304:	d205      	bcs.n	8002312 <u8g2_clip_intersection2+0x46>
    {
      b = d;
 8002306:	88bb      	ldrh	r3, [r7, #4]
 8002308:	82bb      	strh	r3, [r7, #20]
      b--;
 800230a:	8abb      	ldrh	r3, [r7, #20]
 800230c:	3b01      	subs	r3, #1
 800230e:	82bb      	strh	r3, [r7, #20]
 8002310:	e001      	b.n	8002316 <u8g2_clip_intersection2+0x4a>
    }
    else
    {
      a = c;
 8002312:	88fb      	ldrh	r3, [r7, #6]
 8002314:	82fb      	strh	r3, [r7, #22]
    }
  }
  
  /* from now on, the asumption a <= b is ok */
  
  if ( a >= d )
 8002316:	8afa      	ldrh	r2, [r7, #22]
 8002318:	88bb      	ldrh	r3, [r7, #4]
 800231a:	429a      	cmp	r2, r3
 800231c:	d301      	bcc.n	8002322 <u8g2_clip_intersection2+0x56>
    return 0;
 800231e:	2300      	movs	r3, #0
 8002320:	e01c      	b.n	800235c <u8g2_clip_intersection2+0x90>
  if ( b <= c )
 8002322:	8aba      	ldrh	r2, [r7, #20]
 8002324:	88fb      	ldrh	r3, [r7, #6]
 8002326:	429a      	cmp	r2, r3
 8002328:	d801      	bhi.n	800232e <u8g2_clip_intersection2+0x62>
    return 0;
 800232a:	2300      	movs	r3, #0
 800232c:	e016      	b.n	800235c <u8g2_clip_intersection2+0x90>
  if ( a < c )		
 800232e:	8afa      	ldrh	r2, [r7, #22]
 8002330:	88fb      	ldrh	r3, [r7, #6]
 8002332:	429a      	cmp	r2, r3
 8002334:	d201      	bcs.n	800233a <u8g2_clip_intersection2+0x6e>
    a = c;
 8002336:	88fb      	ldrh	r3, [r7, #6]
 8002338:	82fb      	strh	r3, [r7, #22]
  if ( b > d )
 800233a:	8aba      	ldrh	r2, [r7, #20]
 800233c:	88bb      	ldrh	r3, [r7, #4]
 800233e:	429a      	cmp	r2, r3
 8002340:	d901      	bls.n	8002346 <u8g2_clip_intersection2+0x7a>
    b = d;
 8002342:	88bb      	ldrh	r3, [r7, #4]
 8002344:	82bb      	strh	r3, [r7, #20]
  
  *ap = a;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	8afa      	ldrh	r2, [r7, #22]
 800234a:	801a      	strh	r2, [r3, #0]
  b -= a;
 800234c:	8aba      	ldrh	r2, [r7, #20]
 800234e:	8afb      	ldrh	r3, [r7, #22]
 8002350:	1ad3      	subs	r3, r2, r3
 8002352:	82bb      	strh	r3, [r7, #20]
  *len = b;
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	8aba      	ldrh	r2, [r7, #20]
 8002358:	801a      	strh	r2, [r3, #0]
  return 1;
 800235a:	2301      	movs	r3, #1
}
 800235c:	4618      	mov	r0, r3
 800235e:	371c      	adds	r7, #28
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr

08002368 <u8g2_draw_hv_line_2dir>:
  This function first adjusts the y position to the local buffer. Then it
  will clip the line and call u8g2_draw_low_level_hv_line()

*/
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8002368:	b590      	push	{r4, r7, lr}
 800236a:	b087      	sub	sp, #28
 800236c:	af02      	add	r7, sp, #8
 800236e:	60f8      	str	r0, [r7, #12]
 8002370:	4608      	mov	r0, r1
 8002372:	4611      	mov	r1, r2
 8002374:	461a      	mov	r2, r3
 8002376:	4603      	mov	r3, r0
 8002378:	817b      	strh	r3, [r7, #10]
 800237a:	460b      	mov	r3, r1
 800237c:	813b      	strh	r3, [r7, #8]
 800237e:	4613      	mov	r3, r2
 8002380:	80fb      	strh	r3, [r7, #6]

  /* clipping happens before the display rotation */

  /* transform to pixel buffer coordinates */
  y -= u8g2->pixel_curr_row;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002386:	893a      	ldrh	r2, [r7, #8]
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	813b      	strh	r3, [r7, #8]
  
  u8g2->ll_hvline(u8g2, x, y, len, dir);
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8002390:	88f8      	ldrh	r0, [r7, #6]
 8002392:	893a      	ldrh	r2, [r7, #8]
 8002394:	8979      	ldrh	r1, [r7, #10]
 8002396:	f897 3020 	ldrb.w	r3, [r7, #32]
 800239a:	9300      	str	r3, [sp, #0]
 800239c:	4603      	mov	r3, r0
 800239e:	68f8      	ldr	r0, [r7, #12]
 80023a0:	47a0      	blx	r4
}
 80023a2:	bf00      	nop
 80023a4:	3714      	adds	r7, #20
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd90      	pop	{r4, r7, pc}

080023aa <u8g2_DrawHVLine>:
  This function should be called by the user.
  
  "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
*/
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 80023aa:	b590      	push	{r4, r7, lr}
 80023ac:	b087      	sub	sp, #28
 80023ae:	af02      	add	r7, sp, #8
 80023b0:	60f8      	str	r0, [r7, #12]
 80023b2:	4608      	mov	r0, r1
 80023b4:	4611      	mov	r1, r2
 80023b6:	461a      	mov	r2, r3
 80023b8:	4603      	mov	r3, r0
 80023ba:	817b      	strh	r3, [r7, #10]
 80023bc:	460b      	mov	r3, r1
 80023be:	813b      	strh	r3, [r7, #8]
 80023c0:	4613      	mov	r3, r2
 80023c2:	80fb      	strh	r3, [r7, #6]
  /* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
  /* The callback may rotate the hv line */
  /* after rotation this will call u8g2_draw_hv_line_4dir() */
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  if ( u8g2->is_page_clip_window_intersection != 0 )
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d075      	beq.n	80024ba <u8g2_DrawHVLine+0x110>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
    if ( len != 0 )
 80023ce:	88fb      	ldrh	r3, [r7, #6]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d072      	beq.n	80024ba <u8g2_DrawHVLine+0x110>
    {
    
      /* convert to two directions */    
      if ( len > 1 )
 80023d4:	88fb      	ldrh	r3, [r7, #6]
 80023d6:	2b01      	cmp	r3, #1
 80023d8:	d91a      	bls.n	8002410 <u8g2_DrawHVLine+0x66>
      {
	if ( dir == 2 )
 80023da:	f897 3020 	ldrb.w	r3, [r7, #32]
 80023de:	2b02      	cmp	r3, #2
 80023e0:	d109      	bne.n	80023f6 <u8g2_DrawHVLine+0x4c>
	{
	  x -= len;
 80023e2:	897a      	ldrh	r2, [r7, #10]
 80023e4:	88fb      	ldrh	r3, [r7, #6]
 80023e6:	1ad3      	subs	r3, r2, r3
 80023e8:	b29b      	uxth	r3, r3
 80023ea:	817b      	strh	r3, [r7, #10]
	  x++;
 80023ec:	897b      	ldrh	r3, [r7, #10]
 80023ee:	3301      	adds	r3, #1
 80023f0:	b29b      	uxth	r3, r3
 80023f2:	817b      	strh	r3, [r7, #10]
 80023f4:	e00c      	b.n	8002410 <u8g2_DrawHVLine+0x66>
	}
	else if ( dir == 3 )
 80023f6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80023fa:	2b03      	cmp	r3, #3
 80023fc:	d108      	bne.n	8002410 <u8g2_DrawHVLine+0x66>
	{
	  y -= len;
 80023fe:	893a      	ldrh	r2, [r7, #8]
 8002400:	88fb      	ldrh	r3, [r7, #6]
 8002402:	1ad3      	subs	r3, r2, r3
 8002404:	b29b      	uxth	r3, r3
 8002406:	813b      	strh	r3, [r7, #8]
	  y++;
 8002408:	893b      	ldrh	r3, [r7, #8]
 800240a:	3301      	adds	r3, #1
 800240c:	b29b      	uxth	r3, r3
 800240e:	813b      	strh	r3, [r7, #8]
	}
      }
      dir &= 1;  
 8002410:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002414:	f003 0301 	and.w	r3, r3, #1
 8002418:	f887 3020 	strb.w	r3, [r7, #32]
      
      /* clip against the user window */
      if ( dir == 0 )
 800241c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d11a      	bne.n	800245a <u8g2_DrawHVLine+0xb0>
      {
	if ( y < u8g2->user_y0 )
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 800242a:	893b      	ldrh	r3, [r7, #8]
 800242c:	429a      	cmp	r2, r3
 800242e:	d83b      	bhi.n	80024a8 <u8g2_DrawHVLine+0xfe>
	  return;
	if ( y >= u8g2->user_y1 )
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	f8b3 204e 	ldrh.w	r2, [r3, #78]	@ 0x4e
 8002436:	893b      	ldrh	r3, [r7, #8]
 8002438:	429a      	cmp	r2, r3
 800243a:	d937      	bls.n	80024ac <u8g2_DrawHVLine+0x102>
	  return;
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8002448:	1db9      	adds	r1, r7, #6
 800244a:	f107 000a 	add.w	r0, r7, #10
 800244e:	f7ff ff3d 	bl	80022cc <u8g2_clip_intersection2>
 8002452:	4603      	mov	r3, r0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d11a      	bne.n	800248e <u8g2_DrawHVLine+0xe4>
	  return;
 8002458:	e02f      	b.n	80024ba <u8g2_DrawHVLine+0x110>
      }
      else
      {
	if ( x < u8g2->user_x0 )
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8002460:	897b      	ldrh	r3, [r7, #10]
 8002462:	429a      	cmp	r2, r3
 8002464:	d824      	bhi.n	80024b0 <u8g2_DrawHVLine+0x106>
	  return;
	if ( x >= u8g2->user_x1 )
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 800246c:	897b      	ldrh	r3, [r7, #10]
 800246e:	429a      	cmp	r2, r3
 8002470:	d920      	bls.n	80024b4 <u8g2_DrawHVLine+0x10a>
	  return;
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	f8b3 304e 	ldrh.w	r3, [r3, #78]	@ 0x4e
 800247e:	1db9      	adds	r1, r7, #6
 8002480:	f107 0008 	add.w	r0, r7, #8
 8002484:	f7ff ff22 	bl	80022cc <u8g2_clip_intersection2>
 8002488:	4603      	mov	r3, r0
 800248a:	2b00      	cmp	r3, #0
 800248c:	d014      	beq.n	80024b8 <u8g2_DrawHVLine+0x10e>
	  return;
      }
      
      
      u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002492:	689c      	ldr	r4, [r3, #8]
 8002494:	8979      	ldrh	r1, [r7, #10]
 8002496:	893a      	ldrh	r2, [r7, #8]
 8002498:	88f8      	ldrh	r0, [r7, #6]
 800249a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800249e:	9300      	str	r3, [sp, #0]
 80024a0:	4603      	mov	r3, r0
 80024a2:	68f8      	ldr	r0, [r7, #12]
 80024a4:	47a0      	blx	r4
 80024a6:	e008      	b.n	80024ba <u8g2_DrawHVLine+0x110>
	  return;
 80024a8:	bf00      	nop
 80024aa:	e006      	b.n	80024ba <u8g2_DrawHVLine+0x110>
	  return;
 80024ac:	bf00      	nop
 80024ae:	e004      	b.n	80024ba <u8g2_DrawHVLine+0x110>
	  return;
 80024b0:	bf00      	nop
 80024b2:	e002      	b.n	80024ba <u8g2_DrawHVLine+0x110>
	  return;
 80024b4:	bf00      	nop
 80024b6:	e000      	b.n	80024ba <u8g2_DrawHVLine+0x110>
	  return;
 80024b8:	bf00      	nop
    }
}
 80024ba:	3714      	adds	r7, #20
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd90      	pop	{r4, r7, pc}

080024c0 <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 80024c0:	b490      	push	{r4, r7}
 80024c2:	b082      	sub	sp, #8
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	4604      	mov	r4, r0
 80024c8:	4608      	mov	r0, r1
 80024ca:	4611      	mov	r1, r2
 80024cc:	461a      	mov	r2, r3
 80024ce:	4623      	mov	r3, r4
 80024d0:	80fb      	strh	r3, [r7, #6]
 80024d2:	4603      	mov	r3, r0
 80024d4:	80bb      	strh	r3, [r7, #4]
 80024d6:	460b      	mov	r3, r1
 80024d8:	807b      	strh	r3, [r7, #2]
 80024da:	4613      	mov	r3, r2
 80024dc:	803b      	strh	r3, [r7, #0]
  if ( v0 < a1 )		// v0 <= a1
 80024de:	887a      	ldrh	r2, [r7, #2]
 80024e0:	88bb      	ldrh	r3, [r7, #4]
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d20d      	bcs.n	8002502 <u8g2_is_intersection_decision_tree+0x42>
  {
    if ( v1 > a0 )	// v1 >= a0
 80024e6:	883a      	ldrh	r2, [r7, #0]
 80024e8:	88fb      	ldrh	r3, [r7, #6]
 80024ea:	429a      	cmp	r2, r3
 80024ec:	d901      	bls.n	80024f2 <u8g2_is_intersection_decision_tree+0x32>
    {
      return 1;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e014      	b.n	800251c <u8g2_is_intersection_decision_tree+0x5c>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 80024f2:	887a      	ldrh	r2, [r7, #2]
 80024f4:	883b      	ldrh	r3, [r7, #0]
 80024f6:	429a      	cmp	r2, r3
 80024f8:	d901      	bls.n	80024fe <u8g2_is_intersection_decision_tree+0x3e>
      {
	return 1;
 80024fa:	2301      	movs	r3, #1
 80024fc:	e00e      	b.n	800251c <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 80024fe:	2300      	movs	r3, #0
 8002500:	e00c      	b.n	800251c <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 8002502:	883a      	ldrh	r2, [r7, #0]
 8002504:	88fb      	ldrh	r3, [r7, #6]
 8002506:	429a      	cmp	r2, r3
 8002508:	d907      	bls.n	800251a <u8g2_is_intersection_decision_tree+0x5a>
    {
      if ( v0 > v1 )	// v0 > v1
 800250a:	887a      	ldrh	r2, [r7, #2]
 800250c:	883b      	ldrh	r3, [r7, #0]
 800250e:	429a      	cmp	r2, r3
 8002510:	d901      	bls.n	8002516 <u8g2_is_intersection_decision_tree+0x56>
      {
	return 1;
 8002512:	2301      	movs	r3, #1
 8002514:	e002      	b.n	800251c <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8002516:	2300      	movs	r3, #0
 8002518:	e000      	b.n	800251c <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
    else
    {
      return 0;
 800251a:	2300      	movs	r3, #0
    }
  }
}
 800251c:	4618      	mov	r0, r3
 800251e:	3708      	adds	r7, #8
 8002520:	46bd      	mov	sp, r7
 8002522:	bc90      	pop	{r4, r7}
 8002524:	4770      	bx	lr

08002526 <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 8002526:	b580      	push	{r7, lr}
 8002528:	b084      	sub	sp, #16
 800252a:	af00      	add	r7, sp, #0
 800252c:	60f8      	str	r0, [r7, #12]
 800252e:	4608      	mov	r0, r1
 8002530:	4611      	mov	r1, r2
 8002532:	461a      	mov	r2, r3
 8002534:	4603      	mov	r3, r0
 8002536:	817b      	strh	r3, [r7, #10]
 8002538:	460b      	mov	r3, r1
 800253a:	813b      	strh	r3, [r7, #8]
 800253c:	4613      	mov	r3, r2
 800253e:	80fb      	strh	r3, [r7, #6]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	f8b3 004c 	ldrh.w	r0, [r3, #76]	@ 0x4c
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	f8b3 104e 	ldrh.w	r1, [r3, #78]	@ 0x4e
 800254c:	8b3b      	ldrh	r3, [r7, #24]
 800254e:	893a      	ldrh	r2, [r7, #8]
 8002550:	f7ff ffb6 	bl	80024c0 <u8g2_is_intersection_decision_tree>
 8002554:	4603      	mov	r3, r0
 8002556:	2b00      	cmp	r3, #0
 8002558:	d101      	bne.n	800255e <u8g2_IsIntersection+0x38>
    return 0; 
 800255a:	2300      	movs	r3, #0
 800255c:	e00a      	b.n	8002574 <u8g2_IsIntersection+0x4e>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	f8b3 0048 	ldrh.w	r0, [r3, #72]	@ 0x48
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	f8b3 104a 	ldrh.w	r1, [r3, #74]	@ 0x4a
 800256a:	88fb      	ldrh	r3, [r7, #6]
 800256c:	897a      	ldrh	r2, [r7, #10]
 800256e:	f7ff ffa7 	bl	80024c0 <u8g2_is_intersection_decision_tree>
 8002572:	4603      	mov	r3, r0
}
 8002574:	4618      	mov	r0, r3
 8002576:	3710      	adds	r7, #16
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}

0800257c <u8g2_ll_hvline_vertical_top_lsb>:
		1: vertical line (top to bottom)
  asumption: 
    all clipping done
*/
void u8g2_ll_hvline_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 800257c:	b480      	push	{r7}
 800257e:	b089      	sub	sp, #36	@ 0x24
 8002580:	af00      	add	r7, sp, #0
 8002582:	60f8      	str	r0, [r7, #12]
 8002584:	4608      	mov	r0, r1
 8002586:	4611      	mov	r1, r2
 8002588:	461a      	mov	r2, r3
 800258a:	4603      	mov	r3, r0
 800258c:	817b      	strh	r3, [r7, #10]
 800258e:	460b      	mov	r3, r1
 8002590:	813b      	strh	r3, [r7, #8]
 8002592:	4613      	mov	r3, r2
 8002594:	80fb      	strh	r3, [r7, #6]
  //assert(x < u8g2_GetU8x8(u8g2)->display_info->tile_width*8);
  //assert(y >= u8g2->buf_y0);
  //assert(y < u8g2_GetU8x8(u8g2)->display_info->tile_height*8);
  
  /* bytes are vertical, lsb on top (y=0), msb at bottom (y=7) */
  bit_pos = y;		/* overflow truncate is ok here... */
 8002596:	893b      	ldrh	r3, [r7, #8]
 8002598:	76fb      	strb	r3, [r7, #27]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 800259a:	7efb      	ldrb	r3, [r7, #27]
 800259c:	f003 0307 	and.w	r3, r3, #7
 80025a0:	76fb      	strb	r3, [r7, #27]
  mask = 1;
 80025a2:	2301      	movs	r3, #1
 80025a4:	763b      	strb	r3, [r7, #24]
  mask <<= bit_pos;
 80025a6:	7e3a      	ldrb	r2, [r7, #24]
 80025a8:	7efb      	ldrb	r3, [r7, #27]
 80025aa:	fa02 f303 	lsl.w	r3, r2, r3
 80025ae:	763b      	strb	r3, [r7, #24]

  or_mask = 0;
 80025b0:	2300      	movs	r3, #0
 80025b2:	76bb      	strb	r3, [r7, #26]
  xor_mask = 0;
 80025b4:	2300      	movs	r3, #0
 80025b6:	767b      	strb	r3, [r7, #25]
  if ( u8g2->draw_color <= 1 )
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 80025be:	2b01      	cmp	r3, #1
 80025c0:	d801      	bhi.n	80025c6 <u8g2_ll_hvline_vertical_top_lsb+0x4a>
    or_mask  = mask;
 80025c2:	7e3b      	ldrb	r3, [r7, #24]
 80025c4:	76bb      	strb	r3, [r7, #26]
  if ( u8g2->draw_color != 1 )
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 80025cc:	2b01      	cmp	r3, #1
 80025ce:	d001      	beq.n	80025d4 <u8g2_ll_hvline_vertical_top_lsb+0x58>
    xor_mask = mask;
 80025d0:	7e3b      	ldrb	r3, [r7, #24]
 80025d2:	767b      	strb	r3, [r7, #25]


  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 80025d4:	893b      	ldrh	r3, [r7, #8]
 80025d6:	82fb      	strh	r3, [r7, #22]
  offset &= ~7;
 80025d8:	8afb      	ldrh	r3, [r7, #22]
 80025da:	f023 0307 	bic.w	r3, r3, #7
 80025de:	82fb      	strh	r3, [r7, #22]
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	7c1b      	ldrb	r3, [r3, #16]
 80025e6:	461a      	mov	r2, r3
 80025e8:	8afb      	ldrh	r3, [r7, #22]
 80025ea:	fb13 f302 	smulbb	r3, r3, r2
 80025ee:	82fb      	strh	r3, [r7, #22]
  ptr = u8g2->tile_buf_ptr;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025f4:	61fb      	str	r3, [r7, #28]
  ptr += offset;
 80025f6:	8afb      	ldrh	r3, [r7, #22]
 80025f8:	69fa      	ldr	r2, [r7, #28]
 80025fa:	4413      	add	r3, r2
 80025fc:	61fb      	str	r3, [r7, #28]
  ptr += x;
 80025fe:	897b      	ldrh	r3, [r7, #10]
 8002600:	69fa      	ldr	r2, [r7, #28]
 8002602:	4413      	add	r3, r2
 8002604:	61fb      	str	r3, [r7, #28]
  
  if ( dir == 0 )
 8002606:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800260a:	2b00      	cmp	r3, #0
 800260c:	d117      	bne.n	800263e <u8g2_ll_hvline_vertical_top_lsb+0xc2>
      do
      {
#ifdef __unix
	assert(ptr < max_ptr);
#endif
	*ptr |= or_mask;
 800260e:	69fb      	ldr	r3, [r7, #28]
 8002610:	781a      	ldrb	r2, [r3, #0]
 8002612:	7ebb      	ldrb	r3, [r7, #26]
 8002614:	4313      	orrs	r3, r2
 8002616:	b2da      	uxtb	r2, r3
 8002618:	69fb      	ldr	r3, [r7, #28]
 800261a:	701a      	strb	r2, [r3, #0]
	*ptr ^= xor_mask;
 800261c:	69fb      	ldr	r3, [r7, #28]
 800261e:	781a      	ldrb	r2, [r3, #0]
 8002620:	7e7b      	ldrb	r3, [r7, #25]
 8002622:	4053      	eors	r3, r2
 8002624:	b2da      	uxtb	r2, r3
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	701a      	strb	r2, [r3, #0]
	ptr++;
 800262a:	69fb      	ldr	r3, [r7, #28]
 800262c:	3301      	adds	r3, #1
 800262e:	61fb      	str	r3, [r7, #28]
	len--;
 8002630:	88fb      	ldrh	r3, [r7, #6]
 8002632:	3b01      	subs	r3, #1
 8002634:	80fb      	strh	r3, [r7, #6]
      } while( len != 0 );
 8002636:	88fb      	ldrh	r3, [r7, #6]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d1e8      	bne.n	800260e <u8g2_ll_hvline_vertical_top_lsb+0x92>
	or_mask <<= 1;
	xor_mask <<= 1;
      }
    } while( len != 0 );
  }
}
 800263c:	e038      	b.n	80026b0 <u8g2_ll_hvline_vertical_top_lsb+0x134>
      *ptr |= or_mask;
 800263e:	69fb      	ldr	r3, [r7, #28]
 8002640:	781a      	ldrb	r2, [r3, #0]
 8002642:	7ebb      	ldrb	r3, [r7, #26]
 8002644:	4313      	orrs	r3, r2
 8002646:	b2da      	uxtb	r2, r3
 8002648:	69fb      	ldr	r3, [r7, #28]
 800264a:	701a      	strb	r2, [r3, #0]
      *ptr ^= xor_mask;
 800264c:	69fb      	ldr	r3, [r7, #28]
 800264e:	781a      	ldrb	r2, [r3, #0]
 8002650:	7e7b      	ldrb	r3, [r7, #25]
 8002652:	4053      	eors	r3, r2
 8002654:	b2da      	uxtb	r2, r3
 8002656:	69fb      	ldr	r3, [r7, #28]
 8002658:	701a      	strb	r2, [r3, #0]
      bit_pos++;
 800265a:	7efb      	ldrb	r3, [r7, #27]
 800265c:	3301      	adds	r3, #1
 800265e:	76fb      	strb	r3, [r7, #27]
      bit_pos &= 7;
 8002660:	7efb      	ldrb	r3, [r7, #27]
 8002662:	f003 0307 	and.w	r3, r3, #7
 8002666:	76fb      	strb	r3, [r7, #27]
      len--;
 8002668:	88fb      	ldrh	r3, [r7, #6]
 800266a:	3b01      	subs	r3, #1
 800266c:	80fb      	strh	r3, [r7, #6]
      if ( bit_pos == 0 )
 800266e:	7efb      	ldrb	r3, [r7, #27]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d114      	bne.n	800269e <u8g2_ll_hvline_vertical_top_lsb+0x122>
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8002678:	461a      	mov	r2, r3
 800267a:	69fb      	ldr	r3, [r7, #28]
 800267c:	4413      	add	r3, r2
 800267e:	61fb      	str	r3, [r7, #28]
	if ( u8g2->draw_color <= 1 )
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8002686:	2b01      	cmp	r3, #1
 8002688:	d801      	bhi.n	800268e <u8g2_ll_hvline_vertical_top_lsb+0x112>
	  or_mask  = 1;
 800268a:	2301      	movs	r3, #1
 800268c:	76bb      	strb	r3, [r7, #26]
	if ( u8g2->draw_color != 1 )
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 8002694:	2b01      	cmp	r3, #1
 8002696:	d008      	beq.n	80026aa <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	  xor_mask = 1;
 8002698:	2301      	movs	r3, #1
 800269a:	767b      	strb	r3, [r7, #25]
 800269c:	e005      	b.n	80026aa <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	or_mask <<= 1;
 800269e:	7ebb      	ldrb	r3, [r7, #26]
 80026a0:	005b      	lsls	r3, r3, #1
 80026a2:	76bb      	strb	r3, [r7, #26]
	xor_mask <<= 1;
 80026a4:	7e7b      	ldrb	r3, [r7, #25]
 80026a6:	005b      	lsls	r3, r3, #1
 80026a8:	767b      	strb	r3, [r7, #25]
    } while( len != 0 );
 80026aa:	88fb      	ldrh	r3, [r7, #6]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d1c6      	bne.n	800263e <u8g2_ll_hvline_vertical_top_lsb+0xc2>
}
 80026b0:	bf00      	nop
 80026b2:	3724      	adds	r7, #36	@ 0x24
 80026b4:	46bd      	mov	sp, r7
 80026b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ba:	4770      	bx	lr

080026bc <u8g2_SetMaxClipWindow>:


#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT

void u8g2_SetMaxClipWindow(u8g2_t *u8g2)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b082      	sub	sp, #8
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  u8g2->clip_x0 = 0;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2200      	movs	r2, #0
 80026c8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
  u8g2->clip_y0 = 0;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2200      	movs	r2, #0
 80026d0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80026da:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80026e4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  
  u8g2->cb->update_page_win(u8g2);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	6878      	ldr	r0, [r7, #4]
 80026f0:	4798      	blx	r3
}
 80026f2:	bf00      	nop
 80026f4:	3708      	adds	r7, #8
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b084      	sub	sp, #16
 80026fe:	af00      	add	r7, sp, #0
 8002700:	60f8      	str	r0, [r7, #12]
 8002702:	60b9      	str	r1, [r7, #8]
 8002704:	603b      	str	r3, [r7, #0]
 8002706:	4613      	mov	r3, r2
 8002708:	71fb      	strb	r3, [r7, #7]
  u8g2->font = NULL;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	2200      	movs	r2, #0
 800270e:	659a      	str	r2, [r3, #88]	@ 0x58
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	683a      	ldr	r2, [r7, #0]
 8002714:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  u8g2->tile_buf_ptr = buf;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	68ba      	ldr	r2, [r7, #8]
 800271a:	635a      	str	r2, [r3, #52]	@ 0x34
  u8g2->tile_buf_height = tile_buf_height;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	79fa      	ldrb	r2, [r7, #7]
 8002720:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  
  u8g2->tile_curr_row = 0;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	2200      	movs	r2, #0
 8002728:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	2200      	movs	r2, #0
 8002730:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
  u8g2->bitmap_transparency = 0;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	2200      	movs	r2, #0
 8002738:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  
  u8g2->font_height_mode = 0; /* issue 2046 */
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	2200      	movs	r2, #0
 8002740:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d
  u8g2->draw_color = 1;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	2201      	movs	r2, #1
 8002748:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
  u8g2->is_auto_page_clear = 1;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	2201      	movs	r2, #1
 8002750:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
  
  u8g2->cb = u8g2_cb;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	69ba      	ldr	r2, [r7, #24]
 8002758:	631a      	str	r2, [r3, #48]	@ 0x30
  u8g2->cb->update_dimension(u8g2);
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	68f8      	ldr	r0, [r7, #12]
 8002762:	4798      	blx	r3
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 8002764:	68f8      	ldr	r0, [r7, #12]
 8002766:	f7ff ffa9 	bl	80026bc <u8g2_SetMaxClipWindow>
#else
  u8g2->cb->update_page_win(u8g2);
#endif

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 800276a:	68f8      	ldr	r0, [r7, #12]
 800276c:	f7ff fd0c 	bl	8002188 <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	2200      	movs	r2, #0
 8002774:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
#endif
}
 8002778:	bf00      	nop
 800277a:	3710      	adds	r7, #16
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}

08002780 <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 8002780:	b480      	push	{r7}
 8002782:	b085      	sub	sp, #20
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	60bb      	str	r3, [r7, #8]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002794:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 8002796:	89fb      	ldrh	r3, [r7, #14]
 8002798:	00db      	lsls	r3, r3, #3
 800279a:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_height = t;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	89fa      	ldrh	r2, [r7, #14]
 80027a0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  
  t = display_info->tile_width;
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	7c1b      	ldrb	r3, [r3, #16]
 80027a6:	81fb      	strh	r3, [r7, #14]
#ifndef U8G2_16BIT
  if ( t >= 32 )
    t = 31;
#endif
  t *= 8;
 80027a8:	89fb      	ldrh	r3, [r7, #14]
 80027aa:	00db      	lsls	r3, r3, #3
 80027ac:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_width = t;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	89fa      	ldrh	r2, [r7, #14]
 80027b2:	875a      	strh	r2, [r3, #58]	@ 0x3a
  
  t = u8g2->tile_curr_row;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80027ba:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 80027bc:	89fb      	ldrh	r3, [r7, #14]
 80027be:	00db      	lsls	r3, r3, #3
 80027c0:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_curr_row = t;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	89fa      	ldrh	r2, [r7, #14]
 80027c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  
  t = u8g2->tile_buf_height;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80027ce:	81fb      	strh	r3, [r7, #14]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 80027d0:	89fb      	ldrh	r3, [r7, #14]
 80027d2:	687a      	ldr	r2, [r7, #4]
 80027d4:	f892 2039 	ldrb.w	r2, [r2, #57]	@ 0x39
 80027d8:	4413      	add	r3, r2
 80027da:	68ba      	ldr	r2, [r7, #8]
 80027dc:	7c52      	ldrb	r2, [r2, #17]
 80027de:	4293      	cmp	r3, r2
 80027e0:	dd07      	ble.n	80027f2 <u8g2_update_dimension_common+0x72>
    t = display_info->tile_height - u8g2->tile_curr_row;
 80027e2:	68bb      	ldr	r3, [r7, #8]
 80027e4:	7c5b      	ldrb	r3, [r3, #17]
 80027e6:	461a      	mov	r2, r3
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80027ee:	1ad3      	subs	r3, r2, r3
 80027f0:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 80027f2:	89fb      	ldrh	r3, [r7, #14]
 80027f4:	00db      	lsls	r3, r3, #3
 80027f6:	81fb      	strh	r3, [r7, #14]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
  u8g2->buf_y1 = u8g2->buf_y0;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
  u8g2->buf_y1 += t;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	f8b3 2042 	ldrh.w	r2, [r3, #66]	@ 0x42
 8002814:	89fb      	ldrh	r3, [r7, #14]
 8002816:	4413      	add	r3, r2
 8002818:	b29a      	uxth	r2, r3
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42

  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
 8002820:	68bb      	ldr	r3, [r7, #8]
 8002822:	8a9a      	ldrh	r2, [r3, #20]
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  u8g2->height = display_info->pixel_height;
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	8ada      	ldrh	r2, [r3, #22]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  if ( display_info->pixel_width <= 240 )
    u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#endif

}
 8002834:	bf00      	nop
 8002836:	3714      	adds	r7, #20
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr

08002840 <u8g2_apply_clip_window>:
/*==========================================================*/
/* apply clip window */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
static void u8g2_apply_clip_window(u8g2_t *u8g2)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b084      	sub	sp, #16
 8002844:	af02      	add	r7, sp, #8
 8002846:	6078      	str	r0, [r7, #4]
  /* check aganst the current user_??? window */
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	f8b3 1050 	ldrh.w	r1, [r3, #80]	@ 0x50
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	f8b3 0052 	ldrh.w	r0, [r3, #82]	@ 0x52
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002860:	9300      	str	r3, [sp, #0]
 8002862:	4603      	mov	r3, r0
 8002864:	6878      	ldr	r0, [r7, #4]
 8002866:	f7ff fe5e 	bl	8002526 <u8g2_IsIntersection>
 800286a:	4603      	mov	r3, r0
 800286c:	2b00      	cmp	r3, #0
 800286e:	d104      	bne.n	800287a <u8g2_apply_clip_window+0x3a>
  {
    u8g2->is_page_clip_window_intersection = 0;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2200      	movs	r2, #0
 8002874:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
    if ( u8g2->user_y0 < u8g2->clip_y0 )
      u8g2->user_y0 = u8g2->clip_y0;
    if ( u8g2->user_y1 > u8g2->clip_y1 )
      u8g2->user_y1 = u8g2->clip_y1;
  }
}
 8002878:	e03b      	b.n	80028f2 <u8g2_apply_clip_window+0xb2>
    u8g2->is_page_clip_window_intersection = 1;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2201      	movs	r2, #1
 800287e:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800288e:	429a      	cmp	r2, r3
 8002890:	d205      	bcs.n	800289e <u8g2_apply_clip_window+0x5e>
      u8g2->user_x0 = u8g2->clip_x0;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80028aa:	429a      	cmp	r2, r3
 80028ac:	d905      	bls.n	80028ba <u8g2_apply_clip_window+0x7a>
      u8g2->user_x1 = u8g2->clip_x1;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	f8b3 2052 	ldrh.w	r2, [r3, #82]	@ 0x52
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80028c6:	429a      	cmp	r2, r3
 80028c8:	d205      	bcs.n	80028d6 <u8g2_apply_clip_window+0x96>
      u8g2->user_y0 = u8g2->clip_y0;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	f8b3 204e 	ldrh.w	r2, [r3, #78]	@ 0x4e
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80028e2:	429a      	cmp	r2, r3
 80028e4:	d905      	bls.n	80028f2 <u8g2_apply_clip_window+0xb2>
      u8g2->user_y1 = u8g2->clip_y1;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	f8b3 2056 	ldrh.w	r2, [r3, #86]	@ 0x56
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
}
 80028f2:	bf00      	nop
 80028f4:	3708      	adds	r7, #8
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}

080028fa <u8g2_update_dimension_r0>:

/*==========================================================*/


void u8g2_update_dimension_r0(u8g2_t *u8g2)
{
 80028fa:	b580      	push	{r7, lr}
 80028fc:	b082      	sub	sp, #8
 80028fe:	af00      	add	r7, sp, #0
 8002900:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);  
 8002902:	6878      	ldr	r0, [r7, #4]
 8002904:	f7ff ff3c 	bl	8002780 <u8g2_update_dimension_common>
}
 8002908:	bf00      	nop
 800290a:	3708      	adds	r7, #8
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}

08002910 <u8g2_update_page_win_r0>:

void u8g2_update_page_win_r0(u8g2_t *u8g2)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b082      	sub	sp, #8
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = 0;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2200      	movs	r2, #0
 800291c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
  u8g2->user_x1 = u8g2->width;			/* pixel_buf_width replaced with width */
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
  
  u8g2->user_y0 = u8g2->buf_y0;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  u8g2->user_y1 = u8g2->buf_y1;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	f8b3 2042 	ldrh.w	r2, [r3, #66]	@ 0x42
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 8002944:	6878      	ldr	r0, [r7, #4]
 8002946:	f7ff ff7b 	bl	8002840 <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 800294a:	bf00      	nop
 800294c:	3708      	adds	r7, #8
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}

08002952 <u8g2_draw_l90_r0>:
/*============================================*/
extern void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir);


void u8g2_draw_l90_r0(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8002952:	b580      	push	{r7, lr}
 8002954:	b086      	sub	sp, #24
 8002956:	af02      	add	r7, sp, #8
 8002958:	60f8      	str	r0, [r7, #12]
 800295a:	4608      	mov	r0, r1
 800295c:	4611      	mov	r1, r2
 800295e:	461a      	mov	r2, r3
 8002960:	4603      	mov	r3, r0
 8002962:	817b      	strh	r3, [r7, #10]
 8002964:	460b      	mov	r3, r1
 8002966:	813b      	strh	r3, [r7, #8]
 8002968:	4613      	mov	r3, r2
 800296a:	80fb      	strh	r3, [r7, #6]
#ifdef __unix
  assert( dir <= 1 );
#endif
  u8g2_draw_hv_line_2dir(u8g2, x, y, len, dir);
 800296c:	88f8      	ldrh	r0, [r7, #6]
 800296e:	893a      	ldrh	r2, [r7, #8]
 8002970:	8979      	ldrh	r1, [r7, #10]
 8002972:	7e3b      	ldrb	r3, [r7, #24]
 8002974:	9300      	str	r3, [sp, #0]
 8002976:	4603      	mov	r3, r0
 8002978:	68f8      	ldr	r0, [r7, #12]
 800297a:	f7ff fcf5 	bl	8002368 <u8g2_draw_hv_line_2dir>
}
 800297e:	bf00      	nop
 8002980:	3710      	adds	r7, #16
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}

08002986 <u8x8_utf8_init>:

*/

/* reset the internal state machine */
void u8x8_utf8_init(u8x8_t *u8x8)
{
 8002986:	b480      	push	{r7}
 8002988:	b083      	sub	sp, #12
 800298a:	af00      	add	r7, sp, #0
 800298c:	6078      	str	r0, [r7, #4]
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2200      	movs	r2, #0
 8002992:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
}
 8002996:	bf00      	nop
 8002998:	370c      	adds	r7, #12
 800299a:	46bd      	mov	sp, r7
 800299c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a0:	4770      	bx	lr

080029a2 <u8x8_ascii_next>:

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
 80029a2:	b480      	push	{r7}
 80029a4:	b083      	sub	sp, #12
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	6078      	str	r0, [r7, #4]
 80029aa:	460b      	mov	r3, r1
 80029ac:	70fb      	strb	r3, [r7, #3]
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 80029ae:	78fb      	ldrb	r3, [r7, #3]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d002      	beq.n	80029ba <u8x8_ascii_next+0x18>
 80029b4:	78fb      	ldrb	r3, [r7, #3]
 80029b6:	2b0a      	cmp	r3, #10
 80029b8:	d102      	bne.n	80029c0 <u8x8_ascii_next+0x1e>
    return 0x0ffff;	/* end of string detected*/
 80029ba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80029be:	e001      	b.n	80029c4 <u8x8_ascii_next+0x22>
  return b;
 80029c0:	78fb      	ldrb	r3, [r7, #3]
 80029c2:	b29b      	uxth	r3, r3
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	370c      	adds	r7, #12
 80029c8:	46bd      	mov	sp, r7
 80029ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ce:	4770      	bx	lr

080029d0 <u8x8_byte_SetDC>:
*/

#include "u8x8.h"

uint8_t u8x8_byte_SetDC(u8x8_t *u8x8, uint8_t dc)
{
 80029d0:	b590      	push	{r4, r7, lr}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
 80029d8:	460b      	mov	r3, r1
 80029da:	70fb      	strb	r3, [r7, #3]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	691c      	ldr	r4, [r3, #16]
 80029e0:	78fa      	ldrb	r2, [r7, #3]
 80029e2:	2300      	movs	r3, #0
 80029e4:	2120      	movs	r1, #32
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	47a0      	blx	r4
 80029ea:	4603      	mov	r3, r0
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	370c      	adds	r7, #12
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd90      	pop	{r4, r7, pc}

080029f4 <u8x8_byte_SendBytes>:

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 80029f4:	b590      	push	{r4, r7, lr}
 80029f6:	b085      	sub	sp, #20
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	60f8      	str	r0, [r7, #12]
 80029fc:	460b      	mov	r3, r1
 80029fe:	607a      	str	r2, [r7, #4]
 8002a00:	72fb      	strb	r3, [r7, #11]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	691c      	ldr	r4, [r3, #16]
 8002a06:	7afa      	ldrb	r2, [r7, #11]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2117      	movs	r1, #23
 8002a0c:	68f8      	ldr	r0, [r7, #12]
 8002a0e:	47a0      	blx	r4
 8002a10:	4603      	mov	r3, r0
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	3714      	adds	r7, #20
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd90      	pop	{r4, r7, pc}

08002a1a <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 8002a1a:	b580      	push	{r7, lr}
 8002a1c:	b082      	sub	sp, #8
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	6078      	str	r0, [r7, #4]
 8002a22:	460b      	mov	r3, r1
 8002a24:	70fb      	strb	r3, [r7, #3]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 8002a26:	1cfb      	adds	r3, r7, #3
 8002a28:	461a      	mov	r2, r3
 8002a2a:	2101      	movs	r1, #1
 8002a2c:	6878      	ldr	r0, [r7, #4]
 8002a2e:	f7ff ffe1 	bl	80029f4 <u8x8_byte_SendBytes>
 8002a32:	4603      	mov	r3, r0
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	3708      	adds	r7, #8
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}

08002a3c <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 8002a3c:	b590      	push	{r4, r7, lr}
 8002a3e:	b083      	sub	sp, #12
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
 8002a44:	460b      	mov	r3, r1
 8002a46:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	68dc      	ldr	r4, [r3, #12]
 8002a4c:	78fa      	ldrb	r2, [r7, #3]
 8002a4e:	2300      	movs	r3, #0
 8002a50:	2115      	movs	r1, #21
 8002a52:	6878      	ldr	r0, [r7, #4]
 8002a54:	47a0      	blx	r4
 8002a56:	4603      	mov	r3, r0
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	370c      	adds	r7, #12
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bd90      	pop	{r4, r7, pc}

08002a60 <u8x8_cad_SendArg>:

uint8_t u8x8_cad_SendArg(u8x8_t *u8x8, uint8_t arg)
{
 8002a60:	b590      	push	{r4, r7, lr}
 8002a62:	b083      	sub	sp, #12
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
 8002a68:	460b      	mov	r3, r1
 8002a6a:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_ARG, arg, NULL);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	68dc      	ldr	r4, [r3, #12]
 8002a70:	78fa      	ldrb	r2, [r7, #3]
 8002a72:	2300      	movs	r3, #0
 8002a74:	2116      	movs	r1, #22
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	47a0      	blx	r4
 8002a7a:	4603      	mov	r3, r0
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	370c      	adds	r7, #12
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd90      	pop	{r4, r7, pc}

08002a84 <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8002a84:	b590      	push	{r4, r7, lr}
 8002a86:	b085      	sub	sp, #20
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	60f8      	str	r0, [r7, #12]
 8002a8c:	460b      	mov	r3, r1
 8002a8e:	607a      	str	r2, [r7, #4]
 8002a90:	72fb      	strb	r3, [r7, #11]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	68dc      	ldr	r4, [r3, #12]
 8002a96:	7afa      	ldrb	r2, [r7, #11]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2117      	movs	r1, #23
 8002a9c:	68f8      	ldr	r0, [r7, #12]
 8002a9e:	47a0      	blx	r4
 8002aa0:	4603      	mov	r3, r0
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	3714      	adds	r7, #20
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd90      	pop	{r4, r7, pc}

08002aaa <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 8002aaa:	b590      	push	{r4, r7, lr}
 8002aac:	b083      	sub	sp, #12
 8002aae:	af00      	add	r7, sp, #0
 8002ab0:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	68dc      	ldr	r4, [r3, #12]
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	2200      	movs	r2, #0
 8002aba:	2118      	movs	r1, #24
 8002abc:	6878      	ldr	r0, [r7, #4]
 8002abe:	47a0      	blx	r4
 8002ac0:	4603      	mov	r3, r0
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	370c      	adds	r7, #12
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd90      	pop	{r4, r7, pc}

08002aca <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 8002aca:	b590      	push	{r4, r7, lr}
 8002acc:	b083      	sub	sp, #12
 8002ace:	af00      	add	r7, sp, #0
 8002ad0:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	68dc      	ldr	r4, [r3, #12]
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	2200      	movs	r2, #0
 8002ada:	2119      	movs	r1, #25
 8002adc:	6878      	ldr	r0, [r7, #4]
 8002ade:	47a0      	blx	r4
 8002ae0:	4603      	mov	r3, r0
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	370c      	adds	r7, #12
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd90      	pop	{r4, r7, pc}

08002aea <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 8002aea:	b590      	push	{r4, r7, lr}
 8002aec:	b085      	sub	sp, #20
 8002aee:	af00      	add	r7, sp, #0
 8002af0:	6078      	str	r0, [r7, #4]
 8002af2:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	781b      	ldrb	r3, [r3, #0]
 8002af8:	73fb      	strb	r3, [r7, #15]
    data++;
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	3301      	adds	r3, #1
 8002afe:	603b      	str	r3, [r7, #0]
    switch( cmd )
 8002b00:	7bfb      	ldrb	r3, [r7, #15]
 8002b02:	2bfe      	cmp	r3, #254	@ 0xfe
 8002b04:	d031      	beq.n	8002b6a <u8x8_cad_SendSequence+0x80>
 8002b06:	2bfe      	cmp	r3, #254	@ 0xfe
 8002b08:	dc3d      	bgt.n	8002b86 <u8x8_cad_SendSequence+0x9c>
 8002b0a:	2b19      	cmp	r3, #25
 8002b0c:	dc3b      	bgt.n	8002b86 <u8x8_cad_SendSequence+0x9c>
 8002b0e:	2b18      	cmp	r3, #24
 8002b10:	da23      	bge.n	8002b5a <u8x8_cad_SendSequence+0x70>
 8002b12:	2b16      	cmp	r3, #22
 8002b14:	dc02      	bgt.n	8002b1c <u8x8_cad_SendSequence+0x32>
 8002b16:	2b15      	cmp	r3, #21
 8002b18:	da03      	bge.n	8002b22 <u8x8_cad_SendSequence+0x38>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 8002b1a:	e034      	b.n	8002b86 <u8x8_cad_SendSequence+0x9c>
    switch( cmd )
 8002b1c:	2b17      	cmp	r3, #23
 8002b1e:	d00e      	beq.n	8002b3e <u8x8_cad_SendSequence+0x54>
	return;
 8002b20:	e031      	b.n	8002b86 <u8x8_cad_SendSequence+0x9c>
	  v = *data;
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	781b      	ldrb	r3, [r3, #0]
 8002b26:	73bb      	strb	r3, [r7, #14]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	68dc      	ldr	r4, [r3, #12]
 8002b2c:	7bba      	ldrb	r2, [r7, #14]
 8002b2e:	7bf9      	ldrb	r1, [r7, #15]
 8002b30:	2300      	movs	r3, #0
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	47a0      	blx	r4
	  data++;
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	3301      	adds	r3, #1
 8002b3a:	603b      	str	r3, [r7, #0]
	  break;
 8002b3c:	e022      	b.n	8002b84 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	781b      	ldrb	r3, [r3, #0]
 8002b42:	73bb      	strb	r3, [r7, #14]
	  u8x8_cad_SendData(u8x8, 1, &v);
 8002b44:	f107 030e 	add.w	r3, r7, #14
 8002b48:	461a      	mov	r2, r3
 8002b4a:	2101      	movs	r1, #1
 8002b4c:	6878      	ldr	r0, [r7, #4]
 8002b4e:	f7ff ff99 	bl	8002a84 <u8x8_cad_SendData>
	  data++;
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	3301      	adds	r3, #1
 8002b56:	603b      	str	r3, [r7, #0]
	  break;
 8002b58:	e014      	b.n	8002b84 <u8x8_cad_SendSequence+0x9a>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	68dc      	ldr	r4, [r3, #12]
 8002b5e:	7bf9      	ldrb	r1, [r7, #15]
 8002b60:	2300      	movs	r3, #0
 8002b62:	2200      	movs	r2, #0
 8002b64:	6878      	ldr	r0, [r7, #4]
 8002b66:	47a0      	blx	r4
	  break;
 8002b68:	e00c      	b.n	8002b84 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	781b      	ldrb	r3, [r3, #0]
 8002b6e:	73bb      	strb	r3, [r7, #14]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 8002b70:	7bbb      	ldrb	r3, [r7, #14]
 8002b72:	461a      	mov	r2, r3
 8002b74:	2129      	movs	r1, #41	@ 0x29
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	f000 fa3b 	bl	8002ff2 <u8x8_gpio_call>
	  data++;
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	3301      	adds	r3, #1
 8002b80:	603b      	str	r3, [r7, #0]
	  break;
 8002b82:	bf00      	nop
    cmd = *data;
 8002b84:	e7b6      	b.n	8002af4 <u8x8_cad_SendSequence+0xa>
	return;
 8002b86:	bf00      	nop
    }
  }
}
 8002b88:	3714      	adds	r7, #20
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd90      	pop	{r4, r7, pc}
	...

08002b90 <u8x8_cad_011>:
  convert to bytes by using 
    dc = 0 for commands 
    dc = 1 for args and data
*/
uint8_t u8x8_cad_011(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8002b90:	b590      	push	{r4, r7, lr}
 8002b92:	b085      	sub	sp, #20
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	60f8      	str	r0, [r7, #12]
 8002b98:	607b      	str	r3, [r7, #4]
 8002b9a:	460b      	mov	r3, r1
 8002b9c:	72fb      	strb	r3, [r7, #11]
 8002b9e:	4613      	mov	r3, r2
 8002ba0:	72bb      	strb	r3, [r7, #10]
  switch(msg)
 8002ba2:	7afb      	ldrb	r3, [r7, #11]
 8002ba4:	3b14      	subs	r3, #20
 8002ba6:	2b05      	cmp	r3, #5
 8002ba8:	d82f      	bhi.n	8002c0a <u8x8_cad_011+0x7a>
 8002baa:	a201      	add	r2, pc, #4	@ (adr r2, 8002bb0 <u8x8_cad_011+0x20>)
 8002bac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bb0:	08002bf9 	.word	0x08002bf9
 8002bb4:	08002bc9 	.word	0x08002bc9
 8002bb8:	08002bdd 	.word	0x08002bdd
 8002bbc:	08002bf1 	.word	0x08002bf1
 8002bc0:	08002bf9 	.word	0x08002bf9
 8002bc4:	08002bf9 	.word	0x08002bf9
  {
    case U8X8_MSG_CAD_SEND_CMD:
      u8x8_byte_SetDC(u8x8, 0);
 8002bc8:	2100      	movs	r1, #0
 8002bca:	68f8      	ldr	r0, [r7, #12]
 8002bcc:	f7ff ff00 	bl	80029d0 <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 8002bd0:	7abb      	ldrb	r3, [r7, #10]
 8002bd2:	4619      	mov	r1, r3
 8002bd4:	68f8      	ldr	r0, [r7, #12]
 8002bd6:	f7ff ff20 	bl	8002a1a <u8x8_byte_SendByte>
      break;
 8002bda:	e018      	b.n	8002c0e <u8x8_cad_011+0x7e>
    case U8X8_MSG_CAD_SEND_ARG:
      u8x8_byte_SetDC(u8x8, 1);
 8002bdc:	2101      	movs	r1, #1
 8002bde:	68f8      	ldr	r0, [r7, #12]
 8002be0:	f7ff fef6 	bl	80029d0 <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 8002be4:	7abb      	ldrb	r3, [r7, #10]
 8002be6:	4619      	mov	r1, r3
 8002be8:	68f8      	ldr	r0, [r7, #12]
 8002bea:	f7ff ff16 	bl	8002a1a <u8x8_byte_SendByte>
      break;
 8002bee:	e00e      	b.n	8002c0e <u8x8_cad_011+0x7e>
    case U8X8_MSG_CAD_SEND_DATA:
      u8x8_byte_SetDC(u8x8, 1);
 8002bf0:	2101      	movs	r1, #1
 8002bf2:	68f8      	ldr	r0, [r7, #12]
 8002bf4:	f7ff feec 	bl	80029d0 <u8x8_byte_SetDC>
      //break;
      /* fall through */
    case U8X8_MSG_CAD_INIT:
    case U8X8_MSG_CAD_START_TRANSFER:
    case U8X8_MSG_CAD_END_TRANSFER:
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	691c      	ldr	r4, [r3, #16]
 8002bfc:	7aba      	ldrb	r2, [r7, #10]
 8002bfe:	7af9      	ldrb	r1, [r7, #11]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	68f8      	ldr	r0, [r7, #12]
 8002c04:	47a0      	blx	r4
 8002c06:	4603      	mov	r3, r0
 8002c08:	e002      	b.n	8002c10 <u8x8_cad_011+0x80>
    default:
      return 0;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	e000      	b.n	8002c10 <u8x8_cad_011+0x80>
  }
  return 1;
 8002c0e:	2301      	movs	r3, #1
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	3714      	adds	r7, #20
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd90      	pop	{r4, r7, pc}

08002c18 <u8x8_ssd1322_8to32>:
*/

static uint8_t u8x8_ssd1322_to32_dest_buf[32];

static uint8_t *u8x8_ssd1322_8to32(U8X8_UNUSED u8x8_t *u8x8, uint8_t *ptr)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b087      	sub	sp, #28
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
 8002c20:	6039      	str	r1, [r7, #0]
  uint8_t v;
  uint8_t a,b;
  uint8_t i, j;
  uint8_t *dest;
  
  for( j = 0; j < 4; j++ )
 8002c22:	2300      	movs	r3, #0
 8002c24:	74fb      	strb	r3, [r7, #19]
 8002c26:	e03d      	b.n	8002ca4 <u8x8_ssd1322_8to32+0x8c>
  {
    dest = u8x8_ssd1322_to32_dest_buf;
 8002c28:	4b23      	ldr	r3, [pc, #140]	@ (8002cb8 <u8x8_ssd1322_8to32+0xa0>)
 8002c2a:	60fb      	str	r3, [r7, #12]
    dest += j;
 8002c2c:	7cfb      	ldrb	r3, [r7, #19]
 8002c2e:	68fa      	ldr	r2, [r7, #12]
 8002c30:	4413      	add	r3, r2
 8002c32:	60fb      	str	r3, [r7, #12]
    a =*ptr;
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	781b      	ldrb	r3, [r3, #0]
 8002c38:	75bb      	strb	r3, [r7, #22]
    ptr++;
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	3301      	adds	r3, #1
 8002c3e:	603b      	str	r3, [r7, #0]
    b = *ptr;
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	781b      	ldrb	r3, [r3, #0]
 8002c44:	757b      	strb	r3, [r7, #21]
    ptr++;
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	3301      	adds	r3, #1
 8002c4a:	603b      	str	r3, [r7, #0]
    for( i = 0; i < 8; i++ )
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	753b      	strb	r3, [r7, #20]
 8002c50:	e022      	b.n	8002c98 <u8x8_ssd1322_8to32+0x80>
    {
      v = 0;
 8002c52:	2300      	movs	r3, #0
 8002c54:	75fb      	strb	r3, [r7, #23]
      if ( a&1 ) v |= 0xf0;
 8002c56:	7dbb      	ldrb	r3, [r7, #22]
 8002c58:	f003 0301 	and.w	r3, r3, #1
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d003      	beq.n	8002c68 <u8x8_ssd1322_8to32+0x50>
 8002c60:	7dfb      	ldrb	r3, [r7, #23]
 8002c62:	f063 030f 	orn	r3, r3, #15
 8002c66:	75fb      	strb	r3, [r7, #23]
      if ( b&1 ) v |= 0x0f;
 8002c68:	7d7b      	ldrb	r3, [r7, #21]
 8002c6a:	f003 0301 	and.w	r3, r3, #1
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d003      	beq.n	8002c7a <u8x8_ssd1322_8to32+0x62>
 8002c72:	7dfb      	ldrb	r3, [r7, #23]
 8002c74:	f043 030f 	orr.w	r3, r3, #15
 8002c78:	75fb      	strb	r3, [r7, #23]
      *dest = v;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	7dfa      	ldrb	r2, [r7, #23]
 8002c7e:	701a      	strb	r2, [r3, #0]
      dest+=4;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	3304      	adds	r3, #4
 8002c84:	60fb      	str	r3, [r7, #12]
      a >>= 1;
 8002c86:	7dbb      	ldrb	r3, [r7, #22]
 8002c88:	085b      	lsrs	r3, r3, #1
 8002c8a:	75bb      	strb	r3, [r7, #22]
      b >>= 1;
 8002c8c:	7d7b      	ldrb	r3, [r7, #21]
 8002c8e:	085b      	lsrs	r3, r3, #1
 8002c90:	757b      	strb	r3, [r7, #21]
    for( i = 0; i < 8; i++ )
 8002c92:	7d3b      	ldrb	r3, [r7, #20]
 8002c94:	3301      	adds	r3, #1
 8002c96:	753b      	strb	r3, [r7, #20]
 8002c98:	7d3b      	ldrb	r3, [r7, #20]
 8002c9a:	2b07      	cmp	r3, #7
 8002c9c:	d9d9      	bls.n	8002c52 <u8x8_ssd1322_8to32+0x3a>
  for( j = 0; j < 4; j++ )
 8002c9e:	7cfb      	ldrb	r3, [r7, #19]
 8002ca0:	3301      	adds	r3, #1
 8002ca2:	74fb      	strb	r3, [r7, #19]
 8002ca4:	7cfb      	ldrb	r3, [r7, #19]
 8002ca6:	2b03      	cmp	r3, #3
 8002ca8:	d9be      	bls.n	8002c28 <u8x8_ssd1322_8to32+0x10>
    }
  }
  
  return u8x8_ssd1322_to32_dest_buf;
 8002caa:	4b03      	ldr	r3, [pc, #12]	@ (8002cb8 <u8x8_ssd1322_8to32+0xa0>)
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	371c      	adds	r7, #28
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb6:	4770      	bx	lr
 8002cb8:	24000bb8 	.word	0x24000bb8

08002cbc <u8x8_d_ssd1322_common>:
  return u8x8_ssd1322_to32_dest_buf;
}


uint8_t u8x8_d_ssd1322_common(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b088      	sub	sp, #32
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	60f8      	str	r0, [r7, #12]
 8002cc4:	607b      	str	r3, [r7, #4]
 8002cc6:	460b      	mov	r3, r1
 8002cc8:	72fb      	strb	r3, [r7, #11]
 8002cca:	4613      	mov	r3, r2
 8002ccc:	72bb      	strb	r3, [r7, #10]
  uint8_t x; 
  uint8_t y, c;
  uint8_t *ptr;
  switch(msg)
 8002cce:	7afb      	ldrb	r3, [r7, #11]
 8002cd0:	2b0f      	cmp	r3, #15
 8002cd2:	d024      	beq.n	8002d1e <u8x8_d_ssd1322_common+0x62>
 8002cd4:	2b0f      	cmp	r3, #15
 8002cd6:	f300 8081 	bgt.w	8002ddc <u8x8_d_ssd1322_common+0x120>
 8002cda:	2b0b      	cmp	r3, #11
 8002cdc:	d002      	beq.n	8002ce4 <u8x8_d_ssd1322_common+0x28>
 8002cde:	2b0e      	cmp	r3, #14
 8002ce0:	d00d      	beq.n	8002cfe <u8x8_d_ssd1322_common+0x42>
 8002ce2:	e07b      	b.n	8002ddc <u8x8_d_ssd1322_common+0x120>
      u8x8_d_helper_display_init(u8x8);
      u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1322_256x64_init_seq);
      break;
    */
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 8002ce4:	7abb      	ldrb	r3, [r7, #10]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d104      	bne.n	8002cf4 <u8x8_d_ssd1322_common+0x38>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1322_powersave0_seq);
 8002cea:	4940      	ldr	r1, [pc, #256]	@ (8002dec <u8x8_d_ssd1322_common+0x130>)
 8002cec:	68f8      	ldr	r0, [r7, #12]
 8002cee:	f7ff fefc 	bl	8002aea <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1322_powersave1_seq);
      break;
 8002cf2:	e075      	b.n	8002de0 <u8x8_d_ssd1322_common+0x124>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1322_powersave1_seq);
 8002cf4:	493e      	ldr	r1, [pc, #248]	@ (8002df0 <u8x8_d_ssd1322_common+0x134>)
 8002cf6:	68f8      	ldr	r0, [r7, #12]
 8002cf8:	f7ff fef7 	bl	8002aea <u8x8_cad_SendSequence>
      break;
 8002cfc:	e070      	b.n	8002de0 <u8x8_d_ssd1322_common+0x124>
#ifdef U8X8_WITH_SET_CONTRAST
    case U8X8_MSG_DISPLAY_SET_CONTRAST:
      u8x8_cad_StartTransfer(u8x8);
 8002cfe:	68f8      	ldr	r0, [r7, #12]
 8002d00:	f7ff fed3 	bl	8002aaa <u8x8_cad_StartTransfer>
      u8x8_cad_SendCmd(u8x8, 0x0C1 );
 8002d04:	21c1      	movs	r1, #193	@ 0xc1
 8002d06:	68f8      	ldr	r0, [r7, #12]
 8002d08:	f7ff fe98 	bl	8002a3c <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, arg_int );	/* ssd1322 has range from 0 to 255 */
 8002d0c:	7abb      	ldrb	r3, [r7, #10]
 8002d0e:	4619      	mov	r1, r3
 8002d10:	68f8      	ldr	r0, [r7, #12]
 8002d12:	f7ff fea5 	bl	8002a60 <u8x8_cad_SendArg>
      u8x8_cad_EndTransfer(u8x8);
 8002d16:	68f8      	ldr	r0, [r7, #12]
 8002d18:	f7ff fed7 	bl	8002aca <u8x8_cad_EndTransfer>
      break;
 8002d1c:	e060      	b.n	8002de0 <u8x8_d_ssd1322_common+0x124>
#endif
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      u8x8_cad_StartTransfer(u8x8);
 8002d1e:	68f8      	ldr	r0, [r7, #12]
 8002d20:	f7ff fec3 	bl	8002aaa <u8x8_cad_StartTransfer>
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;    
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	795b      	ldrb	r3, [r3, #5]
 8002d28:	77fb      	strb	r3, [r7, #31]
      x *= 2;		// only every 4th col can be addressed
 8002d2a:	7ffb      	ldrb	r3, [r7, #31]
 8002d2c:	005b      	lsls	r3, r3, #1
 8002d2e:	77fb      	strb	r3, [r7, #31]
      x += u8x8->x_offset;		
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 8002d36:	7ffb      	ldrb	r3, [r7, #31]
 8002d38:	4413      	add	r3, r2
 8002d3a:	77fb      	strb	r3, [r7, #31]
    
      y = (((u8x8_tile_t *)arg_ptr)->y_pos);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	799b      	ldrb	r3, [r3, #6]
 8002d40:	75fb      	strb	r3, [r7, #23]
      y *= 8;
 8002d42:	7dfb      	ldrb	r3, [r7, #23]
 8002d44:	00db      	lsls	r3, r3, #3
 8002d46:	75fb      	strb	r3, [r7, #23]
    
      
      u8x8_cad_SendCmd(u8x8, 0x075 );	/* set row address, moved out of the loop (issue 302) */
 8002d48:	2175      	movs	r1, #117	@ 0x75
 8002d4a:	68f8      	ldr	r0, [r7, #12]
 8002d4c:	f7ff fe76 	bl	8002a3c <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, y);
 8002d50:	7dfb      	ldrb	r3, [r7, #23]
 8002d52:	4619      	mov	r1, r3
 8002d54:	68f8      	ldr	r0, [r7, #12]
 8002d56:	f7ff fe83 	bl	8002a60 <u8x8_cad_SendArg>
      u8x8_cad_SendArg(u8x8, y+7);
 8002d5a:	7dfb      	ldrb	r3, [r7, #23]
 8002d5c:	3307      	adds	r3, #7
 8002d5e:	b2db      	uxtb	r3, r3
 8002d60:	4619      	mov	r1, r3
 8002d62:	68f8      	ldr	r0, [r7, #12]
 8002d64:	f7ff fe7c 	bl	8002a60 <u8x8_cad_SendArg>
      
      do
      {
	c = ((u8x8_tile_t *)arg_ptr)->cnt;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	791b      	ldrb	r3, [r3, #4]
 8002d6c:	77bb      	strb	r3, [r7, #30]
	ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	61bb      	str	r3, [r7, #24]

	do
	{
	  u8x8_cad_SendCmd(u8x8, 0x015 );	/* set column address */
 8002d74:	2115      	movs	r1, #21
 8002d76:	68f8      	ldr	r0, [r7, #12]
 8002d78:	f7ff fe60 	bl	8002a3c <u8x8_cad_SendCmd>
	  u8x8_cad_SendArg(u8x8, x );	/* start */
 8002d7c:	7ffb      	ldrb	r3, [r7, #31]
 8002d7e:	4619      	mov	r1, r3
 8002d80:	68f8      	ldr	r0, [r7, #12]
 8002d82:	f7ff fe6d 	bl	8002a60 <u8x8_cad_SendArg>
	  u8x8_cad_SendArg(u8x8, x+1 );	/* end */
 8002d86:	7ffb      	ldrb	r3, [r7, #31]
 8002d88:	3301      	adds	r3, #1
 8002d8a:	b2db      	uxtb	r3, r3
 8002d8c:	4619      	mov	r1, r3
 8002d8e:	68f8      	ldr	r0, [r7, #12]
 8002d90:	f7ff fe66 	bl	8002a60 <u8x8_cad_SendArg>

	  u8x8_cad_SendCmd(u8x8, 0x05c );	/* write to ram */
 8002d94:	215c      	movs	r1, #92	@ 0x5c
 8002d96:	68f8      	ldr	r0, [r7, #12]
 8002d98:	f7ff fe50 	bl	8002a3c <u8x8_cad_SendCmd>
	  
	  u8x8_cad_SendData(u8x8, 32, u8x8_ssd1322_8to32(u8x8, ptr));
 8002d9c:	69b9      	ldr	r1, [r7, #24]
 8002d9e:	68f8      	ldr	r0, [r7, #12]
 8002da0:	f7ff ff3a 	bl	8002c18 <u8x8_ssd1322_8to32>
 8002da4:	4603      	mov	r3, r0
 8002da6:	461a      	mov	r2, r3
 8002da8:	2120      	movs	r1, #32
 8002daa:	68f8      	ldr	r0, [r7, #12]
 8002dac:	f7ff fe6a 	bl	8002a84 <u8x8_cad_SendData>
	  
	  ptr += 8;
 8002db0:	69bb      	ldr	r3, [r7, #24]
 8002db2:	3308      	adds	r3, #8
 8002db4:	61bb      	str	r3, [r7, #24]
	  x += 2;
 8002db6:	7ffb      	ldrb	r3, [r7, #31]
 8002db8:	3302      	adds	r3, #2
 8002dba:	77fb      	strb	r3, [r7, #31]
	  c--;
 8002dbc:	7fbb      	ldrb	r3, [r7, #30]
 8002dbe:	3b01      	subs	r3, #1
 8002dc0:	77bb      	strb	r3, [r7, #30]
	} while( c > 0 );
 8002dc2:	7fbb      	ldrb	r3, [r7, #30]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d1d5      	bne.n	8002d74 <u8x8_d_ssd1322_common+0xb8>
	
	//x += 2;
	arg_int--;
 8002dc8:	7abb      	ldrb	r3, [r7, #10]
 8002dca:	3b01      	subs	r3, #1
 8002dcc:	72bb      	strb	r3, [r7, #10]
      } while( arg_int > 0 );
 8002dce:	7abb      	ldrb	r3, [r7, #10]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d1c9      	bne.n	8002d68 <u8x8_d_ssd1322_common+0xac>
      
      u8x8_cad_EndTransfer(u8x8);
 8002dd4:	68f8      	ldr	r0, [r7, #12]
 8002dd6:	f7ff fe78 	bl	8002aca <u8x8_cad_EndTransfer>
      break;
 8002dda:	e001      	b.n	8002de0 <u8x8_d_ssd1322_common+0x124>
    default:
      return 0;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	e000      	b.n	8002de2 <u8x8_d_ssd1322_common+0x126>
  }
  return 1;
 8002de0:	2301      	movs	r3, #1
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	3720      	adds	r7, #32
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
 8002dea:	bf00      	nop
 8002dec:	0800be38 	.word	0x0800be38
 8002df0:	0800be40 	.word	0x0800be40

08002df4 <u8x8_d_ssd1322_nhd_256x64>:
  U8X8_END()             			/* end of sequence */
};


uint8_t u8x8_d_ssd1322_nhd_256x64(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b084      	sub	sp, #16
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	60f8      	str	r0, [r7, #12]
 8002dfc:	607b      	str	r3, [r7, #4]
 8002dfe:	460b      	mov	r3, r1
 8002e00:	72fb      	strb	r3, [r7, #11]
 8002e02:	4613      	mov	r3, r2
 8002e04:	72bb      	strb	r3, [r7, #10]
  switch(msg)
 8002e06:	7afb      	ldrb	r3, [r7, #11]
 8002e08:	2b0d      	cmp	r3, #13
 8002e0a:	d013      	beq.n	8002e34 <u8x8_d_ssd1322_nhd_256x64+0x40>
 8002e0c:	2b0d      	cmp	r3, #13
 8002e0e:	dc2a      	bgt.n	8002e66 <u8x8_d_ssd1322_nhd_256x64+0x72>
 8002e10:	2b09      	cmp	r3, #9
 8002e12:	d002      	beq.n	8002e1a <u8x8_d_ssd1322_nhd_256x64+0x26>
 8002e14:	2b0a      	cmp	r3, #10
 8002e16:	d005      	beq.n	8002e24 <u8x8_d_ssd1322_nhd_256x64+0x30>
 8002e18:	e025      	b.n	8002e66 <u8x8_d_ssd1322_nhd_256x64+0x72>
  {
    case U8X8_MSG_DISPLAY_SETUP_MEMORY:
      u8x8_d_helper_display_setup_memory(u8x8, &u8x8_ssd1322_256x64_display_info);
 8002e1a:	4919      	ldr	r1, [pc, #100]	@ (8002e80 <u8x8_d_ssd1322_nhd_256x64+0x8c>)
 8002e1c:	68f8      	ldr	r0, [r7, #12]
 8002e1e:	f000 f837 	bl	8002e90 <u8x8_d_helper_display_setup_memory>
      break;
 8002e22:	e028      	b.n	8002e76 <u8x8_d_ssd1322_nhd_256x64+0x82>
    case U8X8_MSG_DISPLAY_INIT:
      u8x8_d_helper_display_init(u8x8);
 8002e24:	68f8      	ldr	r0, [r7, #12]
 8002e26:	f000 f847 	bl	8002eb8 <u8x8_d_helper_display_init>
      u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1322_256x64_init_seq);
 8002e2a:	4916      	ldr	r1, [pc, #88]	@ (8002e84 <u8x8_d_ssd1322_nhd_256x64+0x90>)
 8002e2c:	68f8      	ldr	r0, [r7, #12]
 8002e2e:	f7ff fe5c 	bl	8002aea <u8x8_cad_SendSequence>
      break;
 8002e32:	e020      	b.n	8002e76 <u8x8_d_ssd1322_nhd_256x64+0x82>
    case U8X8_MSG_DISPLAY_SET_FLIP_MODE:
      if ( arg_int == 0 )
 8002e34:	7abb      	ldrb	r3, [r7, #10]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d10a      	bne.n	8002e50 <u8x8_d_ssd1322_nhd_256x64+0x5c>
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1322_256x64_flip0_seq);
 8002e3a:	4913      	ldr	r1, [pc, #76]	@ (8002e88 <u8x8_d_ssd1322_nhd_256x64+0x94>)
 8002e3c:	68f8      	ldr	r0, [r7, #12]
 8002e3e:	f7ff fe54 	bl	8002aea <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->default_x_offset;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	7c9a      	ldrb	r2, [r3, #18]
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
      else
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1322_256x64_flip1_seq);
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
      }
      break;
 8002e4e:	e012      	b.n	8002e76 <u8x8_d_ssd1322_nhd_256x64+0x82>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1322_256x64_flip1_seq);
 8002e50:	490e      	ldr	r1, [pc, #56]	@ (8002e8c <u8x8_d_ssd1322_nhd_256x64+0x98>)
 8002e52:	68f8      	ldr	r0, [r7, #12]
 8002e54:	f7ff fe49 	bl	8002aea <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	7cda      	ldrb	r2, [r3, #19]
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
      break;
 8002e64:	e007      	b.n	8002e76 <u8x8_d_ssd1322_nhd_256x64+0x82>
    
    default:
      return u8x8_d_ssd1322_common(u8x8, msg, arg_int, arg_ptr);
 8002e66:	7aba      	ldrb	r2, [r7, #10]
 8002e68:	7af9      	ldrb	r1, [r7, #11]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	68f8      	ldr	r0, [r7, #12]
 8002e6e:	f7ff ff25 	bl	8002cbc <u8x8_d_ssd1322_common>
 8002e72:	4603      	mov	r3, r0
 8002e74:	e000      	b.n	8002e78 <u8x8_d_ssd1322_nhd_256x64+0x84>
  }
  return 1;
 8002e76:	2301      	movs	r3, #1
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3710      	adds	r7, #16
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}
 8002e80:	0800be60 	.word	0x0800be60
 8002e84:	0800be78 	.word	0x0800be78
 8002e88:	0800be48 	.word	0x0800be48
 8002e8c:	0800be54 	.word	0x0800be54

08002e90 <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
 8002e98:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	683a      	ldr	r2, [r7, #0]
 8002e9e:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	7c9a      	ldrb	r2, [r3, #18]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 8002eac:	bf00      	nop
 8002eae:	370c      	adds	r7, #12
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb6:	4770      	bx	lr

08002eb8 <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 8002eb8:	b590      	push	{r4, r7, lr}
 8002eba:	b083      	sub	sp, #12
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);             /* macro, which calls gpio_and_delay_cb with U8X8_MSG_GPIO_AND_DELAY_INIT */
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	695c      	ldr	r4, [r3, #20]
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	2128      	movs	r1, #40	@ 0x28
 8002eca:	6878      	ldr	r0, [r7, #4]
 8002ecc:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);              /* this will also call U8X8_MSG_BYTE_INIT, byte init will NOT call GPIO_INIT */
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	68dc      	ldr	r4, [r3, #12]
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	2114      	movs	r1, #20
 8002ed8:	6878      	ldr	r0, [r7, #4]
 8002eda:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 8002edc:	2201      	movs	r2, #1
 8002ede:	214b      	movs	r1, #75	@ 0x4b
 8002ee0:	6878      	ldr	r0, [r7, #4]
 8002ee2:	f000 f886 	bl	8002ff2 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	791b      	ldrb	r3, [r3, #4]
 8002eec:	461a      	mov	r2, r3
 8002eee:	2129      	movs	r1, #41	@ 0x29
 8002ef0:	6878      	ldr	r0, [r7, #4]
 8002ef2:	f000 f87e 	bl	8002ff2 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	214b      	movs	r1, #75	@ 0x4b
 8002efa:	6878      	ldr	r0, [r7, #4]
 8002efc:	f000 f879 	bl	8002ff2 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	791b      	ldrb	r3, [r3, #4]
 8002f06:	461a      	mov	r2, r3
 8002f08:	2129      	movs	r1, #41	@ 0x29
 8002f0a:	6878      	ldr	r0, [r7, #4]
 8002f0c:	f000 f871 	bl	8002ff2 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 8002f10:	2201      	movs	r2, #1
 8002f12:	214b      	movs	r1, #75	@ 0x4b
 8002f14:	6878      	ldr	r0, [r7, #4]
 8002f16:	f000 f86c 	bl	8002ff2 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	795b      	ldrb	r3, [r3, #5]
 8002f20:	461a      	mov	r2, r3
 8002f22:	2129      	movs	r1, #41	@ 0x29
 8002f24:	6878      	ldr	r0, [r7, #4]
 8002f26:	f000 f864 	bl	8002ff2 <u8x8_gpio_call>
}    
 8002f2a:	bf00      	nop
 8002f2c:	370c      	adds	r7, #12
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd90      	pop	{r4, r7, pc}

08002f32 <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 8002f32:	b590      	push	{r4, r7, lr}
 8002f34:	b085      	sub	sp, #20
 8002f36:	af00      	add	r7, sp, #0
 8002f38:	6078      	str	r0, [r7, #4]
 8002f3a:	4608      	mov	r0, r1
 8002f3c:	4611      	mov	r1, r2
 8002f3e:	461a      	mov	r2, r3
 8002f40:	4603      	mov	r3, r0
 8002f42:	70fb      	strb	r3, [r7, #3]
 8002f44:	460b      	mov	r3, r1
 8002f46:	70bb      	strb	r3, [r7, #2]
 8002f48:	4613      	mov	r3, r2
 8002f4a:	707b      	strb	r3, [r7, #1]
  u8x8_tile_t tile;
  tile.x_pos = x;
 8002f4c:	78fb      	ldrb	r3, [r7, #3]
 8002f4e:	737b      	strb	r3, [r7, #13]
  tile.y_pos = y;
 8002f50:	78bb      	ldrb	r3, [r7, #2]
 8002f52:	73bb      	strb	r3, [r7, #14]
  tile.cnt = cnt;
 8002f54:	787b      	ldrb	r3, [r7, #1]
 8002f56:	733b      	strb	r3, [r7, #12]
  tile.tile_ptr = tile_ptr;
 8002f58:	6a3b      	ldr	r3, [r7, #32]
 8002f5a:	60bb      	str	r3, [r7, #8]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	689c      	ldr	r4, [r3, #8]
 8002f60:	f107 0308 	add.w	r3, r7, #8
 8002f64:	2201      	movs	r2, #1
 8002f66:	210f      	movs	r1, #15
 8002f68:	6878      	ldr	r0, [r7, #4]
 8002f6a:	47a0      	blx	r4
 8002f6c:	4603      	mov	r3, r0
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3714      	adds	r7, #20
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd90      	pop	{r4, r7, pc}

08002f76 <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 8002f76:	b590      	push	{r4, r7, lr}
 8002f78:	b083      	sub	sp, #12
 8002f7a:	af00      	add	r7, sp, #0
 8002f7c:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	689c      	ldr	r4, [r3, #8]
 8002f82:	2300      	movs	r3, #0
 8002f84:	2200      	movs	r2, #0
 8002f86:	2109      	movs	r1, #9
 8002f88:	6878      	ldr	r0, [r7, #4]
 8002f8a:	47a0      	blx	r4
}
 8002f8c:	bf00      	nop
 8002f8e:	370c      	adds	r7, #12
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd90      	pop	{r4, r7, pc}

08002f94 <u8x8_InitDisplay>:
  In some cases it is not required to init the display (for example if the display is already running, but the controller comes out of deep sleep mode).
  Then InitDisplay can be skipped, but u8x8_InitInterface()  (== u8x8_gpio_Init() and u8x8_cad_Init()) need to be executed.

*/
void u8x8_InitDisplay(u8x8_t *u8x8)
{
 8002f94:	b590      	push	{r4, r7, lr}
 8002f96:	b083      	sub	sp, #12
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);       /* this will call u8x8_d_helper_display_init() and send the init seqence to the display */
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	689c      	ldr	r4, [r3, #8]
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	210a      	movs	r1, #10
 8002fa6:	6878      	ldr	r0, [r7, #4]
 8002fa8:	47a0      	blx	r4
  /* u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, 0, NULL);  */ /* It would make sense to call flip mode 0 here after U8X8_MSG_DISPLAY_INIT */
}
 8002faa:	bf00      	nop
 8002fac:	370c      	adds	r7, #12
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd90      	pop	{r4, r7, pc}

08002fb2 <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 8002fb2:	b590      	push	{r4, r7, lr}
 8002fb4:	b083      	sub	sp, #12
 8002fb6:	af00      	add	r7, sp, #0
 8002fb8:	6078      	str	r0, [r7, #4]
 8002fba:	460b      	mov	r3, r1
 8002fbc:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	689c      	ldr	r4, [r3, #8]
 8002fc2:	78fa      	ldrb	r2, [r7, #3]
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	210b      	movs	r1, #11
 8002fc8:	6878      	ldr	r0, [r7, #4]
 8002fca:	47a0      	blx	r4
}
 8002fcc:	bf00      	nop
 8002fce:	370c      	adds	r7, #12
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd90      	pop	{r4, r7, pc}

08002fd4 <u8x8_RefreshDisplay>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
}

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 8002fd4:	b590      	push	{r4, r7, lr}
 8002fd6:	b083      	sub	sp, #12
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	689c      	ldr	r4, [r3, #8]
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	2110      	movs	r1, #16
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	47a0      	blx	r4
}
 8002fea:	bf00      	nop
 8002fec:	370c      	adds	r7, #12
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd90      	pop	{r4, r7, pc}

08002ff2 <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 8002ff2:	b590      	push	{r4, r7, lr}
 8002ff4:	b083      	sub	sp, #12
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	6078      	str	r0, [r7, #4]
 8002ffa:	460b      	mov	r3, r1
 8002ffc:	70fb      	strb	r3, [r7, #3]
 8002ffe:	4613      	mov	r3, r2
 8003000:	70bb      	strb	r3, [r7, #2]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	695c      	ldr	r4, [r3, #20]
 8003006:	78ba      	ldrb	r2, [r7, #2]
 8003008:	78f9      	ldrb	r1, [r7, #3]
 800300a:	2300      	movs	r3, #0
 800300c:	6878      	ldr	r0, [r7, #4]
 800300e:	47a0      	blx	r4
}
 8003010:	bf00      	nop
 8003012:	370c      	adds	r7, #12
 8003014:	46bd      	mov	sp, r7
 8003016:	bd90      	pop	{r4, r7, pc}

08003018 <u8x8_dummy_cb>:

#include "u8x8.h"

/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 8003018:	b480      	push	{r7}
 800301a:	b085      	sub	sp, #20
 800301c:	af00      	add	r7, sp, #0
 800301e:	60f8      	str	r0, [r7, #12]
 8003020:	607b      	str	r3, [r7, #4]
 8003022:	460b      	mov	r3, r1
 8003024:	72fb      	strb	r3, [r7, #11]
 8003026:	4613      	mov	r3, r2
 8003028:	72bb      	strb	r3, [r7, #10]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 800302a:	2300      	movs	r3, #0
}
 800302c:	4618      	mov	r0, r3
 800302e:	3714      	adds	r7, #20
 8003030:	46bd      	mov	sp, r7
 8003032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003036:	4770      	bx	lr

08003038 <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 8003038:	b480      	push	{r7}
 800303a:	b083      	sub	sp, #12
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2200      	movs	r2, #0
 8003044:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	4a11      	ldr	r2, [pc, #68]	@ (8003090 <u8x8_SetupDefaults+0x58>)
 800304a:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	4a10      	ldr	r2, [pc, #64]	@ (8003090 <u8x8_SetupDefaults+0x58>)
 8003050:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	4a0e      	ldr	r2, [pc, #56]	@ (8003090 <u8x8_SetupDefaults+0x58>)
 8003056:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	4a0d      	ldr	r2, [pc, #52]	@ (8003090 <u8x8_SetupDefaults+0x58>)
 800305c:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2200      	movs	r2, #0
 8003062:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    //u8x8->device_address = 0;
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2200      	movs	r2, #0
 800306a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
    u8x8->bus_clock = 0;		/* issue 769 */
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2200      	movs	r2, #0
 8003072:	619a      	str	r2, [r3, #24]
    u8x8->i2c_address = 255;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	22ff      	movs	r2, #255	@ 0xff
 8003078:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	22ff      	movs	r2, #255	@ 0xff
 8003080:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 8003084:	bf00      	nop
 8003086:	370c      	adds	r7, #12
 8003088:	46bd      	mov	sp, r7
 800308a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308e:	4770      	bx	lr
 8003090:	08003019 	.word	0x08003019

08003094 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b084      	sub	sp, #16
 8003098:	af00      	add	r7, sp, #0
 800309a:	60f8      	str	r0, [r7, #12]
 800309c:	60b9      	str	r1, [r7, #8]
 800309e:	607a      	str	r2, [r7, #4]
 80030a0:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 80030a2:	68f8      	ldr	r0, [r7, #12]
 80030a4:	f7ff ffc8 	bl	8003038 <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	68ba      	ldr	r2, [r7, #8]
 80030ac:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	687a      	ldr	r2, [r7, #4]
 80030b2:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	683a      	ldr	r2, [r7, #0]
 80030b8:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	69ba      	ldr	r2, [r7, #24]
 80030be:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 80030c0:	68f8      	ldr	r0, [r7, #12]
 80030c2:	f7ff ff58 	bl	8002f76 <u8x8_SetupMemory>
}
 80030c6:	bf00      	nop
 80030c8:	3710      	adds	r7, #16
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}
	...

080030d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b082      	sub	sp, #8
 80030d4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030d6:	2003      	movs	r0, #3
 80030d8:	f000 f98c 	bl	80033f4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80030dc:	f003 fdb0 	bl	8006c40 <HAL_RCC_GetSysClockFreq>
 80030e0:	4602      	mov	r2, r0
 80030e2:	4b15      	ldr	r3, [pc, #84]	@ (8003138 <HAL_Init+0x68>)
 80030e4:	699b      	ldr	r3, [r3, #24]
 80030e6:	0a1b      	lsrs	r3, r3, #8
 80030e8:	f003 030f 	and.w	r3, r3, #15
 80030ec:	4913      	ldr	r1, [pc, #76]	@ (800313c <HAL_Init+0x6c>)
 80030ee:	5ccb      	ldrb	r3, [r1, r3]
 80030f0:	f003 031f 	and.w	r3, r3, #31
 80030f4:	fa22 f303 	lsr.w	r3, r2, r3
 80030f8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80030fa:	4b0f      	ldr	r3, [pc, #60]	@ (8003138 <HAL_Init+0x68>)
 80030fc:	699b      	ldr	r3, [r3, #24]
 80030fe:	f003 030f 	and.w	r3, r3, #15
 8003102:	4a0e      	ldr	r2, [pc, #56]	@ (800313c <HAL_Init+0x6c>)
 8003104:	5cd3      	ldrb	r3, [r2, r3]
 8003106:	f003 031f 	and.w	r3, r3, #31
 800310a:	687a      	ldr	r2, [r7, #4]
 800310c:	fa22 f303 	lsr.w	r3, r2, r3
 8003110:	4a0b      	ldr	r2, [pc, #44]	@ (8003140 <HAL_Init+0x70>)
 8003112:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003114:	4a0b      	ldr	r2, [pc, #44]	@ (8003144 <HAL_Init+0x74>)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800311a:	200f      	movs	r0, #15
 800311c:	f000 f814 	bl	8003148 <HAL_InitTick>
 8003120:	4603      	mov	r3, r0
 8003122:	2b00      	cmp	r3, #0
 8003124:	d001      	beq.n	800312a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8003126:	2301      	movs	r3, #1
 8003128:	e002      	b.n	8003130 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800312a:	f7fd fe0b 	bl	8000d44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800312e:	2300      	movs	r3, #0
}
 8003130:	4618      	mov	r0, r3
 8003132:	3708      	adds	r7, #8
 8003134:	46bd      	mov	sp, r7
 8003136:	bd80      	pop	{r7, pc}
 8003138:	58024400 	.word	0x58024400
 800313c:	0800b5f4 	.word	0x0800b5f4
 8003140:	24000004 	.word	0x24000004
 8003144:	24000000 	.word	0x24000000

08003148 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b082      	sub	sp, #8
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003150:	4b15      	ldr	r3, [pc, #84]	@ (80031a8 <HAL_InitTick+0x60>)
 8003152:	781b      	ldrb	r3, [r3, #0]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d101      	bne.n	800315c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8003158:	2301      	movs	r3, #1
 800315a:	e021      	b.n	80031a0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800315c:	4b13      	ldr	r3, [pc, #76]	@ (80031ac <HAL_InitTick+0x64>)
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	4b11      	ldr	r3, [pc, #68]	@ (80031a8 <HAL_InitTick+0x60>)
 8003162:	781b      	ldrb	r3, [r3, #0]
 8003164:	4619      	mov	r1, r3
 8003166:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800316a:	fbb3 f3f1 	udiv	r3, r3, r1
 800316e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003172:	4618      	mov	r0, r3
 8003174:	f000 f971 	bl	800345a <HAL_SYSTICK_Config>
 8003178:	4603      	mov	r3, r0
 800317a:	2b00      	cmp	r3, #0
 800317c:	d001      	beq.n	8003182 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800317e:	2301      	movs	r3, #1
 8003180:	e00e      	b.n	80031a0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2b0f      	cmp	r3, #15
 8003186:	d80a      	bhi.n	800319e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003188:	2200      	movs	r2, #0
 800318a:	6879      	ldr	r1, [r7, #4]
 800318c:	f04f 30ff 	mov.w	r0, #4294967295
 8003190:	f000 f93b 	bl	800340a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003194:	4a06      	ldr	r2, [pc, #24]	@ (80031b0 <HAL_InitTick+0x68>)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800319a:	2300      	movs	r3, #0
 800319c:	e000      	b.n	80031a0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	3708      	adds	r7, #8
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}
 80031a8:	2400000c 	.word	0x2400000c
 80031ac:	24000000 	.word	0x24000000
 80031b0:	24000008 	.word	0x24000008

080031b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80031b4:	b480      	push	{r7}
 80031b6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80031b8:	4b06      	ldr	r3, [pc, #24]	@ (80031d4 <HAL_IncTick+0x20>)
 80031ba:	781b      	ldrb	r3, [r3, #0]
 80031bc:	461a      	mov	r2, r3
 80031be:	4b06      	ldr	r3, [pc, #24]	@ (80031d8 <HAL_IncTick+0x24>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4413      	add	r3, r2
 80031c4:	4a04      	ldr	r2, [pc, #16]	@ (80031d8 <HAL_IncTick+0x24>)
 80031c6:	6013      	str	r3, [r2, #0]
}
 80031c8:	bf00      	nop
 80031ca:	46bd      	mov	sp, r7
 80031cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d0:	4770      	bx	lr
 80031d2:	bf00      	nop
 80031d4:	2400000c 	.word	0x2400000c
 80031d8:	24000bd8 	.word	0x24000bd8

080031dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80031dc:	b480      	push	{r7}
 80031de:	af00      	add	r7, sp, #0
  return uwTick;
 80031e0:	4b03      	ldr	r3, [pc, #12]	@ (80031f0 <HAL_GetTick+0x14>)
 80031e2:	681b      	ldr	r3, [r3, #0]
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr
 80031ee:	bf00      	nop
 80031f0:	24000bd8 	.word	0x24000bd8

080031f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b084      	sub	sp, #16
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80031fc:	f7ff ffee 	bl	80031dc <HAL_GetTick>
 8003200:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800320c:	d005      	beq.n	800321a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800320e:	4b0a      	ldr	r3, [pc, #40]	@ (8003238 <HAL_Delay+0x44>)
 8003210:	781b      	ldrb	r3, [r3, #0]
 8003212:	461a      	mov	r2, r3
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	4413      	add	r3, r2
 8003218:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800321a:	bf00      	nop
 800321c:	f7ff ffde 	bl	80031dc <HAL_GetTick>
 8003220:	4602      	mov	r2, r0
 8003222:	68bb      	ldr	r3, [r7, #8]
 8003224:	1ad3      	subs	r3, r2, r3
 8003226:	68fa      	ldr	r2, [r7, #12]
 8003228:	429a      	cmp	r2, r3
 800322a:	d8f7      	bhi.n	800321c <HAL_Delay+0x28>
  {
  }
}
 800322c:	bf00      	nop
 800322e:	bf00      	nop
 8003230:	3710      	adds	r7, #16
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}
 8003236:	bf00      	nop
 8003238:	2400000c 	.word	0x2400000c

0800323c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800323c:	b480      	push	{r7}
 800323e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8003240:	4b03      	ldr	r3, [pc, #12]	@ (8003250 <HAL_GetREVID+0x14>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	0c1b      	lsrs	r3, r3, #16
}
 8003246:	4618      	mov	r0, r3
 8003248:	46bd      	mov	sp, r7
 800324a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324e:	4770      	bx	lr
 8003250:	5c001000 	.word	0x5c001000

08003254 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003254:	b480      	push	{r7}
 8003256:	b085      	sub	sp, #20
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	f003 0307 	and.w	r3, r3, #7
 8003262:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003264:	4b0b      	ldr	r3, [pc, #44]	@ (8003294 <__NVIC_SetPriorityGrouping+0x40>)
 8003266:	68db      	ldr	r3, [r3, #12]
 8003268:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800326a:	68ba      	ldr	r2, [r7, #8]
 800326c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003270:	4013      	ands	r3, r2
 8003272:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800327c:	4b06      	ldr	r3, [pc, #24]	@ (8003298 <__NVIC_SetPriorityGrouping+0x44>)
 800327e:	4313      	orrs	r3, r2
 8003280:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003282:	4a04      	ldr	r2, [pc, #16]	@ (8003294 <__NVIC_SetPriorityGrouping+0x40>)
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	60d3      	str	r3, [r2, #12]
}
 8003288:	bf00      	nop
 800328a:	3714      	adds	r7, #20
 800328c:	46bd      	mov	sp, r7
 800328e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003292:	4770      	bx	lr
 8003294:	e000ed00 	.word	0xe000ed00
 8003298:	05fa0000 	.word	0x05fa0000

0800329c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800329c:	b480      	push	{r7}
 800329e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032a0:	4b04      	ldr	r3, [pc, #16]	@ (80032b4 <__NVIC_GetPriorityGrouping+0x18>)
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	0a1b      	lsrs	r3, r3, #8
 80032a6:	f003 0307 	and.w	r3, r3, #7
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	46bd      	mov	sp, r7
 80032ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b2:	4770      	bx	lr
 80032b4:	e000ed00 	.word	0xe000ed00

080032b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b083      	sub	sp, #12
 80032bc:	af00      	add	r7, sp, #0
 80032be:	4603      	mov	r3, r0
 80032c0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80032c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	db0b      	blt.n	80032e2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032ca:	88fb      	ldrh	r3, [r7, #6]
 80032cc:	f003 021f 	and.w	r2, r3, #31
 80032d0:	4907      	ldr	r1, [pc, #28]	@ (80032f0 <__NVIC_EnableIRQ+0x38>)
 80032d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80032d6:	095b      	lsrs	r3, r3, #5
 80032d8:	2001      	movs	r0, #1
 80032da:	fa00 f202 	lsl.w	r2, r0, r2
 80032de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80032e2:	bf00      	nop
 80032e4:	370c      	adds	r7, #12
 80032e6:	46bd      	mov	sp, r7
 80032e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ec:	4770      	bx	lr
 80032ee:	bf00      	nop
 80032f0:	e000e100 	.word	0xe000e100

080032f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032f4:	b480      	push	{r7}
 80032f6:	b083      	sub	sp, #12
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	4603      	mov	r3, r0
 80032fc:	6039      	str	r1, [r7, #0]
 80032fe:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003300:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003304:	2b00      	cmp	r3, #0
 8003306:	db0a      	blt.n	800331e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	b2da      	uxtb	r2, r3
 800330c:	490c      	ldr	r1, [pc, #48]	@ (8003340 <__NVIC_SetPriority+0x4c>)
 800330e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003312:	0112      	lsls	r2, r2, #4
 8003314:	b2d2      	uxtb	r2, r2
 8003316:	440b      	add	r3, r1
 8003318:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800331c:	e00a      	b.n	8003334 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	b2da      	uxtb	r2, r3
 8003322:	4908      	ldr	r1, [pc, #32]	@ (8003344 <__NVIC_SetPriority+0x50>)
 8003324:	88fb      	ldrh	r3, [r7, #6]
 8003326:	f003 030f 	and.w	r3, r3, #15
 800332a:	3b04      	subs	r3, #4
 800332c:	0112      	lsls	r2, r2, #4
 800332e:	b2d2      	uxtb	r2, r2
 8003330:	440b      	add	r3, r1
 8003332:	761a      	strb	r2, [r3, #24]
}
 8003334:	bf00      	nop
 8003336:	370c      	adds	r7, #12
 8003338:	46bd      	mov	sp, r7
 800333a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333e:	4770      	bx	lr
 8003340:	e000e100 	.word	0xe000e100
 8003344:	e000ed00 	.word	0xe000ed00

08003348 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003348:	b480      	push	{r7}
 800334a:	b089      	sub	sp, #36	@ 0x24
 800334c:	af00      	add	r7, sp, #0
 800334e:	60f8      	str	r0, [r7, #12]
 8003350:	60b9      	str	r1, [r7, #8]
 8003352:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	f003 0307 	and.w	r3, r3, #7
 800335a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800335c:	69fb      	ldr	r3, [r7, #28]
 800335e:	f1c3 0307 	rsb	r3, r3, #7
 8003362:	2b04      	cmp	r3, #4
 8003364:	bf28      	it	cs
 8003366:	2304      	movcs	r3, #4
 8003368:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800336a:	69fb      	ldr	r3, [r7, #28]
 800336c:	3304      	adds	r3, #4
 800336e:	2b06      	cmp	r3, #6
 8003370:	d902      	bls.n	8003378 <NVIC_EncodePriority+0x30>
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	3b03      	subs	r3, #3
 8003376:	e000      	b.n	800337a <NVIC_EncodePriority+0x32>
 8003378:	2300      	movs	r3, #0
 800337a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800337c:	f04f 32ff 	mov.w	r2, #4294967295
 8003380:	69bb      	ldr	r3, [r7, #24]
 8003382:	fa02 f303 	lsl.w	r3, r2, r3
 8003386:	43da      	mvns	r2, r3
 8003388:	68bb      	ldr	r3, [r7, #8]
 800338a:	401a      	ands	r2, r3
 800338c:	697b      	ldr	r3, [r7, #20]
 800338e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003390:	f04f 31ff 	mov.w	r1, #4294967295
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	fa01 f303 	lsl.w	r3, r1, r3
 800339a:	43d9      	mvns	r1, r3
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033a0:	4313      	orrs	r3, r2
         );
}
 80033a2:	4618      	mov	r0, r3
 80033a4:	3724      	adds	r7, #36	@ 0x24
 80033a6:	46bd      	mov	sp, r7
 80033a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ac:	4770      	bx	lr
	...

080033b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b082      	sub	sp, #8
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	3b01      	subs	r3, #1
 80033bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80033c0:	d301      	bcc.n	80033c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033c2:	2301      	movs	r3, #1
 80033c4:	e00f      	b.n	80033e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033c6:	4a0a      	ldr	r2, [pc, #40]	@ (80033f0 <SysTick_Config+0x40>)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	3b01      	subs	r3, #1
 80033cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80033ce:	210f      	movs	r1, #15
 80033d0:	f04f 30ff 	mov.w	r0, #4294967295
 80033d4:	f7ff ff8e 	bl	80032f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033d8:	4b05      	ldr	r3, [pc, #20]	@ (80033f0 <SysTick_Config+0x40>)
 80033da:	2200      	movs	r2, #0
 80033dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033de:	4b04      	ldr	r3, [pc, #16]	@ (80033f0 <SysTick_Config+0x40>)
 80033e0:	2207      	movs	r2, #7
 80033e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033e4:	2300      	movs	r3, #0
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3708      	adds	r7, #8
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	bf00      	nop
 80033f0:	e000e010 	.word	0xe000e010

080033f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b082      	sub	sp, #8
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033fc:	6878      	ldr	r0, [r7, #4]
 80033fe:	f7ff ff29 	bl	8003254 <__NVIC_SetPriorityGrouping>
}
 8003402:	bf00      	nop
 8003404:	3708      	adds	r7, #8
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}

0800340a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800340a:	b580      	push	{r7, lr}
 800340c:	b086      	sub	sp, #24
 800340e:	af00      	add	r7, sp, #0
 8003410:	4603      	mov	r3, r0
 8003412:	60b9      	str	r1, [r7, #8]
 8003414:	607a      	str	r2, [r7, #4]
 8003416:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003418:	f7ff ff40 	bl	800329c <__NVIC_GetPriorityGrouping>
 800341c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800341e:	687a      	ldr	r2, [r7, #4]
 8003420:	68b9      	ldr	r1, [r7, #8]
 8003422:	6978      	ldr	r0, [r7, #20]
 8003424:	f7ff ff90 	bl	8003348 <NVIC_EncodePriority>
 8003428:	4602      	mov	r2, r0
 800342a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800342e:	4611      	mov	r1, r2
 8003430:	4618      	mov	r0, r3
 8003432:	f7ff ff5f 	bl	80032f4 <__NVIC_SetPriority>
}
 8003436:	bf00      	nop
 8003438:	3718      	adds	r7, #24
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}

0800343e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800343e:	b580      	push	{r7, lr}
 8003440:	b082      	sub	sp, #8
 8003442:	af00      	add	r7, sp, #0
 8003444:	4603      	mov	r3, r0
 8003446:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003448:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800344c:	4618      	mov	r0, r3
 800344e:	f7ff ff33 	bl	80032b8 <__NVIC_EnableIRQ>
}
 8003452:	bf00      	nop
 8003454:	3708      	adds	r7, #8
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}

0800345a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800345a:	b580      	push	{r7, lr}
 800345c:	b082      	sub	sp, #8
 800345e:	af00      	add	r7, sp, #0
 8003460:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003462:	6878      	ldr	r0, [r7, #4]
 8003464:	f7ff ffa4 	bl	80033b0 <SysTick_Config>
 8003468:	4603      	mov	r3, r0
}
 800346a:	4618      	mov	r0, r3
 800346c:	3708      	adds	r7, #8
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}
	...

08003474 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003474:	b480      	push	{r7}
 8003476:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8003478:	f3bf 8f5f 	dmb	sy
}
 800347c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800347e:	4b07      	ldr	r3, [pc, #28]	@ (800349c <HAL_MPU_Disable+0x28>)
 8003480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003482:	4a06      	ldr	r2, [pc, #24]	@ (800349c <HAL_MPU_Disable+0x28>)
 8003484:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003488:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800348a:	4b05      	ldr	r3, [pc, #20]	@ (80034a0 <HAL_MPU_Disable+0x2c>)
 800348c:	2200      	movs	r2, #0
 800348e:	605a      	str	r2, [r3, #4]
}
 8003490:	bf00      	nop
 8003492:	46bd      	mov	sp, r7
 8003494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003498:	4770      	bx	lr
 800349a:	bf00      	nop
 800349c:	e000ed00 	.word	0xe000ed00
 80034a0:	e000ed90 	.word	0xe000ed90

080034a4 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b083      	sub	sp, #12
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80034ac:	4a0b      	ldr	r2, [pc, #44]	@ (80034dc <HAL_MPU_Enable+0x38>)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	f043 0301 	orr.w	r3, r3, #1
 80034b4:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80034b6:	4b0a      	ldr	r3, [pc, #40]	@ (80034e0 <HAL_MPU_Enable+0x3c>)
 80034b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ba:	4a09      	ldr	r2, [pc, #36]	@ (80034e0 <HAL_MPU_Enable+0x3c>)
 80034bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034c0:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80034c2:	f3bf 8f4f 	dsb	sy
}
 80034c6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80034c8:	f3bf 8f6f 	isb	sy
}
 80034cc:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80034ce:	bf00      	nop
 80034d0:	370c      	adds	r7, #12
 80034d2:	46bd      	mov	sp, r7
 80034d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d8:	4770      	bx	lr
 80034da:	bf00      	nop
 80034dc:	e000ed90 	.word	0xe000ed90
 80034e0:	e000ed00 	.word	0xe000ed00

080034e4 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b083      	sub	sp, #12
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	785a      	ldrb	r2, [r3, #1]
 80034f0:	4b1b      	ldr	r3, [pc, #108]	@ (8003560 <HAL_MPU_ConfigRegion+0x7c>)
 80034f2:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80034f4:	4b1a      	ldr	r3, [pc, #104]	@ (8003560 <HAL_MPU_ConfigRegion+0x7c>)
 80034f6:	691b      	ldr	r3, [r3, #16]
 80034f8:	4a19      	ldr	r2, [pc, #100]	@ (8003560 <HAL_MPU_ConfigRegion+0x7c>)
 80034fa:	f023 0301 	bic.w	r3, r3, #1
 80034fe:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8003500:	4a17      	ldr	r2, [pc, #92]	@ (8003560 <HAL_MPU_ConfigRegion+0x7c>)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	7b1b      	ldrb	r3, [r3, #12]
 800350c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	7adb      	ldrb	r3, [r3, #11]
 8003512:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003514:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	7a9b      	ldrb	r3, [r3, #10]
 800351a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800351c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	7b5b      	ldrb	r3, [r3, #13]
 8003522:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003524:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	7b9b      	ldrb	r3, [r3, #14]
 800352a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800352c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	7bdb      	ldrb	r3, [r3, #15]
 8003532:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003534:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	7a5b      	ldrb	r3, [r3, #9]
 800353a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800353c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	7a1b      	ldrb	r3, [r3, #8]
 8003542:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003544:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8003546:	687a      	ldr	r2, [r7, #4]
 8003548:	7812      	ldrb	r2, [r2, #0]
 800354a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800354c:	4a04      	ldr	r2, [pc, #16]	@ (8003560 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800354e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003550:	6113      	str	r3, [r2, #16]
}
 8003552:	bf00      	nop
 8003554:	370c      	adds	r7, #12
 8003556:	46bd      	mov	sp, r7
 8003558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355c:	4770      	bx	lr
 800355e:	bf00      	nop
 8003560:	e000ed90 	.word	0xe000ed90

08003564 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b086      	sub	sp, #24
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 800356c:	f7ff fe36 	bl	80031dc <HAL_GetTick>
 8003570:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d101      	bne.n	800357c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8003578:	2301      	movs	r3, #1
 800357a:	e316      	b.n	8003baa <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a66      	ldr	r2, [pc, #408]	@ (800371c <HAL_DMA_Init+0x1b8>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d04a      	beq.n	800361c <HAL_DMA_Init+0xb8>
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4a65      	ldr	r2, [pc, #404]	@ (8003720 <HAL_DMA_Init+0x1bc>)
 800358c:	4293      	cmp	r3, r2
 800358e:	d045      	beq.n	800361c <HAL_DMA_Init+0xb8>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4a63      	ldr	r2, [pc, #396]	@ (8003724 <HAL_DMA_Init+0x1c0>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d040      	beq.n	800361c <HAL_DMA_Init+0xb8>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4a62      	ldr	r2, [pc, #392]	@ (8003728 <HAL_DMA_Init+0x1c4>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d03b      	beq.n	800361c <HAL_DMA_Init+0xb8>
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a60      	ldr	r2, [pc, #384]	@ (800372c <HAL_DMA_Init+0x1c8>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d036      	beq.n	800361c <HAL_DMA_Init+0xb8>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4a5f      	ldr	r2, [pc, #380]	@ (8003730 <HAL_DMA_Init+0x1cc>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d031      	beq.n	800361c <HAL_DMA_Init+0xb8>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a5d      	ldr	r2, [pc, #372]	@ (8003734 <HAL_DMA_Init+0x1d0>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d02c      	beq.n	800361c <HAL_DMA_Init+0xb8>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a5c      	ldr	r2, [pc, #368]	@ (8003738 <HAL_DMA_Init+0x1d4>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d027      	beq.n	800361c <HAL_DMA_Init+0xb8>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a5a      	ldr	r2, [pc, #360]	@ (800373c <HAL_DMA_Init+0x1d8>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d022      	beq.n	800361c <HAL_DMA_Init+0xb8>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a59      	ldr	r2, [pc, #356]	@ (8003740 <HAL_DMA_Init+0x1dc>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d01d      	beq.n	800361c <HAL_DMA_Init+0xb8>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a57      	ldr	r2, [pc, #348]	@ (8003744 <HAL_DMA_Init+0x1e0>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d018      	beq.n	800361c <HAL_DMA_Init+0xb8>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4a56      	ldr	r2, [pc, #344]	@ (8003748 <HAL_DMA_Init+0x1e4>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d013      	beq.n	800361c <HAL_DMA_Init+0xb8>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a54      	ldr	r2, [pc, #336]	@ (800374c <HAL_DMA_Init+0x1e8>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d00e      	beq.n	800361c <HAL_DMA_Init+0xb8>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a53      	ldr	r2, [pc, #332]	@ (8003750 <HAL_DMA_Init+0x1ec>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d009      	beq.n	800361c <HAL_DMA_Init+0xb8>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a51      	ldr	r2, [pc, #324]	@ (8003754 <HAL_DMA_Init+0x1f0>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d004      	beq.n	800361c <HAL_DMA_Init+0xb8>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a50      	ldr	r2, [pc, #320]	@ (8003758 <HAL_DMA_Init+0x1f4>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d101      	bne.n	8003620 <HAL_DMA_Init+0xbc>
 800361c:	2301      	movs	r3, #1
 800361e:	e000      	b.n	8003622 <HAL_DMA_Init+0xbe>
 8003620:	2300      	movs	r3, #0
 8003622:	2b00      	cmp	r3, #0
 8003624:	f000 813b 	beq.w	800389e <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2202      	movs	r2, #2
 800362c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2200      	movs	r2, #0
 8003634:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a37      	ldr	r2, [pc, #220]	@ (800371c <HAL_DMA_Init+0x1b8>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d04a      	beq.n	80036d8 <HAL_DMA_Init+0x174>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a36      	ldr	r2, [pc, #216]	@ (8003720 <HAL_DMA_Init+0x1bc>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d045      	beq.n	80036d8 <HAL_DMA_Init+0x174>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a34      	ldr	r2, [pc, #208]	@ (8003724 <HAL_DMA_Init+0x1c0>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d040      	beq.n	80036d8 <HAL_DMA_Init+0x174>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a33      	ldr	r2, [pc, #204]	@ (8003728 <HAL_DMA_Init+0x1c4>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d03b      	beq.n	80036d8 <HAL_DMA_Init+0x174>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a31      	ldr	r2, [pc, #196]	@ (800372c <HAL_DMA_Init+0x1c8>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d036      	beq.n	80036d8 <HAL_DMA_Init+0x174>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a30      	ldr	r2, [pc, #192]	@ (8003730 <HAL_DMA_Init+0x1cc>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d031      	beq.n	80036d8 <HAL_DMA_Init+0x174>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4a2e      	ldr	r2, [pc, #184]	@ (8003734 <HAL_DMA_Init+0x1d0>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d02c      	beq.n	80036d8 <HAL_DMA_Init+0x174>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4a2d      	ldr	r2, [pc, #180]	@ (8003738 <HAL_DMA_Init+0x1d4>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d027      	beq.n	80036d8 <HAL_DMA_Init+0x174>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a2b      	ldr	r2, [pc, #172]	@ (800373c <HAL_DMA_Init+0x1d8>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d022      	beq.n	80036d8 <HAL_DMA_Init+0x174>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a2a      	ldr	r2, [pc, #168]	@ (8003740 <HAL_DMA_Init+0x1dc>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d01d      	beq.n	80036d8 <HAL_DMA_Init+0x174>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a28      	ldr	r2, [pc, #160]	@ (8003744 <HAL_DMA_Init+0x1e0>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d018      	beq.n	80036d8 <HAL_DMA_Init+0x174>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a27      	ldr	r2, [pc, #156]	@ (8003748 <HAL_DMA_Init+0x1e4>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d013      	beq.n	80036d8 <HAL_DMA_Init+0x174>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a25      	ldr	r2, [pc, #148]	@ (800374c <HAL_DMA_Init+0x1e8>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d00e      	beq.n	80036d8 <HAL_DMA_Init+0x174>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a24      	ldr	r2, [pc, #144]	@ (8003750 <HAL_DMA_Init+0x1ec>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d009      	beq.n	80036d8 <HAL_DMA_Init+0x174>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a22      	ldr	r2, [pc, #136]	@ (8003754 <HAL_DMA_Init+0x1f0>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d004      	beq.n	80036d8 <HAL_DMA_Init+0x174>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4a21      	ldr	r2, [pc, #132]	@ (8003758 <HAL_DMA_Init+0x1f4>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d108      	bne.n	80036ea <HAL_DMA_Init+0x186>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f022 0201 	bic.w	r2, r2, #1
 80036e6:	601a      	str	r2, [r3, #0]
 80036e8:	e007      	b.n	80036fa <HAL_DMA_Init+0x196>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f022 0201 	bic.w	r2, r2, #1
 80036f8:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80036fa:	e02f      	b.n	800375c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80036fc:	f7ff fd6e 	bl	80031dc <HAL_GetTick>
 8003700:	4602      	mov	r2, r0
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	1ad3      	subs	r3, r2, r3
 8003706:	2b05      	cmp	r3, #5
 8003708:	d928      	bls.n	800375c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2220      	movs	r2, #32
 800370e:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2203      	movs	r2, #3
 8003714:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8003718:	2301      	movs	r3, #1
 800371a:	e246      	b.n	8003baa <HAL_DMA_Init+0x646>
 800371c:	40020010 	.word	0x40020010
 8003720:	40020028 	.word	0x40020028
 8003724:	40020040 	.word	0x40020040
 8003728:	40020058 	.word	0x40020058
 800372c:	40020070 	.word	0x40020070
 8003730:	40020088 	.word	0x40020088
 8003734:	400200a0 	.word	0x400200a0
 8003738:	400200b8 	.word	0x400200b8
 800373c:	40020410 	.word	0x40020410
 8003740:	40020428 	.word	0x40020428
 8003744:	40020440 	.word	0x40020440
 8003748:	40020458 	.word	0x40020458
 800374c:	40020470 	.word	0x40020470
 8003750:	40020488 	.word	0x40020488
 8003754:	400204a0 	.word	0x400204a0
 8003758:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 0301 	and.w	r3, r3, #1
 8003766:	2b00      	cmp	r3, #0
 8003768:	d1c8      	bne.n	80036fc <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003772:	697a      	ldr	r2, [r7, #20]
 8003774:	4b83      	ldr	r3, [pc, #524]	@ (8003984 <HAL_DMA_Init+0x420>)
 8003776:	4013      	ands	r3, r2
 8003778:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8003782:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	691b      	ldr	r3, [r3, #16]
 8003788:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800378e:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	699b      	ldr	r3, [r3, #24]
 8003794:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800379a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6a1b      	ldr	r3, [r3, #32]
 80037a0:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80037a2:	697a      	ldr	r2, [r7, #20]
 80037a4:	4313      	orrs	r3, r2
 80037a6:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ac:	2b04      	cmp	r3, #4
 80037ae:	d107      	bne.n	80037c0 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037b8:	4313      	orrs	r3, r2
 80037ba:	697a      	ldr	r2, [r7, #20]
 80037bc:	4313      	orrs	r3, r2
 80037be:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80037c0:	4b71      	ldr	r3, [pc, #452]	@ (8003988 <HAL_DMA_Init+0x424>)
 80037c2:	681a      	ldr	r2, [r3, #0]
 80037c4:	4b71      	ldr	r3, [pc, #452]	@ (800398c <HAL_DMA_Init+0x428>)
 80037c6:	4013      	ands	r3, r2
 80037c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80037cc:	d328      	bcc.n	8003820 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	2b28      	cmp	r3, #40	@ 0x28
 80037d4:	d903      	bls.n	80037de <HAL_DMA_Init+0x27a>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	2b2e      	cmp	r3, #46	@ 0x2e
 80037dc:	d917      	bls.n	800380e <HAL_DMA_Init+0x2aa>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	2b3e      	cmp	r3, #62	@ 0x3e
 80037e4:	d903      	bls.n	80037ee <HAL_DMA_Init+0x28a>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	2b42      	cmp	r3, #66	@ 0x42
 80037ec:	d90f      	bls.n	800380e <HAL_DMA_Init+0x2aa>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	2b46      	cmp	r3, #70	@ 0x46
 80037f4:	d903      	bls.n	80037fe <HAL_DMA_Init+0x29a>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	2b48      	cmp	r3, #72	@ 0x48
 80037fc:	d907      	bls.n	800380e <HAL_DMA_Init+0x2aa>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	2b4e      	cmp	r3, #78	@ 0x4e
 8003804:	d905      	bls.n	8003812 <HAL_DMA_Init+0x2ae>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	2b52      	cmp	r3, #82	@ 0x52
 800380c:	d801      	bhi.n	8003812 <HAL_DMA_Init+0x2ae>
 800380e:	2301      	movs	r3, #1
 8003810:	e000      	b.n	8003814 <HAL_DMA_Init+0x2b0>
 8003812:	2300      	movs	r3, #0
 8003814:	2b00      	cmp	r3, #0
 8003816:	d003      	beq.n	8003820 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8003818:	697b      	ldr	r3, [r7, #20]
 800381a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800381e:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	697a      	ldr	r2, [r7, #20]
 8003826:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	695b      	ldr	r3, [r3, #20]
 800382e:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	f023 0307 	bic.w	r3, r3, #7
 8003836:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800383c:	697a      	ldr	r2, [r7, #20]
 800383e:	4313      	orrs	r3, r2
 8003840:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003846:	2b04      	cmp	r3, #4
 8003848:	d117      	bne.n	800387a <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800384e:	697a      	ldr	r2, [r7, #20]
 8003850:	4313      	orrs	r3, r2
 8003852:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003858:	2b00      	cmp	r3, #0
 800385a:	d00e      	beq.n	800387a <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800385c:	6878      	ldr	r0, [r7, #4]
 800385e:	f001 ff1d 	bl	800569c <DMA_CheckFifoParam>
 8003862:	4603      	mov	r3, r0
 8003864:	2b00      	cmp	r3, #0
 8003866:	d008      	beq.n	800387a <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2240      	movs	r2, #64	@ 0x40
 800386c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2201      	movs	r2, #1
 8003872:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e197      	b.n	8003baa <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	697a      	ldr	r2, [r7, #20]
 8003880:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003882:	6878      	ldr	r0, [r7, #4]
 8003884:	f001 fe58 	bl	8005538 <DMA_CalcBaseAndBitshift>
 8003888:	4603      	mov	r3, r0
 800388a:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003890:	f003 031f 	and.w	r3, r3, #31
 8003894:	223f      	movs	r2, #63	@ 0x3f
 8003896:	409a      	lsls	r2, r3
 8003898:	68bb      	ldr	r3, [r7, #8]
 800389a:	609a      	str	r2, [r3, #8]
 800389c:	e0cd      	b.n	8003a3a <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a3b      	ldr	r2, [pc, #236]	@ (8003990 <HAL_DMA_Init+0x42c>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d022      	beq.n	80038ee <HAL_DMA_Init+0x38a>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a39      	ldr	r2, [pc, #228]	@ (8003994 <HAL_DMA_Init+0x430>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d01d      	beq.n	80038ee <HAL_DMA_Init+0x38a>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a38      	ldr	r2, [pc, #224]	@ (8003998 <HAL_DMA_Init+0x434>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d018      	beq.n	80038ee <HAL_DMA_Init+0x38a>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a36      	ldr	r2, [pc, #216]	@ (800399c <HAL_DMA_Init+0x438>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d013      	beq.n	80038ee <HAL_DMA_Init+0x38a>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a35      	ldr	r2, [pc, #212]	@ (80039a0 <HAL_DMA_Init+0x43c>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d00e      	beq.n	80038ee <HAL_DMA_Init+0x38a>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a33      	ldr	r2, [pc, #204]	@ (80039a4 <HAL_DMA_Init+0x440>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d009      	beq.n	80038ee <HAL_DMA_Init+0x38a>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a32      	ldr	r2, [pc, #200]	@ (80039a8 <HAL_DMA_Init+0x444>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d004      	beq.n	80038ee <HAL_DMA_Init+0x38a>
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a30      	ldr	r2, [pc, #192]	@ (80039ac <HAL_DMA_Init+0x448>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d101      	bne.n	80038f2 <HAL_DMA_Init+0x38e>
 80038ee:	2301      	movs	r3, #1
 80038f0:	e000      	b.n	80038f4 <HAL_DMA_Init+0x390>
 80038f2:	2300      	movs	r3, #0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	f000 8097 	beq.w	8003a28 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a24      	ldr	r2, [pc, #144]	@ (8003990 <HAL_DMA_Init+0x42c>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d021      	beq.n	8003948 <HAL_DMA_Init+0x3e4>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a22      	ldr	r2, [pc, #136]	@ (8003994 <HAL_DMA_Init+0x430>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d01c      	beq.n	8003948 <HAL_DMA_Init+0x3e4>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4a21      	ldr	r2, [pc, #132]	@ (8003998 <HAL_DMA_Init+0x434>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d017      	beq.n	8003948 <HAL_DMA_Init+0x3e4>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a1f      	ldr	r2, [pc, #124]	@ (800399c <HAL_DMA_Init+0x438>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d012      	beq.n	8003948 <HAL_DMA_Init+0x3e4>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a1e      	ldr	r2, [pc, #120]	@ (80039a0 <HAL_DMA_Init+0x43c>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d00d      	beq.n	8003948 <HAL_DMA_Init+0x3e4>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a1c      	ldr	r2, [pc, #112]	@ (80039a4 <HAL_DMA_Init+0x440>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d008      	beq.n	8003948 <HAL_DMA_Init+0x3e4>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a1b      	ldr	r2, [pc, #108]	@ (80039a8 <HAL_DMA_Init+0x444>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d003      	beq.n	8003948 <HAL_DMA_Init+0x3e4>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a19      	ldr	r2, [pc, #100]	@ (80039ac <HAL_DMA_Init+0x448>)
 8003946:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2202      	movs	r2, #2
 800394c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2200      	movs	r2, #0
 8003954:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003960:	697a      	ldr	r2, [r7, #20]
 8003962:	4b13      	ldr	r3, [pc, #76]	@ (80039b0 <HAL_DMA_Init+0x44c>)
 8003964:	4013      	ands	r3, r2
 8003966:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	2b40      	cmp	r3, #64	@ 0x40
 800396e:	d021      	beq.n	80039b4 <HAL_DMA_Init+0x450>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	2b80      	cmp	r3, #128	@ 0x80
 8003976:	d102      	bne.n	800397e <HAL_DMA_Init+0x41a>
 8003978:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800397c:	e01b      	b.n	80039b6 <HAL_DMA_Init+0x452>
 800397e:	2300      	movs	r3, #0
 8003980:	e019      	b.n	80039b6 <HAL_DMA_Init+0x452>
 8003982:	bf00      	nop
 8003984:	fe10803f 	.word	0xfe10803f
 8003988:	5c001000 	.word	0x5c001000
 800398c:	ffff0000 	.word	0xffff0000
 8003990:	58025408 	.word	0x58025408
 8003994:	5802541c 	.word	0x5802541c
 8003998:	58025430 	.word	0x58025430
 800399c:	58025444 	.word	0x58025444
 80039a0:	58025458 	.word	0x58025458
 80039a4:	5802546c 	.word	0x5802546c
 80039a8:	58025480 	.word	0x58025480
 80039ac:	58025494 	.word	0x58025494
 80039b0:	fffe000f 	.word	0xfffe000f
 80039b4:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80039b6:	687a      	ldr	r2, [r7, #4]
 80039b8:	68d2      	ldr	r2, [r2, #12]
 80039ba:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80039bc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	691b      	ldr	r3, [r3, #16]
 80039c2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80039c4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	695b      	ldr	r3, [r3, #20]
 80039ca:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80039cc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	699b      	ldr	r3, [r3, #24]
 80039d2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80039d4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	69db      	ldr	r3, [r3, #28]
 80039da:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80039dc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6a1b      	ldr	r3, [r3, #32]
 80039e2:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80039e4:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80039e6:	697a      	ldr	r2, [r7, #20]
 80039e8:	4313      	orrs	r3, r2
 80039ea:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	697a      	ldr	r2, [r7, #20]
 80039f2:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	461a      	mov	r2, r3
 80039fa:	4b6e      	ldr	r3, [pc, #440]	@ (8003bb4 <HAL_DMA_Init+0x650>)
 80039fc:	4413      	add	r3, r2
 80039fe:	4a6e      	ldr	r2, [pc, #440]	@ (8003bb8 <HAL_DMA_Init+0x654>)
 8003a00:	fba2 2303 	umull	r2, r3, r2, r3
 8003a04:	091b      	lsrs	r3, r3, #4
 8003a06:	009a      	lsls	r2, r3, #2
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	f001 fd93 	bl	8005538 <DMA_CalcBaseAndBitshift>
 8003a12:	4603      	mov	r3, r0
 8003a14:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a1a:	f003 031f 	and.w	r3, r3, #31
 8003a1e:	2201      	movs	r2, #1
 8003a20:	409a      	lsls	r2, r3
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	605a      	str	r2, [r3, #4]
 8003a26:	e008      	b.n	8003a3a <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2240      	movs	r2, #64	@ 0x40
 8003a2c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2203      	movs	r2, #3
 8003a32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e0b7      	b.n	8003baa <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a5f      	ldr	r2, [pc, #380]	@ (8003bbc <HAL_DMA_Init+0x658>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d072      	beq.n	8003b2a <HAL_DMA_Init+0x5c6>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a5d      	ldr	r2, [pc, #372]	@ (8003bc0 <HAL_DMA_Init+0x65c>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d06d      	beq.n	8003b2a <HAL_DMA_Init+0x5c6>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a5c      	ldr	r2, [pc, #368]	@ (8003bc4 <HAL_DMA_Init+0x660>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d068      	beq.n	8003b2a <HAL_DMA_Init+0x5c6>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a5a      	ldr	r2, [pc, #360]	@ (8003bc8 <HAL_DMA_Init+0x664>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d063      	beq.n	8003b2a <HAL_DMA_Init+0x5c6>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a59      	ldr	r2, [pc, #356]	@ (8003bcc <HAL_DMA_Init+0x668>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d05e      	beq.n	8003b2a <HAL_DMA_Init+0x5c6>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a57      	ldr	r2, [pc, #348]	@ (8003bd0 <HAL_DMA_Init+0x66c>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d059      	beq.n	8003b2a <HAL_DMA_Init+0x5c6>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4a56      	ldr	r2, [pc, #344]	@ (8003bd4 <HAL_DMA_Init+0x670>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d054      	beq.n	8003b2a <HAL_DMA_Init+0x5c6>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a54      	ldr	r2, [pc, #336]	@ (8003bd8 <HAL_DMA_Init+0x674>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d04f      	beq.n	8003b2a <HAL_DMA_Init+0x5c6>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4a53      	ldr	r2, [pc, #332]	@ (8003bdc <HAL_DMA_Init+0x678>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d04a      	beq.n	8003b2a <HAL_DMA_Init+0x5c6>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4a51      	ldr	r2, [pc, #324]	@ (8003be0 <HAL_DMA_Init+0x67c>)
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	d045      	beq.n	8003b2a <HAL_DMA_Init+0x5c6>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4a50      	ldr	r2, [pc, #320]	@ (8003be4 <HAL_DMA_Init+0x680>)
 8003aa4:	4293      	cmp	r3, r2
 8003aa6:	d040      	beq.n	8003b2a <HAL_DMA_Init+0x5c6>
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a4e      	ldr	r2, [pc, #312]	@ (8003be8 <HAL_DMA_Init+0x684>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d03b      	beq.n	8003b2a <HAL_DMA_Init+0x5c6>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4a4d      	ldr	r2, [pc, #308]	@ (8003bec <HAL_DMA_Init+0x688>)
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d036      	beq.n	8003b2a <HAL_DMA_Init+0x5c6>
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a4b      	ldr	r2, [pc, #300]	@ (8003bf0 <HAL_DMA_Init+0x68c>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d031      	beq.n	8003b2a <HAL_DMA_Init+0x5c6>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	4a4a      	ldr	r2, [pc, #296]	@ (8003bf4 <HAL_DMA_Init+0x690>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d02c      	beq.n	8003b2a <HAL_DMA_Init+0x5c6>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a48      	ldr	r2, [pc, #288]	@ (8003bf8 <HAL_DMA_Init+0x694>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d027      	beq.n	8003b2a <HAL_DMA_Init+0x5c6>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4a47      	ldr	r2, [pc, #284]	@ (8003bfc <HAL_DMA_Init+0x698>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d022      	beq.n	8003b2a <HAL_DMA_Init+0x5c6>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4a45      	ldr	r2, [pc, #276]	@ (8003c00 <HAL_DMA_Init+0x69c>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d01d      	beq.n	8003b2a <HAL_DMA_Init+0x5c6>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4a44      	ldr	r2, [pc, #272]	@ (8003c04 <HAL_DMA_Init+0x6a0>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d018      	beq.n	8003b2a <HAL_DMA_Init+0x5c6>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a42      	ldr	r2, [pc, #264]	@ (8003c08 <HAL_DMA_Init+0x6a4>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d013      	beq.n	8003b2a <HAL_DMA_Init+0x5c6>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4a41      	ldr	r2, [pc, #260]	@ (8003c0c <HAL_DMA_Init+0x6a8>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d00e      	beq.n	8003b2a <HAL_DMA_Init+0x5c6>
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a3f      	ldr	r2, [pc, #252]	@ (8003c10 <HAL_DMA_Init+0x6ac>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d009      	beq.n	8003b2a <HAL_DMA_Init+0x5c6>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a3e      	ldr	r2, [pc, #248]	@ (8003c14 <HAL_DMA_Init+0x6b0>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d004      	beq.n	8003b2a <HAL_DMA_Init+0x5c6>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a3c      	ldr	r2, [pc, #240]	@ (8003c18 <HAL_DMA_Init+0x6b4>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d101      	bne.n	8003b2e <HAL_DMA_Init+0x5ca>
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e000      	b.n	8003b30 <HAL_DMA_Init+0x5cc>
 8003b2e:	2300      	movs	r3, #0
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d032      	beq.n	8003b9a <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f001 fe2d 	bl	8005794 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	689b      	ldr	r3, [r3, #8]
 8003b3e:	2b80      	cmp	r3, #128	@ 0x80
 8003b40:	d102      	bne.n	8003b48 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2200      	movs	r2, #0
 8003b46:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	685a      	ldr	r2, [r3, #4]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b50:	b2d2      	uxtb	r2, r2
 8003b52:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b58:	687a      	ldr	r2, [r7, #4]
 8003b5a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003b5c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d010      	beq.n	8003b88 <HAL_DMA_Init+0x624>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	2b08      	cmp	r3, #8
 8003b6c:	d80c      	bhi.n	8003b88 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003b6e:	6878      	ldr	r0, [r7, #4]
 8003b70:	f001 feaa 	bl	80058c8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b78:	2200      	movs	r2, #0
 8003b7a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b80:	687a      	ldr	r2, [r7, #4]
 8003b82:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003b84:	605a      	str	r2, [r3, #4]
 8003b86:	e008      	b.n	8003b9a <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2200      	movs	r2, #0
 8003b92:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2200      	movs	r2, #0
 8003b98:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003ba8:	2300      	movs	r3, #0
}
 8003baa:	4618      	mov	r0, r3
 8003bac:	3718      	adds	r7, #24
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}
 8003bb2:	bf00      	nop
 8003bb4:	a7fdabf8 	.word	0xa7fdabf8
 8003bb8:	cccccccd 	.word	0xcccccccd
 8003bbc:	40020010 	.word	0x40020010
 8003bc0:	40020028 	.word	0x40020028
 8003bc4:	40020040 	.word	0x40020040
 8003bc8:	40020058 	.word	0x40020058
 8003bcc:	40020070 	.word	0x40020070
 8003bd0:	40020088 	.word	0x40020088
 8003bd4:	400200a0 	.word	0x400200a0
 8003bd8:	400200b8 	.word	0x400200b8
 8003bdc:	40020410 	.word	0x40020410
 8003be0:	40020428 	.word	0x40020428
 8003be4:	40020440 	.word	0x40020440
 8003be8:	40020458 	.word	0x40020458
 8003bec:	40020470 	.word	0x40020470
 8003bf0:	40020488 	.word	0x40020488
 8003bf4:	400204a0 	.word	0x400204a0
 8003bf8:	400204b8 	.word	0x400204b8
 8003bfc:	58025408 	.word	0x58025408
 8003c00:	5802541c 	.word	0x5802541c
 8003c04:	58025430 	.word	0x58025430
 8003c08:	58025444 	.word	0x58025444
 8003c0c:	58025458 	.word	0x58025458
 8003c10:	5802546c 	.word	0x5802546c
 8003c14:	58025480 	.word	0x58025480
 8003c18:	58025494 	.word	0x58025494

08003c1c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b086      	sub	sp, #24
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8003c24:	f7ff fada 	bl	80031dc <HAL_GetTick>
 8003c28:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d101      	bne.n	8003c34 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8003c30:	2301      	movs	r3, #1
 8003c32:	e2dc      	b.n	80041ee <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c3a:	b2db      	uxtb	r3, r3
 8003c3c:	2b02      	cmp	r3, #2
 8003c3e:	d008      	beq.n	8003c52 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2280      	movs	r2, #128	@ 0x80
 8003c44:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e2cd      	b.n	80041ee <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a76      	ldr	r2, [pc, #472]	@ (8003e30 <HAL_DMA_Abort+0x214>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d04a      	beq.n	8003cf2 <HAL_DMA_Abort+0xd6>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a74      	ldr	r2, [pc, #464]	@ (8003e34 <HAL_DMA_Abort+0x218>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d045      	beq.n	8003cf2 <HAL_DMA_Abort+0xd6>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a73      	ldr	r2, [pc, #460]	@ (8003e38 <HAL_DMA_Abort+0x21c>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d040      	beq.n	8003cf2 <HAL_DMA_Abort+0xd6>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a71      	ldr	r2, [pc, #452]	@ (8003e3c <HAL_DMA_Abort+0x220>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d03b      	beq.n	8003cf2 <HAL_DMA_Abort+0xd6>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a70      	ldr	r2, [pc, #448]	@ (8003e40 <HAL_DMA_Abort+0x224>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d036      	beq.n	8003cf2 <HAL_DMA_Abort+0xd6>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a6e      	ldr	r2, [pc, #440]	@ (8003e44 <HAL_DMA_Abort+0x228>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d031      	beq.n	8003cf2 <HAL_DMA_Abort+0xd6>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4a6d      	ldr	r2, [pc, #436]	@ (8003e48 <HAL_DMA_Abort+0x22c>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d02c      	beq.n	8003cf2 <HAL_DMA_Abort+0xd6>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a6b      	ldr	r2, [pc, #428]	@ (8003e4c <HAL_DMA_Abort+0x230>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d027      	beq.n	8003cf2 <HAL_DMA_Abort+0xd6>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	4a6a      	ldr	r2, [pc, #424]	@ (8003e50 <HAL_DMA_Abort+0x234>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d022      	beq.n	8003cf2 <HAL_DMA_Abort+0xd6>
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a68      	ldr	r2, [pc, #416]	@ (8003e54 <HAL_DMA_Abort+0x238>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d01d      	beq.n	8003cf2 <HAL_DMA_Abort+0xd6>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4a67      	ldr	r2, [pc, #412]	@ (8003e58 <HAL_DMA_Abort+0x23c>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d018      	beq.n	8003cf2 <HAL_DMA_Abort+0xd6>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a65      	ldr	r2, [pc, #404]	@ (8003e5c <HAL_DMA_Abort+0x240>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d013      	beq.n	8003cf2 <HAL_DMA_Abort+0xd6>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a64      	ldr	r2, [pc, #400]	@ (8003e60 <HAL_DMA_Abort+0x244>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d00e      	beq.n	8003cf2 <HAL_DMA_Abort+0xd6>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a62      	ldr	r2, [pc, #392]	@ (8003e64 <HAL_DMA_Abort+0x248>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d009      	beq.n	8003cf2 <HAL_DMA_Abort+0xd6>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a61      	ldr	r2, [pc, #388]	@ (8003e68 <HAL_DMA_Abort+0x24c>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d004      	beq.n	8003cf2 <HAL_DMA_Abort+0xd6>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a5f      	ldr	r2, [pc, #380]	@ (8003e6c <HAL_DMA_Abort+0x250>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d101      	bne.n	8003cf6 <HAL_DMA_Abort+0xda>
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	e000      	b.n	8003cf8 <HAL_DMA_Abort+0xdc>
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d013      	beq.n	8003d24 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f022 021e 	bic.w	r2, r2, #30
 8003d0a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	695a      	ldr	r2, [r3, #20]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003d1a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	617b      	str	r3, [r7, #20]
 8003d22:	e00a      	b.n	8003d3a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f022 020e 	bic.w	r2, r2, #14
 8003d32:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a3c      	ldr	r2, [pc, #240]	@ (8003e30 <HAL_DMA_Abort+0x214>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d072      	beq.n	8003e2a <HAL_DMA_Abort+0x20e>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a3a      	ldr	r2, [pc, #232]	@ (8003e34 <HAL_DMA_Abort+0x218>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d06d      	beq.n	8003e2a <HAL_DMA_Abort+0x20e>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4a39      	ldr	r2, [pc, #228]	@ (8003e38 <HAL_DMA_Abort+0x21c>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d068      	beq.n	8003e2a <HAL_DMA_Abort+0x20e>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a37      	ldr	r2, [pc, #220]	@ (8003e3c <HAL_DMA_Abort+0x220>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d063      	beq.n	8003e2a <HAL_DMA_Abort+0x20e>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4a36      	ldr	r2, [pc, #216]	@ (8003e40 <HAL_DMA_Abort+0x224>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d05e      	beq.n	8003e2a <HAL_DMA_Abort+0x20e>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a34      	ldr	r2, [pc, #208]	@ (8003e44 <HAL_DMA_Abort+0x228>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d059      	beq.n	8003e2a <HAL_DMA_Abort+0x20e>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a33      	ldr	r2, [pc, #204]	@ (8003e48 <HAL_DMA_Abort+0x22c>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d054      	beq.n	8003e2a <HAL_DMA_Abort+0x20e>
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a31      	ldr	r2, [pc, #196]	@ (8003e4c <HAL_DMA_Abort+0x230>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d04f      	beq.n	8003e2a <HAL_DMA_Abort+0x20e>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a30      	ldr	r2, [pc, #192]	@ (8003e50 <HAL_DMA_Abort+0x234>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d04a      	beq.n	8003e2a <HAL_DMA_Abort+0x20e>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a2e      	ldr	r2, [pc, #184]	@ (8003e54 <HAL_DMA_Abort+0x238>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d045      	beq.n	8003e2a <HAL_DMA_Abort+0x20e>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a2d      	ldr	r2, [pc, #180]	@ (8003e58 <HAL_DMA_Abort+0x23c>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d040      	beq.n	8003e2a <HAL_DMA_Abort+0x20e>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a2b      	ldr	r2, [pc, #172]	@ (8003e5c <HAL_DMA_Abort+0x240>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d03b      	beq.n	8003e2a <HAL_DMA_Abort+0x20e>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a2a      	ldr	r2, [pc, #168]	@ (8003e60 <HAL_DMA_Abort+0x244>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d036      	beq.n	8003e2a <HAL_DMA_Abort+0x20e>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a28      	ldr	r2, [pc, #160]	@ (8003e64 <HAL_DMA_Abort+0x248>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d031      	beq.n	8003e2a <HAL_DMA_Abort+0x20e>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a27      	ldr	r2, [pc, #156]	@ (8003e68 <HAL_DMA_Abort+0x24c>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d02c      	beq.n	8003e2a <HAL_DMA_Abort+0x20e>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a25      	ldr	r2, [pc, #148]	@ (8003e6c <HAL_DMA_Abort+0x250>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d027      	beq.n	8003e2a <HAL_DMA_Abort+0x20e>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a24      	ldr	r2, [pc, #144]	@ (8003e70 <HAL_DMA_Abort+0x254>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d022      	beq.n	8003e2a <HAL_DMA_Abort+0x20e>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a22      	ldr	r2, [pc, #136]	@ (8003e74 <HAL_DMA_Abort+0x258>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d01d      	beq.n	8003e2a <HAL_DMA_Abort+0x20e>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a21      	ldr	r2, [pc, #132]	@ (8003e78 <HAL_DMA_Abort+0x25c>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d018      	beq.n	8003e2a <HAL_DMA_Abort+0x20e>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a1f      	ldr	r2, [pc, #124]	@ (8003e7c <HAL_DMA_Abort+0x260>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d013      	beq.n	8003e2a <HAL_DMA_Abort+0x20e>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a1e      	ldr	r2, [pc, #120]	@ (8003e80 <HAL_DMA_Abort+0x264>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d00e      	beq.n	8003e2a <HAL_DMA_Abort+0x20e>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a1c      	ldr	r2, [pc, #112]	@ (8003e84 <HAL_DMA_Abort+0x268>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d009      	beq.n	8003e2a <HAL_DMA_Abort+0x20e>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a1b      	ldr	r2, [pc, #108]	@ (8003e88 <HAL_DMA_Abort+0x26c>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d004      	beq.n	8003e2a <HAL_DMA_Abort+0x20e>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a19      	ldr	r2, [pc, #100]	@ (8003e8c <HAL_DMA_Abort+0x270>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d132      	bne.n	8003e90 <HAL_DMA_Abort+0x274>
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e031      	b.n	8003e92 <HAL_DMA_Abort+0x276>
 8003e2e:	bf00      	nop
 8003e30:	40020010 	.word	0x40020010
 8003e34:	40020028 	.word	0x40020028
 8003e38:	40020040 	.word	0x40020040
 8003e3c:	40020058 	.word	0x40020058
 8003e40:	40020070 	.word	0x40020070
 8003e44:	40020088 	.word	0x40020088
 8003e48:	400200a0 	.word	0x400200a0
 8003e4c:	400200b8 	.word	0x400200b8
 8003e50:	40020410 	.word	0x40020410
 8003e54:	40020428 	.word	0x40020428
 8003e58:	40020440 	.word	0x40020440
 8003e5c:	40020458 	.word	0x40020458
 8003e60:	40020470 	.word	0x40020470
 8003e64:	40020488 	.word	0x40020488
 8003e68:	400204a0 	.word	0x400204a0
 8003e6c:	400204b8 	.word	0x400204b8
 8003e70:	58025408 	.word	0x58025408
 8003e74:	5802541c 	.word	0x5802541c
 8003e78:	58025430 	.word	0x58025430
 8003e7c:	58025444 	.word	0x58025444
 8003e80:	58025458 	.word	0x58025458
 8003e84:	5802546c 	.word	0x5802546c
 8003e88:	58025480 	.word	0x58025480
 8003e8c:	58025494 	.word	0x58025494
 8003e90:	2300      	movs	r3, #0
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d007      	beq.n	8003ea6 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ea0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003ea4:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a6d      	ldr	r2, [pc, #436]	@ (8004060 <HAL_DMA_Abort+0x444>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d04a      	beq.n	8003f46 <HAL_DMA_Abort+0x32a>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a6b      	ldr	r2, [pc, #428]	@ (8004064 <HAL_DMA_Abort+0x448>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d045      	beq.n	8003f46 <HAL_DMA_Abort+0x32a>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a6a      	ldr	r2, [pc, #424]	@ (8004068 <HAL_DMA_Abort+0x44c>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d040      	beq.n	8003f46 <HAL_DMA_Abort+0x32a>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a68      	ldr	r2, [pc, #416]	@ (800406c <HAL_DMA_Abort+0x450>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d03b      	beq.n	8003f46 <HAL_DMA_Abort+0x32a>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a67      	ldr	r2, [pc, #412]	@ (8004070 <HAL_DMA_Abort+0x454>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d036      	beq.n	8003f46 <HAL_DMA_Abort+0x32a>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a65      	ldr	r2, [pc, #404]	@ (8004074 <HAL_DMA_Abort+0x458>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d031      	beq.n	8003f46 <HAL_DMA_Abort+0x32a>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a64      	ldr	r2, [pc, #400]	@ (8004078 <HAL_DMA_Abort+0x45c>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d02c      	beq.n	8003f46 <HAL_DMA_Abort+0x32a>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a62      	ldr	r2, [pc, #392]	@ (800407c <HAL_DMA_Abort+0x460>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d027      	beq.n	8003f46 <HAL_DMA_Abort+0x32a>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a61      	ldr	r2, [pc, #388]	@ (8004080 <HAL_DMA_Abort+0x464>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d022      	beq.n	8003f46 <HAL_DMA_Abort+0x32a>
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4a5f      	ldr	r2, [pc, #380]	@ (8004084 <HAL_DMA_Abort+0x468>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d01d      	beq.n	8003f46 <HAL_DMA_Abort+0x32a>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a5e      	ldr	r2, [pc, #376]	@ (8004088 <HAL_DMA_Abort+0x46c>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d018      	beq.n	8003f46 <HAL_DMA_Abort+0x32a>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a5c      	ldr	r2, [pc, #368]	@ (800408c <HAL_DMA_Abort+0x470>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d013      	beq.n	8003f46 <HAL_DMA_Abort+0x32a>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a5b      	ldr	r2, [pc, #364]	@ (8004090 <HAL_DMA_Abort+0x474>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d00e      	beq.n	8003f46 <HAL_DMA_Abort+0x32a>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a59      	ldr	r2, [pc, #356]	@ (8004094 <HAL_DMA_Abort+0x478>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d009      	beq.n	8003f46 <HAL_DMA_Abort+0x32a>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4a58      	ldr	r2, [pc, #352]	@ (8004098 <HAL_DMA_Abort+0x47c>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d004      	beq.n	8003f46 <HAL_DMA_Abort+0x32a>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a56      	ldr	r2, [pc, #344]	@ (800409c <HAL_DMA_Abort+0x480>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d108      	bne.n	8003f58 <HAL_DMA_Abort+0x33c>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f022 0201 	bic.w	r2, r2, #1
 8003f54:	601a      	str	r2, [r3, #0]
 8003f56:	e007      	b.n	8003f68 <HAL_DMA_Abort+0x34c>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	681a      	ldr	r2, [r3, #0]
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f022 0201 	bic.w	r2, r2, #1
 8003f66:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003f68:	e013      	b.n	8003f92 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003f6a:	f7ff f937 	bl	80031dc <HAL_GetTick>
 8003f6e:	4602      	mov	r2, r0
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	1ad3      	subs	r3, r2, r3
 8003f74:	2b05      	cmp	r3, #5
 8003f76:	d90c      	bls.n	8003f92 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2220      	movs	r2, #32
 8003f7c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2203      	movs	r2, #3
 8003f82:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e12d      	b.n	80041ee <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003f92:	697b      	ldr	r3, [r7, #20]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f003 0301 	and.w	r3, r3, #1
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d1e5      	bne.n	8003f6a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a2f      	ldr	r2, [pc, #188]	@ (8004060 <HAL_DMA_Abort+0x444>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d04a      	beq.n	800403e <HAL_DMA_Abort+0x422>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a2d      	ldr	r2, [pc, #180]	@ (8004064 <HAL_DMA_Abort+0x448>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d045      	beq.n	800403e <HAL_DMA_Abort+0x422>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4a2c      	ldr	r2, [pc, #176]	@ (8004068 <HAL_DMA_Abort+0x44c>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d040      	beq.n	800403e <HAL_DMA_Abort+0x422>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a2a      	ldr	r2, [pc, #168]	@ (800406c <HAL_DMA_Abort+0x450>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d03b      	beq.n	800403e <HAL_DMA_Abort+0x422>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a29      	ldr	r2, [pc, #164]	@ (8004070 <HAL_DMA_Abort+0x454>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d036      	beq.n	800403e <HAL_DMA_Abort+0x422>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a27      	ldr	r2, [pc, #156]	@ (8004074 <HAL_DMA_Abort+0x458>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d031      	beq.n	800403e <HAL_DMA_Abort+0x422>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a26      	ldr	r2, [pc, #152]	@ (8004078 <HAL_DMA_Abort+0x45c>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d02c      	beq.n	800403e <HAL_DMA_Abort+0x422>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a24      	ldr	r2, [pc, #144]	@ (800407c <HAL_DMA_Abort+0x460>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d027      	beq.n	800403e <HAL_DMA_Abort+0x422>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a23      	ldr	r2, [pc, #140]	@ (8004080 <HAL_DMA_Abort+0x464>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d022      	beq.n	800403e <HAL_DMA_Abort+0x422>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a21      	ldr	r2, [pc, #132]	@ (8004084 <HAL_DMA_Abort+0x468>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d01d      	beq.n	800403e <HAL_DMA_Abort+0x422>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a20      	ldr	r2, [pc, #128]	@ (8004088 <HAL_DMA_Abort+0x46c>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d018      	beq.n	800403e <HAL_DMA_Abort+0x422>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a1e      	ldr	r2, [pc, #120]	@ (800408c <HAL_DMA_Abort+0x470>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d013      	beq.n	800403e <HAL_DMA_Abort+0x422>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a1d      	ldr	r2, [pc, #116]	@ (8004090 <HAL_DMA_Abort+0x474>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d00e      	beq.n	800403e <HAL_DMA_Abort+0x422>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a1b      	ldr	r2, [pc, #108]	@ (8004094 <HAL_DMA_Abort+0x478>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d009      	beq.n	800403e <HAL_DMA_Abort+0x422>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a1a      	ldr	r2, [pc, #104]	@ (8004098 <HAL_DMA_Abort+0x47c>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d004      	beq.n	800403e <HAL_DMA_Abort+0x422>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a18      	ldr	r2, [pc, #96]	@ (800409c <HAL_DMA_Abort+0x480>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d101      	bne.n	8004042 <HAL_DMA_Abort+0x426>
 800403e:	2301      	movs	r3, #1
 8004040:	e000      	b.n	8004044 <HAL_DMA_Abort+0x428>
 8004042:	2300      	movs	r3, #0
 8004044:	2b00      	cmp	r3, #0
 8004046:	d02b      	beq.n	80040a0 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800404c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004052:	f003 031f 	and.w	r3, r3, #31
 8004056:	223f      	movs	r2, #63	@ 0x3f
 8004058:	409a      	lsls	r2, r3
 800405a:	68bb      	ldr	r3, [r7, #8]
 800405c:	609a      	str	r2, [r3, #8]
 800405e:	e02a      	b.n	80040b6 <HAL_DMA_Abort+0x49a>
 8004060:	40020010 	.word	0x40020010
 8004064:	40020028 	.word	0x40020028
 8004068:	40020040 	.word	0x40020040
 800406c:	40020058 	.word	0x40020058
 8004070:	40020070 	.word	0x40020070
 8004074:	40020088 	.word	0x40020088
 8004078:	400200a0 	.word	0x400200a0
 800407c:	400200b8 	.word	0x400200b8
 8004080:	40020410 	.word	0x40020410
 8004084:	40020428 	.word	0x40020428
 8004088:	40020440 	.word	0x40020440
 800408c:	40020458 	.word	0x40020458
 8004090:	40020470 	.word	0x40020470
 8004094:	40020488 	.word	0x40020488
 8004098:	400204a0 	.word	0x400204a0
 800409c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040a4:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040aa:	f003 031f 	and.w	r3, r3, #31
 80040ae:	2201      	movs	r2, #1
 80040b0:	409a      	lsls	r2, r3
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a4f      	ldr	r2, [pc, #316]	@ (80041f8 <HAL_DMA_Abort+0x5dc>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d072      	beq.n	80041a6 <HAL_DMA_Abort+0x58a>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a4d      	ldr	r2, [pc, #308]	@ (80041fc <HAL_DMA_Abort+0x5e0>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d06d      	beq.n	80041a6 <HAL_DMA_Abort+0x58a>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4a4c      	ldr	r2, [pc, #304]	@ (8004200 <HAL_DMA_Abort+0x5e4>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d068      	beq.n	80041a6 <HAL_DMA_Abort+0x58a>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a4a      	ldr	r2, [pc, #296]	@ (8004204 <HAL_DMA_Abort+0x5e8>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d063      	beq.n	80041a6 <HAL_DMA_Abort+0x58a>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a49      	ldr	r2, [pc, #292]	@ (8004208 <HAL_DMA_Abort+0x5ec>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d05e      	beq.n	80041a6 <HAL_DMA_Abort+0x58a>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a47      	ldr	r2, [pc, #284]	@ (800420c <HAL_DMA_Abort+0x5f0>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d059      	beq.n	80041a6 <HAL_DMA_Abort+0x58a>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a46      	ldr	r2, [pc, #280]	@ (8004210 <HAL_DMA_Abort+0x5f4>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d054      	beq.n	80041a6 <HAL_DMA_Abort+0x58a>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a44      	ldr	r2, [pc, #272]	@ (8004214 <HAL_DMA_Abort+0x5f8>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d04f      	beq.n	80041a6 <HAL_DMA_Abort+0x58a>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a43      	ldr	r2, [pc, #268]	@ (8004218 <HAL_DMA_Abort+0x5fc>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d04a      	beq.n	80041a6 <HAL_DMA_Abort+0x58a>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a41      	ldr	r2, [pc, #260]	@ (800421c <HAL_DMA_Abort+0x600>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d045      	beq.n	80041a6 <HAL_DMA_Abort+0x58a>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a40      	ldr	r2, [pc, #256]	@ (8004220 <HAL_DMA_Abort+0x604>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d040      	beq.n	80041a6 <HAL_DMA_Abort+0x58a>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a3e      	ldr	r2, [pc, #248]	@ (8004224 <HAL_DMA_Abort+0x608>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d03b      	beq.n	80041a6 <HAL_DMA_Abort+0x58a>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4a3d      	ldr	r2, [pc, #244]	@ (8004228 <HAL_DMA_Abort+0x60c>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d036      	beq.n	80041a6 <HAL_DMA_Abort+0x58a>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a3b      	ldr	r2, [pc, #236]	@ (800422c <HAL_DMA_Abort+0x610>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d031      	beq.n	80041a6 <HAL_DMA_Abort+0x58a>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a3a      	ldr	r2, [pc, #232]	@ (8004230 <HAL_DMA_Abort+0x614>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d02c      	beq.n	80041a6 <HAL_DMA_Abort+0x58a>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a38      	ldr	r2, [pc, #224]	@ (8004234 <HAL_DMA_Abort+0x618>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d027      	beq.n	80041a6 <HAL_DMA_Abort+0x58a>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a37      	ldr	r2, [pc, #220]	@ (8004238 <HAL_DMA_Abort+0x61c>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d022      	beq.n	80041a6 <HAL_DMA_Abort+0x58a>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a35      	ldr	r2, [pc, #212]	@ (800423c <HAL_DMA_Abort+0x620>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d01d      	beq.n	80041a6 <HAL_DMA_Abort+0x58a>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a34      	ldr	r2, [pc, #208]	@ (8004240 <HAL_DMA_Abort+0x624>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d018      	beq.n	80041a6 <HAL_DMA_Abort+0x58a>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a32      	ldr	r2, [pc, #200]	@ (8004244 <HAL_DMA_Abort+0x628>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d013      	beq.n	80041a6 <HAL_DMA_Abort+0x58a>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4a31      	ldr	r2, [pc, #196]	@ (8004248 <HAL_DMA_Abort+0x62c>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d00e      	beq.n	80041a6 <HAL_DMA_Abort+0x58a>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a2f      	ldr	r2, [pc, #188]	@ (800424c <HAL_DMA_Abort+0x630>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d009      	beq.n	80041a6 <HAL_DMA_Abort+0x58a>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a2e      	ldr	r2, [pc, #184]	@ (8004250 <HAL_DMA_Abort+0x634>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d004      	beq.n	80041a6 <HAL_DMA_Abort+0x58a>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a2c      	ldr	r2, [pc, #176]	@ (8004254 <HAL_DMA_Abort+0x638>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d101      	bne.n	80041aa <HAL_DMA_Abort+0x58e>
 80041a6:	2301      	movs	r3, #1
 80041a8:	e000      	b.n	80041ac <HAL_DMA_Abort+0x590>
 80041aa:	2300      	movs	r3, #0
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d015      	beq.n	80041dc <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80041b4:	687a      	ldr	r2, [r7, #4]
 80041b6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80041b8:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d00c      	beq.n	80041dc <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80041c6:	681a      	ldr	r2, [r3, #0]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80041cc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80041d0:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041d6:	687a      	ldr	r2, [r7, #4]
 80041d8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80041da:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2201      	movs	r2, #1
 80041e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2200      	movs	r2, #0
 80041e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80041ec:	2300      	movs	r3, #0
}
 80041ee:	4618      	mov	r0, r3
 80041f0:	3718      	adds	r7, #24
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}
 80041f6:	bf00      	nop
 80041f8:	40020010 	.word	0x40020010
 80041fc:	40020028 	.word	0x40020028
 8004200:	40020040 	.word	0x40020040
 8004204:	40020058 	.word	0x40020058
 8004208:	40020070 	.word	0x40020070
 800420c:	40020088 	.word	0x40020088
 8004210:	400200a0 	.word	0x400200a0
 8004214:	400200b8 	.word	0x400200b8
 8004218:	40020410 	.word	0x40020410
 800421c:	40020428 	.word	0x40020428
 8004220:	40020440 	.word	0x40020440
 8004224:	40020458 	.word	0x40020458
 8004228:	40020470 	.word	0x40020470
 800422c:	40020488 	.word	0x40020488
 8004230:	400204a0 	.word	0x400204a0
 8004234:	400204b8 	.word	0x400204b8
 8004238:	58025408 	.word	0x58025408
 800423c:	5802541c 	.word	0x5802541c
 8004240:	58025430 	.word	0x58025430
 8004244:	58025444 	.word	0x58025444
 8004248:	58025458 	.word	0x58025458
 800424c:	5802546c 	.word	0x5802546c
 8004250:	58025480 	.word	0x58025480
 8004254:	58025494 	.word	0x58025494

08004258 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b084      	sub	sp, #16
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d101      	bne.n	800426a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8004266:	2301      	movs	r3, #1
 8004268:	e237      	b.n	80046da <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004270:	b2db      	uxtb	r3, r3
 8004272:	2b02      	cmp	r3, #2
 8004274:	d004      	beq.n	8004280 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2280      	movs	r2, #128	@ 0x80
 800427a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	e22c      	b.n	80046da <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a5c      	ldr	r2, [pc, #368]	@ (80043f8 <HAL_DMA_Abort_IT+0x1a0>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d04a      	beq.n	8004320 <HAL_DMA_Abort_IT+0xc8>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a5b      	ldr	r2, [pc, #364]	@ (80043fc <HAL_DMA_Abort_IT+0x1a4>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d045      	beq.n	8004320 <HAL_DMA_Abort_IT+0xc8>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4a59      	ldr	r2, [pc, #356]	@ (8004400 <HAL_DMA_Abort_IT+0x1a8>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d040      	beq.n	8004320 <HAL_DMA_Abort_IT+0xc8>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4a58      	ldr	r2, [pc, #352]	@ (8004404 <HAL_DMA_Abort_IT+0x1ac>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d03b      	beq.n	8004320 <HAL_DMA_Abort_IT+0xc8>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a56      	ldr	r2, [pc, #344]	@ (8004408 <HAL_DMA_Abort_IT+0x1b0>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d036      	beq.n	8004320 <HAL_DMA_Abort_IT+0xc8>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4a55      	ldr	r2, [pc, #340]	@ (800440c <HAL_DMA_Abort_IT+0x1b4>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d031      	beq.n	8004320 <HAL_DMA_Abort_IT+0xc8>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4a53      	ldr	r2, [pc, #332]	@ (8004410 <HAL_DMA_Abort_IT+0x1b8>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d02c      	beq.n	8004320 <HAL_DMA_Abort_IT+0xc8>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a52      	ldr	r2, [pc, #328]	@ (8004414 <HAL_DMA_Abort_IT+0x1bc>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d027      	beq.n	8004320 <HAL_DMA_Abort_IT+0xc8>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a50      	ldr	r2, [pc, #320]	@ (8004418 <HAL_DMA_Abort_IT+0x1c0>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d022      	beq.n	8004320 <HAL_DMA_Abort_IT+0xc8>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a4f      	ldr	r2, [pc, #316]	@ (800441c <HAL_DMA_Abort_IT+0x1c4>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d01d      	beq.n	8004320 <HAL_DMA_Abort_IT+0xc8>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a4d      	ldr	r2, [pc, #308]	@ (8004420 <HAL_DMA_Abort_IT+0x1c8>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d018      	beq.n	8004320 <HAL_DMA_Abort_IT+0xc8>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4a4c      	ldr	r2, [pc, #304]	@ (8004424 <HAL_DMA_Abort_IT+0x1cc>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d013      	beq.n	8004320 <HAL_DMA_Abort_IT+0xc8>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a4a      	ldr	r2, [pc, #296]	@ (8004428 <HAL_DMA_Abort_IT+0x1d0>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d00e      	beq.n	8004320 <HAL_DMA_Abort_IT+0xc8>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a49      	ldr	r2, [pc, #292]	@ (800442c <HAL_DMA_Abort_IT+0x1d4>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d009      	beq.n	8004320 <HAL_DMA_Abort_IT+0xc8>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a47      	ldr	r2, [pc, #284]	@ (8004430 <HAL_DMA_Abort_IT+0x1d8>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d004      	beq.n	8004320 <HAL_DMA_Abort_IT+0xc8>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a46      	ldr	r2, [pc, #280]	@ (8004434 <HAL_DMA_Abort_IT+0x1dc>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d101      	bne.n	8004324 <HAL_DMA_Abort_IT+0xcc>
 8004320:	2301      	movs	r3, #1
 8004322:	e000      	b.n	8004326 <HAL_DMA_Abort_IT+0xce>
 8004324:	2300      	movs	r3, #0
 8004326:	2b00      	cmp	r3, #0
 8004328:	f000 8086 	beq.w	8004438 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2204      	movs	r2, #4
 8004330:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a2f      	ldr	r2, [pc, #188]	@ (80043f8 <HAL_DMA_Abort_IT+0x1a0>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d04a      	beq.n	80043d4 <HAL_DMA_Abort_IT+0x17c>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a2e      	ldr	r2, [pc, #184]	@ (80043fc <HAL_DMA_Abort_IT+0x1a4>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d045      	beq.n	80043d4 <HAL_DMA_Abort_IT+0x17c>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a2c      	ldr	r2, [pc, #176]	@ (8004400 <HAL_DMA_Abort_IT+0x1a8>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d040      	beq.n	80043d4 <HAL_DMA_Abort_IT+0x17c>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a2b      	ldr	r2, [pc, #172]	@ (8004404 <HAL_DMA_Abort_IT+0x1ac>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d03b      	beq.n	80043d4 <HAL_DMA_Abort_IT+0x17c>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a29      	ldr	r2, [pc, #164]	@ (8004408 <HAL_DMA_Abort_IT+0x1b0>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d036      	beq.n	80043d4 <HAL_DMA_Abort_IT+0x17c>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a28      	ldr	r2, [pc, #160]	@ (800440c <HAL_DMA_Abort_IT+0x1b4>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d031      	beq.n	80043d4 <HAL_DMA_Abort_IT+0x17c>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a26      	ldr	r2, [pc, #152]	@ (8004410 <HAL_DMA_Abort_IT+0x1b8>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d02c      	beq.n	80043d4 <HAL_DMA_Abort_IT+0x17c>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a25      	ldr	r2, [pc, #148]	@ (8004414 <HAL_DMA_Abort_IT+0x1bc>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d027      	beq.n	80043d4 <HAL_DMA_Abort_IT+0x17c>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a23      	ldr	r2, [pc, #140]	@ (8004418 <HAL_DMA_Abort_IT+0x1c0>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d022      	beq.n	80043d4 <HAL_DMA_Abort_IT+0x17c>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a22      	ldr	r2, [pc, #136]	@ (800441c <HAL_DMA_Abort_IT+0x1c4>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d01d      	beq.n	80043d4 <HAL_DMA_Abort_IT+0x17c>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a20      	ldr	r2, [pc, #128]	@ (8004420 <HAL_DMA_Abort_IT+0x1c8>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d018      	beq.n	80043d4 <HAL_DMA_Abort_IT+0x17c>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a1f      	ldr	r2, [pc, #124]	@ (8004424 <HAL_DMA_Abort_IT+0x1cc>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d013      	beq.n	80043d4 <HAL_DMA_Abort_IT+0x17c>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a1d      	ldr	r2, [pc, #116]	@ (8004428 <HAL_DMA_Abort_IT+0x1d0>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d00e      	beq.n	80043d4 <HAL_DMA_Abort_IT+0x17c>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a1c      	ldr	r2, [pc, #112]	@ (800442c <HAL_DMA_Abort_IT+0x1d4>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d009      	beq.n	80043d4 <HAL_DMA_Abort_IT+0x17c>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a1a      	ldr	r2, [pc, #104]	@ (8004430 <HAL_DMA_Abort_IT+0x1d8>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d004      	beq.n	80043d4 <HAL_DMA_Abort_IT+0x17c>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a19      	ldr	r2, [pc, #100]	@ (8004434 <HAL_DMA_Abort_IT+0x1dc>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d108      	bne.n	80043e6 <HAL_DMA_Abort_IT+0x18e>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f022 0201 	bic.w	r2, r2, #1
 80043e2:	601a      	str	r2, [r3, #0]
 80043e4:	e178      	b.n	80046d8 <HAL_DMA_Abort_IT+0x480>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	681a      	ldr	r2, [r3, #0]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f022 0201 	bic.w	r2, r2, #1
 80043f4:	601a      	str	r2, [r3, #0]
 80043f6:	e16f      	b.n	80046d8 <HAL_DMA_Abort_IT+0x480>
 80043f8:	40020010 	.word	0x40020010
 80043fc:	40020028 	.word	0x40020028
 8004400:	40020040 	.word	0x40020040
 8004404:	40020058 	.word	0x40020058
 8004408:	40020070 	.word	0x40020070
 800440c:	40020088 	.word	0x40020088
 8004410:	400200a0 	.word	0x400200a0
 8004414:	400200b8 	.word	0x400200b8
 8004418:	40020410 	.word	0x40020410
 800441c:	40020428 	.word	0x40020428
 8004420:	40020440 	.word	0x40020440
 8004424:	40020458 	.word	0x40020458
 8004428:	40020470 	.word	0x40020470
 800442c:	40020488 	.word	0x40020488
 8004430:	400204a0 	.word	0x400204a0
 8004434:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	681a      	ldr	r2, [r3, #0]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f022 020e 	bic.w	r2, r2, #14
 8004446:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a6c      	ldr	r2, [pc, #432]	@ (8004600 <HAL_DMA_Abort_IT+0x3a8>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d04a      	beq.n	80044e8 <HAL_DMA_Abort_IT+0x290>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a6b      	ldr	r2, [pc, #428]	@ (8004604 <HAL_DMA_Abort_IT+0x3ac>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d045      	beq.n	80044e8 <HAL_DMA_Abort_IT+0x290>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a69      	ldr	r2, [pc, #420]	@ (8004608 <HAL_DMA_Abort_IT+0x3b0>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d040      	beq.n	80044e8 <HAL_DMA_Abort_IT+0x290>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a68      	ldr	r2, [pc, #416]	@ (800460c <HAL_DMA_Abort_IT+0x3b4>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d03b      	beq.n	80044e8 <HAL_DMA_Abort_IT+0x290>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a66      	ldr	r2, [pc, #408]	@ (8004610 <HAL_DMA_Abort_IT+0x3b8>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d036      	beq.n	80044e8 <HAL_DMA_Abort_IT+0x290>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a65      	ldr	r2, [pc, #404]	@ (8004614 <HAL_DMA_Abort_IT+0x3bc>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d031      	beq.n	80044e8 <HAL_DMA_Abort_IT+0x290>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4a63      	ldr	r2, [pc, #396]	@ (8004618 <HAL_DMA_Abort_IT+0x3c0>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d02c      	beq.n	80044e8 <HAL_DMA_Abort_IT+0x290>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4a62      	ldr	r2, [pc, #392]	@ (800461c <HAL_DMA_Abort_IT+0x3c4>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d027      	beq.n	80044e8 <HAL_DMA_Abort_IT+0x290>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a60      	ldr	r2, [pc, #384]	@ (8004620 <HAL_DMA_Abort_IT+0x3c8>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d022      	beq.n	80044e8 <HAL_DMA_Abort_IT+0x290>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a5f      	ldr	r2, [pc, #380]	@ (8004624 <HAL_DMA_Abort_IT+0x3cc>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d01d      	beq.n	80044e8 <HAL_DMA_Abort_IT+0x290>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a5d      	ldr	r2, [pc, #372]	@ (8004628 <HAL_DMA_Abort_IT+0x3d0>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d018      	beq.n	80044e8 <HAL_DMA_Abort_IT+0x290>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a5c      	ldr	r2, [pc, #368]	@ (800462c <HAL_DMA_Abort_IT+0x3d4>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d013      	beq.n	80044e8 <HAL_DMA_Abort_IT+0x290>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a5a      	ldr	r2, [pc, #360]	@ (8004630 <HAL_DMA_Abort_IT+0x3d8>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d00e      	beq.n	80044e8 <HAL_DMA_Abort_IT+0x290>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4a59      	ldr	r2, [pc, #356]	@ (8004634 <HAL_DMA_Abort_IT+0x3dc>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d009      	beq.n	80044e8 <HAL_DMA_Abort_IT+0x290>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a57      	ldr	r2, [pc, #348]	@ (8004638 <HAL_DMA_Abort_IT+0x3e0>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d004      	beq.n	80044e8 <HAL_DMA_Abort_IT+0x290>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4a56      	ldr	r2, [pc, #344]	@ (800463c <HAL_DMA_Abort_IT+0x3e4>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d108      	bne.n	80044fa <HAL_DMA_Abort_IT+0x2a2>
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	681a      	ldr	r2, [r3, #0]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f022 0201 	bic.w	r2, r2, #1
 80044f6:	601a      	str	r2, [r3, #0]
 80044f8:	e007      	b.n	800450a <HAL_DMA_Abort_IT+0x2b2>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f022 0201 	bic.w	r2, r2, #1
 8004508:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a3c      	ldr	r2, [pc, #240]	@ (8004600 <HAL_DMA_Abort_IT+0x3a8>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d072      	beq.n	80045fa <HAL_DMA_Abort_IT+0x3a2>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a3a      	ldr	r2, [pc, #232]	@ (8004604 <HAL_DMA_Abort_IT+0x3ac>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d06d      	beq.n	80045fa <HAL_DMA_Abort_IT+0x3a2>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a39      	ldr	r2, [pc, #228]	@ (8004608 <HAL_DMA_Abort_IT+0x3b0>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d068      	beq.n	80045fa <HAL_DMA_Abort_IT+0x3a2>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4a37      	ldr	r2, [pc, #220]	@ (800460c <HAL_DMA_Abort_IT+0x3b4>)
 800452e:	4293      	cmp	r3, r2
 8004530:	d063      	beq.n	80045fa <HAL_DMA_Abort_IT+0x3a2>
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a36      	ldr	r2, [pc, #216]	@ (8004610 <HAL_DMA_Abort_IT+0x3b8>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d05e      	beq.n	80045fa <HAL_DMA_Abort_IT+0x3a2>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4a34      	ldr	r2, [pc, #208]	@ (8004614 <HAL_DMA_Abort_IT+0x3bc>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d059      	beq.n	80045fa <HAL_DMA_Abort_IT+0x3a2>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a33      	ldr	r2, [pc, #204]	@ (8004618 <HAL_DMA_Abort_IT+0x3c0>)
 800454c:	4293      	cmp	r3, r2
 800454e:	d054      	beq.n	80045fa <HAL_DMA_Abort_IT+0x3a2>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a31      	ldr	r2, [pc, #196]	@ (800461c <HAL_DMA_Abort_IT+0x3c4>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d04f      	beq.n	80045fa <HAL_DMA_Abort_IT+0x3a2>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	4a30      	ldr	r2, [pc, #192]	@ (8004620 <HAL_DMA_Abort_IT+0x3c8>)
 8004560:	4293      	cmp	r3, r2
 8004562:	d04a      	beq.n	80045fa <HAL_DMA_Abort_IT+0x3a2>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a2e      	ldr	r2, [pc, #184]	@ (8004624 <HAL_DMA_Abort_IT+0x3cc>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d045      	beq.n	80045fa <HAL_DMA_Abort_IT+0x3a2>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4a2d      	ldr	r2, [pc, #180]	@ (8004628 <HAL_DMA_Abort_IT+0x3d0>)
 8004574:	4293      	cmp	r3, r2
 8004576:	d040      	beq.n	80045fa <HAL_DMA_Abort_IT+0x3a2>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a2b      	ldr	r2, [pc, #172]	@ (800462c <HAL_DMA_Abort_IT+0x3d4>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d03b      	beq.n	80045fa <HAL_DMA_Abort_IT+0x3a2>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4a2a      	ldr	r2, [pc, #168]	@ (8004630 <HAL_DMA_Abort_IT+0x3d8>)
 8004588:	4293      	cmp	r3, r2
 800458a:	d036      	beq.n	80045fa <HAL_DMA_Abort_IT+0x3a2>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a28      	ldr	r2, [pc, #160]	@ (8004634 <HAL_DMA_Abort_IT+0x3dc>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d031      	beq.n	80045fa <HAL_DMA_Abort_IT+0x3a2>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a27      	ldr	r2, [pc, #156]	@ (8004638 <HAL_DMA_Abort_IT+0x3e0>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d02c      	beq.n	80045fa <HAL_DMA_Abort_IT+0x3a2>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a25      	ldr	r2, [pc, #148]	@ (800463c <HAL_DMA_Abort_IT+0x3e4>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d027      	beq.n	80045fa <HAL_DMA_Abort_IT+0x3a2>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a24      	ldr	r2, [pc, #144]	@ (8004640 <HAL_DMA_Abort_IT+0x3e8>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d022      	beq.n	80045fa <HAL_DMA_Abort_IT+0x3a2>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a22      	ldr	r2, [pc, #136]	@ (8004644 <HAL_DMA_Abort_IT+0x3ec>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d01d      	beq.n	80045fa <HAL_DMA_Abort_IT+0x3a2>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4a21      	ldr	r2, [pc, #132]	@ (8004648 <HAL_DMA_Abort_IT+0x3f0>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d018      	beq.n	80045fa <HAL_DMA_Abort_IT+0x3a2>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4a1f      	ldr	r2, [pc, #124]	@ (800464c <HAL_DMA_Abort_IT+0x3f4>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d013      	beq.n	80045fa <HAL_DMA_Abort_IT+0x3a2>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4a1e      	ldr	r2, [pc, #120]	@ (8004650 <HAL_DMA_Abort_IT+0x3f8>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d00e      	beq.n	80045fa <HAL_DMA_Abort_IT+0x3a2>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a1c      	ldr	r2, [pc, #112]	@ (8004654 <HAL_DMA_Abort_IT+0x3fc>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d009      	beq.n	80045fa <HAL_DMA_Abort_IT+0x3a2>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a1b      	ldr	r2, [pc, #108]	@ (8004658 <HAL_DMA_Abort_IT+0x400>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d004      	beq.n	80045fa <HAL_DMA_Abort_IT+0x3a2>
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a19      	ldr	r2, [pc, #100]	@ (800465c <HAL_DMA_Abort_IT+0x404>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d132      	bne.n	8004660 <HAL_DMA_Abort_IT+0x408>
 80045fa:	2301      	movs	r3, #1
 80045fc:	e031      	b.n	8004662 <HAL_DMA_Abort_IT+0x40a>
 80045fe:	bf00      	nop
 8004600:	40020010 	.word	0x40020010
 8004604:	40020028 	.word	0x40020028
 8004608:	40020040 	.word	0x40020040
 800460c:	40020058 	.word	0x40020058
 8004610:	40020070 	.word	0x40020070
 8004614:	40020088 	.word	0x40020088
 8004618:	400200a0 	.word	0x400200a0
 800461c:	400200b8 	.word	0x400200b8
 8004620:	40020410 	.word	0x40020410
 8004624:	40020428 	.word	0x40020428
 8004628:	40020440 	.word	0x40020440
 800462c:	40020458 	.word	0x40020458
 8004630:	40020470 	.word	0x40020470
 8004634:	40020488 	.word	0x40020488
 8004638:	400204a0 	.word	0x400204a0
 800463c:	400204b8 	.word	0x400204b8
 8004640:	58025408 	.word	0x58025408
 8004644:	5802541c 	.word	0x5802541c
 8004648:	58025430 	.word	0x58025430
 800464c:	58025444 	.word	0x58025444
 8004650:	58025458 	.word	0x58025458
 8004654:	5802546c 	.word	0x5802546c
 8004658:	58025480 	.word	0x58025480
 800465c:	58025494 	.word	0x58025494
 8004660:	2300      	movs	r3, #0
 8004662:	2b00      	cmp	r3, #0
 8004664:	d028      	beq.n	80046b8 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004670:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004674:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800467a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004680:	f003 031f 	and.w	r3, r3, #31
 8004684:	2201      	movs	r2, #1
 8004686:	409a      	lsls	r2, r3
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004690:	687a      	ldr	r2, [r7, #4]
 8004692:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004694:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800469a:	2b00      	cmp	r3, #0
 800469c:	d00c      	beq.n	80046b8 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046a2:	681a      	ldr	r2, [r3, #0]
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046a8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80046ac:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046b2:	687a      	ldr	r2, [r7, #4]
 80046b4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80046b6:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2200      	movs	r2, #0
 80046c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d003      	beq.n	80046d8 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046d4:	6878      	ldr	r0, [r7, #4]
 80046d6:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80046d8:	2300      	movs	r3, #0
}
 80046da:	4618      	mov	r0, r3
 80046dc:	3710      	adds	r7, #16
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}
 80046e2:	bf00      	nop

080046e4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b08a      	sub	sp, #40	@ 0x28
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80046ec:	2300      	movs	r3, #0
 80046ee:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80046f0:	4b67      	ldr	r3, [pc, #412]	@ (8004890 <HAL_DMA_IRQHandler+0x1ac>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a67      	ldr	r2, [pc, #412]	@ (8004894 <HAL_DMA_IRQHandler+0x1b0>)
 80046f6:	fba2 2303 	umull	r2, r3, r2, r3
 80046fa:	0a9b      	lsrs	r3, r3, #10
 80046fc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004702:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004708:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800470a:	6a3b      	ldr	r3, [r7, #32]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8004710:	69fb      	ldr	r3, [r7, #28]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a5f      	ldr	r2, [pc, #380]	@ (8004898 <HAL_DMA_IRQHandler+0x1b4>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d04a      	beq.n	80047b6 <HAL_DMA_IRQHandler+0xd2>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a5d      	ldr	r2, [pc, #372]	@ (800489c <HAL_DMA_IRQHandler+0x1b8>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d045      	beq.n	80047b6 <HAL_DMA_IRQHandler+0xd2>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4a5c      	ldr	r2, [pc, #368]	@ (80048a0 <HAL_DMA_IRQHandler+0x1bc>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d040      	beq.n	80047b6 <HAL_DMA_IRQHandler+0xd2>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4a5a      	ldr	r2, [pc, #360]	@ (80048a4 <HAL_DMA_IRQHandler+0x1c0>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d03b      	beq.n	80047b6 <HAL_DMA_IRQHandler+0xd2>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4a59      	ldr	r2, [pc, #356]	@ (80048a8 <HAL_DMA_IRQHandler+0x1c4>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d036      	beq.n	80047b6 <HAL_DMA_IRQHandler+0xd2>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a57      	ldr	r2, [pc, #348]	@ (80048ac <HAL_DMA_IRQHandler+0x1c8>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d031      	beq.n	80047b6 <HAL_DMA_IRQHandler+0xd2>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4a56      	ldr	r2, [pc, #344]	@ (80048b0 <HAL_DMA_IRQHandler+0x1cc>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d02c      	beq.n	80047b6 <HAL_DMA_IRQHandler+0xd2>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a54      	ldr	r2, [pc, #336]	@ (80048b4 <HAL_DMA_IRQHandler+0x1d0>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d027      	beq.n	80047b6 <HAL_DMA_IRQHandler+0xd2>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a53      	ldr	r2, [pc, #332]	@ (80048b8 <HAL_DMA_IRQHandler+0x1d4>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d022      	beq.n	80047b6 <HAL_DMA_IRQHandler+0xd2>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a51      	ldr	r2, [pc, #324]	@ (80048bc <HAL_DMA_IRQHandler+0x1d8>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d01d      	beq.n	80047b6 <HAL_DMA_IRQHandler+0xd2>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4a50      	ldr	r2, [pc, #320]	@ (80048c0 <HAL_DMA_IRQHandler+0x1dc>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d018      	beq.n	80047b6 <HAL_DMA_IRQHandler+0xd2>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a4e      	ldr	r2, [pc, #312]	@ (80048c4 <HAL_DMA_IRQHandler+0x1e0>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d013      	beq.n	80047b6 <HAL_DMA_IRQHandler+0xd2>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4a4d      	ldr	r2, [pc, #308]	@ (80048c8 <HAL_DMA_IRQHandler+0x1e4>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d00e      	beq.n	80047b6 <HAL_DMA_IRQHandler+0xd2>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a4b      	ldr	r2, [pc, #300]	@ (80048cc <HAL_DMA_IRQHandler+0x1e8>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d009      	beq.n	80047b6 <HAL_DMA_IRQHandler+0xd2>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a4a      	ldr	r2, [pc, #296]	@ (80048d0 <HAL_DMA_IRQHandler+0x1ec>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d004      	beq.n	80047b6 <HAL_DMA_IRQHandler+0xd2>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a48      	ldr	r2, [pc, #288]	@ (80048d4 <HAL_DMA_IRQHandler+0x1f0>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d101      	bne.n	80047ba <HAL_DMA_IRQHandler+0xd6>
 80047b6:	2301      	movs	r3, #1
 80047b8:	e000      	b.n	80047bc <HAL_DMA_IRQHandler+0xd8>
 80047ba:	2300      	movs	r3, #0
 80047bc:	2b00      	cmp	r3, #0
 80047be:	f000 842b 	beq.w	8005018 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047c6:	f003 031f 	and.w	r3, r3, #31
 80047ca:	2208      	movs	r2, #8
 80047cc:	409a      	lsls	r2, r3
 80047ce:	69bb      	ldr	r3, [r7, #24]
 80047d0:	4013      	ands	r3, r2
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	f000 80a2 	beq.w	800491c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a2e      	ldr	r2, [pc, #184]	@ (8004898 <HAL_DMA_IRQHandler+0x1b4>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d04a      	beq.n	8004878 <HAL_DMA_IRQHandler+0x194>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a2d      	ldr	r2, [pc, #180]	@ (800489c <HAL_DMA_IRQHandler+0x1b8>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d045      	beq.n	8004878 <HAL_DMA_IRQHandler+0x194>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a2b      	ldr	r2, [pc, #172]	@ (80048a0 <HAL_DMA_IRQHandler+0x1bc>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d040      	beq.n	8004878 <HAL_DMA_IRQHandler+0x194>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4a2a      	ldr	r2, [pc, #168]	@ (80048a4 <HAL_DMA_IRQHandler+0x1c0>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d03b      	beq.n	8004878 <HAL_DMA_IRQHandler+0x194>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a28      	ldr	r2, [pc, #160]	@ (80048a8 <HAL_DMA_IRQHandler+0x1c4>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d036      	beq.n	8004878 <HAL_DMA_IRQHandler+0x194>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a27      	ldr	r2, [pc, #156]	@ (80048ac <HAL_DMA_IRQHandler+0x1c8>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d031      	beq.n	8004878 <HAL_DMA_IRQHandler+0x194>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	4a25      	ldr	r2, [pc, #148]	@ (80048b0 <HAL_DMA_IRQHandler+0x1cc>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d02c      	beq.n	8004878 <HAL_DMA_IRQHandler+0x194>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	4a24      	ldr	r2, [pc, #144]	@ (80048b4 <HAL_DMA_IRQHandler+0x1d0>)
 8004824:	4293      	cmp	r3, r2
 8004826:	d027      	beq.n	8004878 <HAL_DMA_IRQHandler+0x194>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	4a22      	ldr	r2, [pc, #136]	@ (80048b8 <HAL_DMA_IRQHandler+0x1d4>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d022      	beq.n	8004878 <HAL_DMA_IRQHandler+0x194>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4a21      	ldr	r2, [pc, #132]	@ (80048bc <HAL_DMA_IRQHandler+0x1d8>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d01d      	beq.n	8004878 <HAL_DMA_IRQHandler+0x194>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4a1f      	ldr	r2, [pc, #124]	@ (80048c0 <HAL_DMA_IRQHandler+0x1dc>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d018      	beq.n	8004878 <HAL_DMA_IRQHandler+0x194>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4a1e      	ldr	r2, [pc, #120]	@ (80048c4 <HAL_DMA_IRQHandler+0x1e0>)
 800484c:	4293      	cmp	r3, r2
 800484e:	d013      	beq.n	8004878 <HAL_DMA_IRQHandler+0x194>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a1c      	ldr	r2, [pc, #112]	@ (80048c8 <HAL_DMA_IRQHandler+0x1e4>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d00e      	beq.n	8004878 <HAL_DMA_IRQHandler+0x194>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	4a1b      	ldr	r2, [pc, #108]	@ (80048cc <HAL_DMA_IRQHandler+0x1e8>)
 8004860:	4293      	cmp	r3, r2
 8004862:	d009      	beq.n	8004878 <HAL_DMA_IRQHandler+0x194>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4a19      	ldr	r2, [pc, #100]	@ (80048d0 <HAL_DMA_IRQHandler+0x1ec>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d004      	beq.n	8004878 <HAL_DMA_IRQHandler+0x194>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	4a18      	ldr	r2, [pc, #96]	@ (80048d4 <HAL_DMA_IRQHandler+0x1f0>)
 8004874:	4293      	cmp	r3, r2
 8004876:	d12f      	bne.n	80048d8 <HAL_DMA_IRQHandler+0x1f4>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f003 0304 	and.w	r3, r3, #4
 8004882:	2b00      	cmp	r3, #0
 8004884:	bf14      	ite	ne
 8004886:	2301      	movne	r3, #1
 8004888:	2300      	moveq	r3, #0
 800488a:	b2db      	uxtb	r3, r3
 800488c:	e02e      	b.n	80048ec <HAL_DMA_IRQHandler+0x208>
 800488e:	bf00      	nop
 8004890:	24000000 	.word	0x24000000
 8004894:	1b4e81b5 	.word	0x1b4e81b5
 8004898:	40020010 	.word	0x40020010
 800489c:	40020028 	.word	0x40020028
 80048a0:	40020040 	.word	0x40020040
 80048a4:	40020058 	.word	0x40020058
 80048a8:	40020070 	.word	0x40020070
 80048ac:	40020088 	.word	0x40020088
 80048b0:	400200a0 	.word	0x400200a0
 80048b4:	400200b8 	.word	0x400200b8
 80048b8:	40020410 	.word	0x40020410
 80048bc:	40020428 	.word	0x40020428
 80048c0:	40020440 	.word	0x40020440
 80048c4:	40020458 	.word	0x40020458
 80048c8:	40020470 	.word	0x40020470
 80048cc:	40020488 	.word	0x40020488
 80048d0:	400204a0 	.word	0x400204a0
 80048d4:	400204b8 	.word	0x400204b8
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f003 0308 	and.w	r3, r3, #8
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	bf14      	ite	ne
 80048e6:	2301      	movne	r3, #1
 80048e8:	2300      	moveq	r3, #0
 80048ea:	b2db      	uxtb	r3, r3
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d015      	beq.n	800491c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f022 0204 	bic.w	r2, r2, #4
 80048fe:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004904:	f003 031f 	and.w	r3, r3, #31
 8004908:	2208      	movs	r2, #8
 800490a:	409a      	lsls	r2, r3
 800490c:	6a3b      	ldr	r3, [r7, #32]
 800490e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004914:	f043 0201 	orr.w	r2, r3, #1
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004920:	f003 031f 	and.w	r3, r3, #31
 8004924:	69ba      	ldr	r2, [r7, #24]
 8004926:	fa22 f303 	lsr.w	r3, r2, r3
 800492a:	f003 0301 	and.w	r3, r3, #1
 800492e:	2b00      	cmp	r3, #0
 8004930:	d06e      	beq.n	8004a10 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4a69      	ldr	r2, [pc, #420]	@ (8004adc <HAL_DMA_IRQHandler+0x3f8>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d04a      	beq.n	80049d2 <HAL_DMA_IRQHandler+0x2ee>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a67      	ldr	r2, [pc, #412]	@ (8004ae0 <HAL_DMA_IRQHandler+0x3fc>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d045      	beq.n	80049d2 <HAL_DMA_IRQHandler+0x2ee>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4a66      	ldr	r2, [pc, #408]	@ (8004ae4 <HAL_DMA_IRQHandler+0x400>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d040      	beq.n	80049d2 <HAL_DMA_IRQHandler+0x2ee>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a64      	ldr	r2, [pc, #400]	@ (8004ae8 <HAL_DMA_IRQHandler+0x404>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d03b      	beq.n	80049d2 <HAL_DMA_IRQHandler+0x2ee>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	4a63      	ldr	r2, [pc, #396]	@ (8004aec <HAL_DMA_IRQHandler+0x408>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d036      	beq.n	80049d2 <HAL_DMA_IRQHandler+0x2ee>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4a61      	ldr	r2, [pc, #388]	@ (8004af0 <HAL_DMA_IRQHandler+0x40c>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d031      	beq.n	80049d2 <HAL_DMA_IRQHandler+0x2ee>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	4a60      	ldr	r2, [pc, #384]	@ (8004af4 <HAL_DMA_IRQHandler+0x410>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d02c      	beq.n	80049d2 <HAL_DMA_IRQHandler+0x2ee>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a5e      	ldr	r2, [pc, #376]	@ (8004af8 <HAL_DMA_IRQHandler+0x414>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d027      	beq.n	80049d2 <HAL_DMA_IRQHandler+0x2ee>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	4a5d      	ldr	r2, [pc, #372]	@ (8004afc <HAL_DMA_IRQHandler+0x418>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d022      	beq.n	80049d2 <HAL_DMA_IRQHandler+0x2ee>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a5b      	ldr	r2, [pc, #364]	@ (8004b00 <HAL_DMA_IRQHandler+0x41c>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d01d      	beq.n	80049d2 <HAL_DMA_IRQHandler+0x2ee>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4a5a      	ldr	r2, [pc, #360]	@ (8004b04 <HAL_DMA_IRQHandler+0x420>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d018      	beq.n	80049d2 <HAL_DMA_IRQHandler+0x2ee>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a58      	ldr	r2, [pc, #352]	@ (8004b08 <HAL_DMA_IRQHandler+0x424>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d013      	beq.n	80049d2 <HAL_DMA_IRQHandler+0x2ee>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4a57      	ldr	r2, [pc, #348]	@ (8004b0c <HAL_DMA_IRQHandler+0x428>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d00e      	beq.n	80049d2 <HAL_DMA_IRQHandler+0x2ee>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a55      	ldr	r2, [pc, #340]	@ (8004b10 <HAL_DMA_IRQHandler+0x42c>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d009      	beq.n	80049d2 <HAL_DMA_IRQHandler+0x2ee>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4a54      	ldr	r2, [pc, #336]	@ (8004b14 <HAL_DMA_IRQHandler+0x430>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d004      	beq.n	80049d2 <HAL_DMA_IRQHandler+0x2ee>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a52      	ldr	r2, [pc, #328]	@ (8004b18 <HAL_DMA_IRQHandler+0x434>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d10a      	bne.n	80049e8 <HAL_DMA_IRQHandler+0x304>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	695b      	ldr	r3, [r3, #20]
 80049d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049dc:	2b00      	cmp	r3, #0
 80049de:	bf14      	ite	ne
 80049e0:	2301      	movne	r3, #1
 80049e2:	2300      	moveq	r3, #0
 80049e4:	b2db      	uxtb	r3, r3
 80049e6:	e003      	b.n	80049f0 <HAL_DMA_IRQHandler+0x30c>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	2300      	movs	r3, #0
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d00d      	beq.n	8004a10 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049f8:	f003 031f 	and.w	r3, r3, #31
 80049fc:	2201      	movs	r2, #1
 80049fe:	409a      	lsls	r2, r3
 8004a00:	6a3b      	ldr	r3, [r7, #32]
 8004a02:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a08:	f043 0202 	orr.w	r2, r3, #2
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a14:	f003 031f 	and.w	r3, r3, #31
 8004a18:	2204      	movs	r2, #4
 8004a1a:	409a      	lsls	r2, r3
 8004a1c:	69bb      	ldr	r3, [r7, #24]
 8004a1e:	4013      	ands	r3, r2
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	f000 808f 	beq.w	8004b44 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	4a2c      	ldr	r2, [pc, #176]	@ (8004adc <HAL_DMA_IRQHandler+0x3f8>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d04a      	beq.n	8004ac6 <HAL_DMA_IRQHandler+0x3e2>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a2a      	ldr	r2, [pc, #168]	@ (8004ae0 <HAL_DMA_IRQHandler+0x3fc>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d045      	beq.n	8004ac6 <HAL_DMA_IRQHandler+0x3e2>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	4a29      	ldr	r2, [pc, #164]	@ (8004ae4 <HAL_DMA_IRQHandler+0x400>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d040      	beq.n	8004ac6 <HAL_DMA_IRQHandler+0x3e2>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a27      	ldr	r2, [pc, #156]	@ (8004ae8 <HAL_DMA_IRQHandler+0x404>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d03b      	beq.n	8004ac6 <HAL_DMA_IRQHandler+0x3e2>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4a26      	ldr	r2, [pc, #152]	@ (8004aec <HAL_DMA_IRQHandler+0x408>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d036      	beq.n	8004ac6 <HAL_DMA_IRQHandler+0x3e2>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	4a24      	ldr	r2, [pc, #144]	@ (8004af0 <HAL_DMA_IRQHandler+0x40c>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d031      	beq.n	8004ac6 <HAL_DMA_IRQHandler+0x3e2>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a23      	ldr	r2, [pc, #140]	@ (8004af4 <HAL_DMA_IRQHandler+0x410>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d02c      	beq.n	8004ac6 <HAL_DMA_IRQHandler+0x3e2>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4a21      	ldr	r2, [pc, #132]	@ (8004af8 <HAL_DMA_IRQHandler+0x414>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d027      	beq.n	8004ac6 <HAL_DMA_IRQHandler+0x3e2>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4a20      	ldr	r2, [pc, #128]	@ (8004afc <HAL_DMA_IRQHandler+0x418>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d022      	beq.n	8004ac6 <HAL_DMA_IRQHandler+0x3e2>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a1e      	ldr	r2, [pc, #120]	@ (8004b00 <HAL_DMA_IRQHandler+0x41c>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d01d      	beq.n	8004ac6 <HAL_DMA_IRQHandler+0x3e2>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4a1d      	ldr	r2, [pc, #116]	@ (8004b04 <HAL_DMA_IRQHandler+0x420>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d018      	beq.n	8004ac6 <HAL_DMA_IRQHandler+0x3e2>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4a1b      	ldr	r2, [pc, #108]	@ (8004b08 <HAL_DMA_IRQHandler+0x424>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d013      	beq.n	8004ac6 <HAL_DMA_IRQHandler+0x3e2>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4a1a      	ldr	r2, [pc, #104]	@ (8004b0c <HAL_DMA_IRQHandler+0x428>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d00e      	beq.n	8004ac6 <HAL_DMA_IRQHandler+0x3e2>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a18      	ldr	r2, [pc, #96]	@ (8004b10 <HAL_DMA_IRQHandler+0x42c>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d009      	beq.n	8004ac6 <HAL_DMA_IRQHandler+0x3e2>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	4a17      	ldr	r2, [pc, #92]	@ (8004b14 <HAL_DMA_IRQHandler+0x430>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d004      	beq.n	8004ac6 <HAL_DMA_IRQHandler+0x3e2>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a15      	ldr	r2, [pc, #84]	@ (8004b18 <HAL_DMA_IRQHandler+0x434>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d12a      	bne.n	8004b1c <HAL_DMA_IRQHandler+0x438>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f003 0302 	and.w	r3, r3, #2
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	bf14      	ite	ne
 8004ad4:	2301      	movne	r3, #1
 8004ad6:	2300      	moveq	r3, #0
 8004ad8:	b2db      	uxtb	r3, r3
 8004ada:	e023      	b.n	8004b24 <HAL_DMA_IRQHandler+0x440>
 8004adc:	40020010 	.word	0x40020010
 8004ae0:	40020028 	.word	0x40020028
 8004ae4:	40020040 	.word	0x40020040
 8004ae8:	40020058 	.word	0x40020058
 8004aec:	40020070 	.word	0x40020070
 8004af0:	40020088 	.word	0x40020088
 8004af4:	400200a0 	.word	0x400200a0
 8004af8:	400200b8 	.word	0x400200b8
 8004afc:	40020410 	.word	0x40020410
 8004b00:	40020428 	.word	0x40020428
 8004b04:	40020440 	.word	0x40020440
 8004b08:	40020458 	.word	0x40020458
 8004b0c:	40020470 	.word	0x40020470
 8004b10:	40020488 	.word	0x40020488
 8004b14:	400204a0 	.word	0x400204a0
 8004b18:	400204b8 	.word	0x400204b8
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	2300      	movs	r3, #0
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d00d      	beq.n	8004b44 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b2c:	f003 031f 	and.w	r3, r3, #31
 8004b30:	2204      	movs	r2, #4
 8004b32:	409a      	lsls	r2, r3
 8004b34:	6a3b      	ldr	r3, [r7, #32]
 8004b36:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b3c:	f043 0204 	orr.w	r2, r3, #4
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b48:	f003 031f 	and.w	r3, r3, #31
 8004b4c:	2210      	movs	r2, #16
 8004b4e:	409a      	lsls	r2, r3
 8004b50:	69bb      	ldr	r3, [r7, #24]
 8004b52:	4013      	ands	r3, r2
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	f000 80a6 	beq.w	8004ca6 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4a85      	ldr	r2, [pc, #532]	@ (8004d74 <HAL_DMA_IRQHandler+0x690>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d04a      	beq.n	8004bfa <HAL_DMA_IRQHandler+0x516>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	4a83      	ldr	r2, [pc, #524]	@ (8004d78 <HAL_DMA_IRQHandler+0x694>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d045      	beq.n	8004bfa <HAL_DMA_IRQHandler+0x516>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	4a82      	ldr	r2, [pc, #520]	@ (8004d7c <HAL_DMA_IRQHandler+0x698>)
 8004b74:	4293      	cmp	r3, r2
 8004b76:	d040      	beq.n	8004bfa <HAL_DMA_IRQHandler+0x516>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a80      	ldr	r2, [pc, #512]	@ (8004d80 <HAL_DMA_IRQHandler+0x69c>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d03b      	beq.n	8004bfa <HAL_DMA_IRQHandler+0x516>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4a7f      	ldr	r2, [pc, #508]	@ (8004d84 <HAL_DMA_IRQHandler+0x6a0>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d036      	beq.n	8004bfa <HAL_DMA_IRQHandler+0x516>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a7d      	ldr	r2, [pc, #500]	@ (8004d88 <HAL_DMA_IRQHandler+0x6a4>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d031      	beq.n	8004bfa <HAL_DMA_IRQHandler+0x516>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4a7c      	ldr	r2, [pc, #496]	@ (8004d8c <HAL_DMA_IRQHandler+0x6a8>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d02c      	beq.n	8004bfa <HAL_DMA_IRQHandler+0x516>
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a7a      	ldr	r2, [pc, #488]	@ (8004d90 <HAL_DMA_IRQHandler+0x6ac>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d027      	beq.n	8004bfa <HAL_DMA_IRQHandler+0x516>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4a79      	ldr	r2, [pc, #484]	@ (8004d94 <HAL_DMA_IRQHandler+0x6b0>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d022      	beq.n	8004bfa <HAL_DMA_IRQHandler+0x516>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a77      	ldr	r2, [pc, #476]	@ (8004d98 <HAL_DMA_IRQHandler+0x6b4>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d01d      	beq.n	8004bfa <HAL_DMA_IRQHandler+0x516>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4a76      	ldr	r2, [pc, #472]	@ (8004d9c <HAL_DMA_IRQHandler+0x6b8>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d018      	beq.n	8004bfa <HAL_DMA_IRQHandler+0x516>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a74      	ldr	r2, [pc, #464]	@ (8004da0 <HAL_DMA_IRQHandler+0x6bc>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d013      	beq.n	8004bfa <HAL_DMA_IRQHandler+0x516>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a73      	ldr	r2, [pc, #460]	@ (8004da4 <HAL_DMA_IRQHandler+0x6c0>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d00e      	beq.n	8004bfa <HAL_DMA_IRQHandler+0x516>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a71      	ldr	r2, [pc, #452]	@ (8004da8 <HAL_DMA_IRQHandler+0x6c4>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d009      	beq.n	8004bfa <HAL_DMA_IRQHandler+0x516>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a70      	ldr	r2, [pc, #448]	@ (8004dac <HAL_DMA_IRQHandler+0x6c8>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d004      	beq.n	8004bfa <HAL_DMA_IRQHandler+0x516>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a6e      	ldr	r2, [pc, #440]	@ (8004db0 <HAL_DMA_IRQHandler+0x6cc>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d10a      	bne.n	8004c10 <HAL_DMA_IRQHandler+0x52c>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f003 0308 	and.w	r3, r3, #8
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	bf14      	ite	ne
 8004c08:	2301      	movne	r3, #1
 8004c0a:	2300      	moveq	r3, #0
 8004c0c:	b2db      	uxtb	r3, r3
 8004c0e:	e009      	b.n	8004c24 <HAL_DMA_IRQHandler+0x540>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f003 0304 	and.w	r3, r3, #4
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	bf14      	ite	ne
 8004c1e:	2301      	movne	r3, #1
 8004c20:	2300      	moveq	r3, #0
 8004c22:	b2db      	uxtb	r3, r3
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d03e      	beq.n	8004ca6 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c2c:	f003 031f 	and.w	r3, r3, #31
 8004c30:	2210      	movs	r2, #16
 8004c32:	409a      	lsls	r2, r3
 8004c34:	6a3b      	ldr	r3, [r7, #32]
 8004c36:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d018      	beq.n	8004c78 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d108      	bne.n	8004c66 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d024      	beq.n	8004ca6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c60:	6878      	ldr	r0, [r7, #4]
 8004c62:	4798      	blx	r3
 8004c64:	e01f      	b.n	8004ca6 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d01b      	beq.n	8004ca6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c72:	6878      	ldr	r0, [r7, #4]
 8004c74:	4798      	blx	r3
 8004c76:	e016      	b.n	8004ca6 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d107      	bne.n	8004c96 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	681a      	ldr	r2, [r3, #0]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f022 0208 	bic.w	r2, r2, #8
 8004c94:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d003      	beq.n	8004ca6 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ca2:	6878      	ldr	r0, [r7, #4]
 8004ca4:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004caa:	f003 031f 	and.w	r3, r3, #31
 8004cae:	2220      	movs	r2, #32
 8004cb0:	409a      	lsls	r2, r3
 8004cb2:	69bb      	ldr	r3, [r7, #24]
 8004cb4:	4013      	ands	r3, r2
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	f000 8110 	beq.w	8004edc <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a2c      	ldr	r2, [pc, #176]	@ (8004d74 <HAL_DMA_IRQHandler+0x690>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d04a      	beq.n	8004d5c <HAL_DMA_IRQHandler+0x678>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4a2b      	ldr	r2, [pc, #172]	@ (8004d78 <HAL_DMA_IRQHandler+0x694>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d045      	beq.n	8004d5c <HAL_DMA_IRQHandler+0x678>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4a29      	ldr	r2, [pc, #164]	@ (8004d7c <HAL_DMA_IRQHandler+0x698>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d040      	beq.n	8004d5c <HAL_DMA_IRQHandler+0x678>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4a28      	ldr	r2, [pc, #160]	@ (8004d80 <HAL_DMA_IRQHandler+0x69c>)
 8004ce0:	4293      	cmp	r3, r2
 8004ce2:	d03b      	beq.n	8004d5c <HAL_DMA_IRQHandler+0x678>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4a26      	ldr	r2, [pc, #152]	@ (8004d84 <HAL_DMA_IRQHandler+0x6a0>)
 8004cea:	4293      	cmp	r3, r2
 8004cec:	d036      	beq.n	8004d5c <HAL_DMA_IRQHandler+0x678>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4a25      	ldr	r2, [pc, #148]	@ (8004d88 <HAL_DMA_IRQHandler+0x6a4>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d031      	beq.n	8004d5c <HAL_DMA_IRQHandler+0x678>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a23      	ldr	r2, [pc, #140]	@ (8004d8c <HAL_DMA_IRQHandler+0x6a8>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d02c      	beq.n	8004d5c <HAL_DMA_IRQHandler+0x678>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4a22      	ldr	r2, [pc, #136]	@ (8004d90 <HAL_DMA_IRQHandler+0x6ac>)
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d027      	beq.n	8004d5c <HAL_DMA_IRQHandler+0x678>
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4a20      	ldr	r2, [pc, #128]	@ (8004d94 <HAL_DMA_IRQHandler+0x6b0>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d022      	beq.n	8004d5c <HAL_DMA_IRQHandler+0x678>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4a1f      	ldr	r2, [pc, #124]	@ (8004d98 <HAL_DMA_IRQHandler+0x6b4>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d01d      	beq.n	8004d5c <HAL_DMA_IRQHandler+0x678>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4a1d      	ldr	r2, [pc, #116]	@ (8004d9c <HAL_DMA_IRQHandler+0x6b8>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d018      	beq.n	8004d5c <HAL_DMA_IRQHandler+0x678>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4a1c      	ldr	r2, [pc, #112]	@ (8004da0 <HAL_DMA_IRQHandler+0x6bc>)
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d013      	beq.n	8004d5c <HAL_DMA_IRQHandler+0x678>
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	4a1a      	ldr	r2, [pc, #104]	@ (8004da4 <HAL_DMA_IRQHandler+0x6c0>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d00e      	beq.n	8004d5c <HAL_DMA_IRQHandler+0x678>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4a19      	ldr	r2, [pc, #100]	@ (8004da8 <HAL_DMA_IRQHandler+0x6c4>)
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d009      	beq.n	8004d5c <HAL_DMA_IRQHandler+0x678>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4a17      	ldr	r2, [pc, #92]	@ (8004dac <HAL_DMA_IRQHandler+0x6c8>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d004      	beq.n	8004d5c <HAL_DMA_IRQHandler+0x678>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	4a16      	ldr	r2, [pc, #88]	@ (8004db0 <HAL_DMA_IRQHandler+0x6cc>)
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d12b      	bne.n	8004db4 <HAL_DMA_IRQHandler+0x6d0>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f003 0310 	and.w	r3, r3, #16
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	bf14      	ite	ne
 8004d6a:	2301      	movne	r3, #1
 8004d6c:	2300      	moveq	r3, #0
 8004d6e:	b2db      	uxtb	r3, r3
 8004d70:	e02a      	b.n	8004dc8 <HAL_DMA_IRQHandler+0x6e4>
 8004d72:	bf00      	nop
 8004d74:	40020010 	.word	0x40020010
 8004d78:	40020028 	.word	0x40020028
 8004d7c:	40020040 	.word	0x40020040
 8004d80:	40020058 	.word	0x40020058
 8004d84:	40020070 	.word	0x40020070
 8004d88:	40020088 	.word	0x40020088
 8004d8c:	400200a0 	.word	0x400200a0
 8004d90:	400200b8 	.word	0x400200b8
 8004d94:	40020410 	.word	0x40020410
 8004d98:	40020428 	.word	0x40020428
 8004d9c:	40020440 	.word	0x40020440
 8004da0:	40020458 	.word	0x40020458
 8004da4:	40020470 	.word	0x40020470
 8004da8:	40020488 	.word	0x40020488
 8004dac:	400204a0 	.word	0x400204a0
 8004db0:	400204b8 	.word	0x400204b8
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f003 0302 	and.w	r3, r3, #2
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	bf14      	ite	ne
 8004dc2:	2301      	movne	r3, #1
 8004dc4:	2300      	moveq	r3, #0
 8004dc6:	b2db      	uxtb	r3, r3
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	f000 8087 	beq.w	8004edc <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dd2:	f003 031f 	and.w	r3, r3, #31
 8004dd6:	2220      	movs	r2, #32
 8004dd8:	409a      	lsls	r2, r3
 8004dda:	6a3b      	ldr	r3, [r7, #32]
 8004ddc:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004de4:	b2db      	uxtb	r3, r3
 8004de6:	2b04      	cmp	r3, #4
 8004de8:	d139      	bne.n	8004e5e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	681a      	ldr	r2, [r3, #0]
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f022 0216 	bic.w	r2, r2, #22
 8004df8:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	695a      	ldr	r2, [r3, #20]
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004e08:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d103      	bne.n	8004e1a <HAL_DMA_IRQHandler+0x736>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d007      	beq.n	8004e2a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	681a      	ldr	r2, [r3, #0]
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f022 0208 	bic.w	r2, r2, #8
 8004e28:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e2e:	f003 031f 	and.w	r3, r3, #31
 8004e32:	223f      	movs	r2, #63	@ 0x3f
 8004e34:	409a      	lsls	r2, r3
 8004e36:	6a3b      	ldr	r3, [r7, #32]
 8004e38:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2201      	movs	r2, #1
 8004e3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2200      	movs	r2, #0
 8004e46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	f000 834a 	beq.w	80054e8 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e58:	6878      	ldr	r0, [r7, #4]
 8004e5a:	4798      	blx	r3
          }
          return;
 8004e5c:	e344      	b.n	80054e8 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d018      	beq.n	8004e9e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d108      	bne.n	8004e8c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d02c      	beq.n	8004edc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e86:	6878      	ldr	r0, [r7, #4]
 8004e88:	4798      	blx	r3
 8004e8a:	e027      	b.n	8004edc <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d023      	beq.n	8004edc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e98:	6878      	ldr	r0, [r7, #4]
 8004e9a:	4798      	blx	r3
 8004e9c:	e01e      	b.n	8004edc <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d10f      	bne.n	8004ecc <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	681a      	ldr	r2, [r3, #0]
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f022 0210 	bic.w	r2, r2, #16
 8004eba:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d003      	beq.n	8004edc <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ed8:	6878      	ldr	r0, [r7, #4]
 8004eda:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	f000 8306 	beq.w	80054f2 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eea:	f003 0301 	and.w	r3, r3, #1
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	f000 8088 	beq.w	8005004 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2204      	movs	r2, #4
 8004ef8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a7a      	ldr	r2, [pc, #488]	@ (80050ec <HAL_DMA_IRQHandler+0xa08>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d04a      	beq.n	8004f9c <HAL_DMA_IRQHandler+0x8b8>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4a79      	ldr	r2, [pc, #484]	@ (80050f0 <HAL_DMA_IRQHandler+0xa0c>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d045      	beq.n	8004f9c <HAL_DMA_IRQHandler+0x8b8>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4a77      	ldr	r2, [pc, #476]	@ (80050f4 <HAL_DMA_IRQHandler+0xa10>)
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d040      	beq.n	8004f9c <HAL_DMA_IRQHandler+0x8b8>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a76      	ldr	r2, [pc, #472]	@ (80050f8 <HAL_DMA_IRQHandler+0xa14>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d03b      	beq.n	8004f9c <HAL_DMA_IRQHandler+0x8b8>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4a74      	ldr	r2, [pc, #464]	@ (80050fc <HAL_DMA_IRQHandler+0xa18>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d036      	beq.n	8004f9c <HAL_DMA_IRQHandler+0x8b8>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4a73      	ldr	r2, [pc, #460]	@ (8005100 <HAL_DMA_IRQHandler+0xa1c>)
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d031      	beq.n	8004f9c <HAL_DMA_IRQHandler+0x8b8>
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a71      	ldr	r2, [pc, #452]	@ (8005104 <HAL_DMA_IRQHandler+0xa20>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d02c      	beq.n	8004f9c <HAL_DMA_IRQHandler+0x8b8>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4a70      	ldr	r2, [pc, #448]	@ (8005108 <HAL_DMA_IRQHandler+0xa24>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d027      	beq.n	8004f9c <HAL_DMA_IRQHandler+0x8b8>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a6e      	ldr	r2, [pc, #440]	@ (800510c <HAL_DMA_IRQHandler+0xa28>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d022      	beq.n	8004f9c <HAL_DMA_IRQHandler+0x8b8>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4a6d      	ldr	r2, [pc, #436]	@ (8005110 <HAL_DMA_IRQHandler+0xa2c>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d01d      	beq.n	8004f9c <HAL_DMA_IRQHandler+0x8b8>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a6b      	ldr	r2, [pc, #428]	@ (8005114 <HAL_DMA_IRQHandler+0xa30>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d018      	beq.n	8004f9c <HAL_DMA_IRQHandler+0x8b8>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4a6a      	ldr	r2, [pc, #424]	@ (8005118 <HAL_DMA_IRQHandler+0xa34>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d013      	beq.n	8004f9c <HAL_DMA_IRQHandler+0x8b8>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a68      	ldr	r2, [pc, #416]	@ (800511c <HAL_DMA_IRQHandler+0xa38>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d00e      	beq.n	8004f9c <HAL_DMA_IRQHandler+0x8b8>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a67      	ldr	r2, [pc, #412]	@ (8005120 <HAL_DMA_IRQHandler+0xa3c>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d009      	beq.n	8004f9c <HAL_DMA_IRQHandler+0x8b8>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a65      	ldr	r2, [pc, #404]	@ (8005124 <HAL_DMA_IRQHandler+0xa40>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d004      	beq.n	8004f9c <HAL_DMA_IRQHandler+0x8b8>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a64      	ldr	r2, [pc, #400]	@ (8005128 <HAL_DMA_IRQHandler+0xa44>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d108      	bne.n	8004fae <HAL_DMA_IRQHandler+0x8ca>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	681a      	ldr	r2, [r3, #0]
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f022 0201 	bic.w	r2, r2, #1
 8004faa:	601a      	str	r2, [r3, #0]
 8004fac:	e007      	b.n	8004fbe <HAL_DMA_IRQHandler+0x8da>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f022 0201 	bic.w	r2, r2, #1
 8004fbc:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	3301      	adds	r3, #1
 8004fc2:	60fb      	str	r3, [r7, #12]
 8004fc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fc6:	429a      	cmp	r2, r3
 8004fc8:	d307      	bcc.n	8004fda <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f003 0301 	and.w	r3, r3, #1
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d1f2      	bne.n	8004fbe <HAL_DMA_IRQHandler+0x8da>
 8004fd8:	e000      	b.n	8004fdc <HAL_DMA_IRQHandler+0x8f8>
            break;
 8004fda:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 0301 	and.w	r3, r3, #1
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d004      	beq.n	8004ff4 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2203      	movs	r2, #3
 8004fee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8004ff2:	e003      	b.n	8004ffc <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2200      	movs	r2, #0
 8005000:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005008:	2b00      	cmp	r3, #0
 800500a:	f000 8272 	beq.w	80054f2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005012:	6878      	ldr	r0, [r7, #4]
 8005014:	4798      	blx	r3
 8005016:	e26c      	b.n	80054f2 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a43      	ldr	r2, [pc, #268]	@ (800512c <HAL_DMA_IRQHandler+0xa48>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d022      	beq.n	8005068 <HAL_DMA_IRQHandler+0x984>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a42      	ldr	r2, [pc, #264]	@ (8005130 <HAL_DMA_IRQHandler+0xa4c>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d01d      	beq.n	8005068 <HAL_DMA_IRQHandler+0x984>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a40      	ldr	r2, [pc, #256]	@ (8005134 <HAL_DMA_IRQHandler+0xa50>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d018      	beq.n	8005068 <HAL_DMA_IRQHandler+0x984>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a3f      	ldr	r2, [pc, #252]	@ (8005138 <HAL_DMA_IRQHandler+0xa54>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d013      	beq.n	8005068 <HAL_DMA_IRQHandler+0x984>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a3d      	ldr	r2, [pc, #244]	@ (800513c <HAL_DMA_IRQHandler+0xa58>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d00e      	beq.n	8005068 <HAL_DMA_IRQHandler+0x984>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a3c      	ldr	r2, [pc, #240]	@ (8005140 <HAL_DMA_IRQHandler+0xa5c>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d009      	beq.n	8005068 <HAL_DMA_IRQHandler+0x984>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a3a      	ldr	r2, [pc, #232]	@ (8005144 <HAL_DMA_IRQHandler+0xa60>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d004      	beq.n	8005068 <HAL_DMA_IRQHandler+0x984>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4a39      	ldr	r2, [pc, #228]	@ (8005148 <HAL_DMA_IRQHandler+0xa64>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d101      	bne.n	800506c <HAL_DMA_IRQHandler+0x988>
 8005068:	2301      	movs	r3, #1
 800506a:	e000      	b.n	800506e <HAL_DMA_IRQHandler+0x98a>
 800506c:	2300      	movs	r3, #0
 800506e:	2b00      	cmp	r3, #0
 8005070:	f000 823f 	beq.w	80054f2 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005080:	f003 031f 	and.w	r3, r3, #31
 8005084:	2204      	movs	r2, #4
 8005086:	409a      	lsls	r2, r3
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	4013      	ands	r3, r2
 800508c:	2b00      	cmp	r3, #0
 800508e:	f000 80cd 	beq.w	800522c <HAL_DMA_IRQHandler+0xb48>
 8005092:	693b      	ldr	r3, [r7, #16]
 8005094:	f003 0304 	and.w	r3, r3, #4
 8005098:	2b00      	cmp	r3, #0
 800509a:	f000 80c7 	beq.w	800522c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050a2:	f003 031f 	and.w	r3, r3, #31
 80050a6:	2204      	movs	r2, #4
 80050a8:	409a      	lsls	r2, r3
 80050aa:	69fb      	ldr	r3, [r7, #28]
 80050ac:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d049      	beq.n	800514c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d109      	bne.n	80050d6 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	f000 8210 	beq.w	80054ec <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050d0:	6878      	ldr	r0, [r7, #4]
 80050d2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80050d4:	e20a      	b.n	80054ec <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050da:	2b00      	cmp	r3, #0
 80050dc:	f000 8206 	beq.w	80054ec <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050e4:	6878      	ldr	r0, [r7, #4]
 80050e6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80050e8:	e200      	b.n	80054ec <HAL_DMA_IRQHandler+0xe08>
 80050ea:	bf00      	nop
 80050ec:	40020010 	.word	0x40020010
 80050f0:	40020028 	.word	0x40020028
 80050f4:	40020040 	.word	0x40020040
 80050f8:	40020058 	.word	0x40020058
 80050fc:	40020070 	.word	0x40020070
 8005100:	40020088 	.word	0x40020088
 8005104:	400200a0 	.word	0x400200a0
 8005108:	400200b8 	.word	0x400200b8
 800510c:	40020410 	.word	0x40020410
 8005110:	40020428 	.word	0x40020428
 8005114:	40020440 	.word	0x40020440
 8005118:	40020458 	.word	0x40020458
 800511c:	40020470 	.word	0x40020470
 8005120:	40020488 	.word	0x40020488
 8005124:	400204a0 	.word	0x400204a0
 8005128:	400204b8 	.word	0x400204b8
 800512c:	58025408 	.word	0x58025408
 8005130:	5802541c 	.word	0x5802541c
 8005134:	58025430 	.word	0x58025430
 8005138:	58025444 	.word	0x58025444
 800513c:	58025458 	.word	0x58025458
 8005140:	5802546c 	.word	0x5802546c
 8005144:	58025480 	.word	0x58025480
 8005148:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800514c:	693b      	ldr	r3, [r7, #16]
 800514e:	f003 0320 	and.w	r3, r3, #32
 8005152:	2b00      	cmp	r3, #0
 8005154:	d160      	bne.n	8005218 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4a7f      	ldr	r2, [pc, #508]	@ (8005358 <HAL_DMA_IRQHandler+0xc74>)
 800515c:	4293      	cmp	r3, r2
 800515e:	d04a      	beq.n	80051f6 <HAL_DMA_IRQHandler+0xb12>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4a7d      	ldr	r2, [pc, #500]	@ (800535c <HAL_DMA_IRQHandler+0xc78>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d045      	beq.n	80051f6 <HAL_DMA_IRQHandler+0xb12>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4a7c      	ldr	r2, [pc, #496]	@ (8005360 <HAL_DMA_IRQHandler+0xc7c>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d040      	beq.n	80051f6 <HAL_DMA_IRQHandler+0xb12>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a7a      	ldr	r2, [pc, #488]	@ (8005364 <HAL_DMA_IRQHandler+0xc80>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d03b      	beq.n	80051f6 <HAL_DMA_IRQHandler+0xb12>
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4a79      	ldr	r2, [pc, #484]	@ (8005368 <HAL_DMA_IRQHandler+0xc84>)
 8005184:	4293      	cmp	r3, r2
 8005186:	d036      	beq.n	80051f6 <HAL_DMA_IRQHandler+0xb12>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4a77      	ldr	r2, [pc, #476]	@ (800536c <HAL_DMA_IRQHandler+0xc88>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d031      	beq.n	80051f6 <HAL_DMA_IRQHandler+0xb12>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	4a76      	ldr	r2, [pc, #472]	@ (8005370 <HAL_DMA_IRQHandler+0xc8c>)
 8005198:	4293      	cmp	r3, r2
 800519a:	d02c      	beq.n	80051f6 <HAL_DMA_IRQHandler+0xb12>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4a74      	ldr	r2, [pc, #464]	@ (8005374 <HAL_DMA_IRQHandler+0xc90>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d027      	beq.n	80051f6 <HAL_DMA_IRQHandler+0xb12>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	4a73      	ldr	r2, [pc, #460]	@ (8005378 <HAL_DMA_IRQHandler+0xc94>)
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d022      	beq.n	80051f6 <HAL_DMA_IRQHandler+0xb12>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4a71      	ldr	r2, [pc, #452]	@ (800537c <HAL_DMA_IRQHandler+0xc98>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d01d      	beq.n	80051f6 <HAL_DMA_IRQHandler+0xb12>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a70      	ldr	r2, [pc, #448]	@ (8005380 <HAL_DMA_IRQHandler+0xc9c>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d018      	beq.n	80051f6 <HAL_DMA_IRQHandler+0xb12>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	4a6e      	ldr	r2, [pc, #440]	@ (8005384 <HAL_DMA_IRQHandler+0xca0>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d013      	beq.n	80051f6 <HAL_DMA_IRQHandler+0xb12>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4a6d      	ldr	r2, [pc, #436]	@ (8005388 <HAL_DMA_IRQHandler+0xca4>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d00e      	beq.n	80051f6 <HAL_DMA_IRQHandler+0xb12>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4a6b      	ldr	r2, [pc, #428]	@ (800538c <HAL_DMA_IRQHandler+0xca8>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d009      	beq.n	80051f6 <HAL_DMA_IRQHandler+0xb12>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	4a6a      	ldr	r2, [pc, #424]	@ (8005390 <HAL_DMA_IRQHandler+0xcac>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d004      	beq.n	80051f6 <HAL_DMA_IRQHandler+0xb12>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4a68      	ldr	r2, [pc, #416]	@ (8005394 <HAL_DMA_IRQHandler+0xcb0>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d108      	bne.n	8005208 <HAL_DMA_IRQHandler+0xb24>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	681a      	ldr	r2, [r3, #0]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f022 0208 	bic.w	r2, r2, #8
 8005204:	601a      	str	r2, [r3, #0]
 8005206:	e007      	b.n	8005218 <HAL_DMA_IRQHandler+0xb34>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	681a      	ldr	r2, [r3, #0]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f022 0204 	bic.w	r2, r2, #4
 8005216:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800521c:	2b00      	cmp	r3, #0
 800521e:	f000 8165 	beq.w	80054ec <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005226:	6878      	ldr	r0, [r7, #4]
 8005228:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800522a:	e15f      	b.n	80054ec <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005230:	f003 031f 	and.w	r3, r3, #31
 8005234:	2202      	movs	r2, #2
 8005236:	409a      	lsls	r2, r3
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	4013      	ands	r3, r2
 800523c:	2b00      	cmp	r3, #0
 800523e:	f000 80c5 	beq.w	80053cc <HAL_DMA_IRQHandler+0xce8>
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	f003 0302 	and.w	r3, r3, #2
 8005248:	2b00      	cmp	r3, #0
 800524a:	f000 80bf 	beq.w	80053cc <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005252:	f003 031f 	and.w	r3, r3, #31
 8005256:	2202      	movs	r2, #2
 8005258:	409a      	lsls	r2, r3
 800525a:	69fb      	ldr	r3, [r7, #28]
 800525c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800525e:	693b      	ldr	r3, [r7, #16]
 8005260:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005264:	2b00      	cmp	r3, #0
 8005266:	d018      	beq.n	800529a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005268:	693b      	ldr	r3, [r7, #16]
 800526a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800526e:	2b00      	cmp	r3, #0
 8005270:	d109      	bne.n	8005286 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005276:	2b00      	cmp	r3, #0
 8005278:	f000 813a 	beq.w	80054f0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005280:	6878      	ldr	r0, [r7, #4]
 8005282:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005284:	e134      	b.n	80054f0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800528a:	2b00      	cmp	r3, #0
 800528c:	f000 8130 	beq.w	80054f0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005294:	6878      	ldr	r0, [r7, #4]
 8005296:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005298:	e12a      	b.n	80054f0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	f003 0320 	and.w	r3, r3, #32
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	f040 8089 	bne.w	80053b8 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a2b      	ldr	r2, [pc, #172]	@ (8005358 <HAL_DMA_IRQHandler+0xc74>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d04a      	beq.n	8005346 <HAL_DMA_IRQHandler+0xc62>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a29      	ldr	r2, [pc, #164]	@ (800535c <HAL_DMA_IRQHandler+0xc78>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d045      	beq.n	8005346 <HAL_DMA_IRQHandler+0xc62>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4a28      	ldr	r2, [pc, #160]	@ (8005360 <HAL_DMA_IRQHandler+0xc7c>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d040      	beq.n	8005346 <HAL_DMA_IRQHandler+0xc62>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4a26      	ldr	r2, [pc, #152]	@ (8005364 <HAL_DMA_IRQHandler+0xc80>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d03b      	beq.n	8005346 <HAL_DMA_IRQHandler+0xc62>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a25      	ldr	r2, [pc, #148]	@ (8005368 <HAL_DMA_IRQHandler+0xc84>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d036      	beq.n	8005346 <HAL_DMA_IRQHandler+0xc62>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a23      	ldr	r2, [pc, #140]	@ (800536c <HAL_DMA_IRQHandler+0xc88>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d031      	beq.n	8005346 <HAL_DMA_IRQHandler+0xc62>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a22      	ldr	r2, [pc, #136]	@ (8005370 <HAL_DMA_IRQHandler+0xc8c>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d02c      	beq.n	8005346 <HAL_DMA_IRQHandler+0xc62>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a20      	ldr	r2, [pc, #128]	@ (8005374 <HAL_DMA_IRQHandler+0xc90>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d027      	beq.n	8005346 <HAL_DMA_IRQHandler+0xc62>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a1f      	ldr	r2, [pc, #124]	@ (8005378 <HAL_DMA_IRQHandler+0xc94>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d022      	beq.n	8005346 <HAL_DMA_IRQHandler+0xc62>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a1d      	ldr	r2, [pc, #116]	@ (800537c <HAL_DMA_IRQHandler+0xc98>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d01d      	beq.n	8005346 <HAL_DMA_IRQHandler+0xc62>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a1c      	ldr	r2, [pc, #112]	@ (8005380 <HAL_DMA_IRQHandler+0xc9c>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d018      	beq.n	8005346 <HAL_DMA_IRQHandler+0xc62>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a1a      	ldr	r2, [pc, #104]	@ (8005384 <HAL_DMA_IRQHandler+0xca0>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d013      	beq.n	8005346 <HAL_DMA_IRQHandler+0xc62>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a19      	ldr	r2, [pc, #100]	@ (8005388 <HAL_DMA_IRQHandler+0xca4>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d00e      	beq.n	8005346 <HAL_DMA_IRQHandler+0xc62>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a17      	ldr	r2, [pc, #92]	@ (800538c <HAL_DMA_IRQHandler+0xca8>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d009      	beq.n	8005346 <HAL_DMA_IRQHandler+0xc62>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4a16      	ldr	r2, [pc, #88]	@ (8005390 <HAL_DMA_IRQHandler+0xcac>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d004      	beq.n	8005346 <HAL_DMA_IRQHandler+0xc62>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a14      	ldr	r2, [pc, #80]	@ (8005394 <HAL_DMA_IRQHandler+0xcb0>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d128      	bne.n	8005398 <HAL_DMA_IRQHandler+0xcb4>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	681a      	ldr	r2, [r3, #0]
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f022 0214 	bic.w	r2, r2, #20
 8005354:	601a      	str	r2, [r3, #0]
 8005356:	e027      	b.n	80053a8 <HAL_DMA_IRQHandler+0xcc4>
 8005358:	40020010 	.word	0x40020010
 800535c:	40020028 	.word	0x40020028
 8005360:	40020040 	.word	0x40020040
 8005364:	40020058 	.word	0x40020058
 8005368:	40020070 	.word	0x40020070
 800536c:	40020088 	.word	0x40020088
 8005370:	400200a0 	.word	0x400200a0
 8005374:	400200b8 	.word	0x400200b8
 8005378:	40020410 	.word	0x40020410
 800537c:	40020428 	.word	0x40020428
 8005380:	40020440 	.word	0x40020440
 8005384:	40020458 	.word	0x40020458
 8005388:	40020470 	.word	0x40020470
 800538c:	40020488 	.word	0x40020488
 8005390:	400204a0 	.word	0x400204a0
 8005394:	400204b8 	.word	0x400204b8
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	681a      	ldr	r2, [r3, #0]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f022 020a 	bic.w	r2, r2, #10
 80053a6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2201      	movs	r2, #1
 80053ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2200      	movs	r2, #0
 80053b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053bc:	2b00      	cmp	r3, #0
 80053be:	f000 8097 	beq.w	80054f0 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80053ca:	e091      	b.n	80054f0 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053d0:	f003 031f 	and.w	r3, r3, #31
 80053d4:	2208      	movs	r2, #8
 80053d6:	409a      	lsls	r2, r3
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	4013      	ands	r3, r2
 80053dc:	2b00      	cmp	r3, #0
 80053de:	f000 8088 	beq.w	80054f2 <HAL_DMA_IRQHandler+0xe0e>
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	f003 0308 	and.w	r3, r3, #8
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	f000 8082 	beq.w	80054f2 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	4a41      	ldr	r2, [pc, #260]	@ (80054f8 <HAL_DMA_IRQHandler+0xe14>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d04a      	beq.n	800548e <HAL_DMA_IRQHandler+0xdaa>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4a3f      	ldr	r2, [pc, #252]	@ (80054fc <HAL_DMA_IRQHandler+0xe18>)
 80053fe:	4293      	cmp	r3, r2
 8005400:	d045      	beq.n	800548e <HAL_DMA_IRQHandler+0xdaa>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4a3e      	ldr	r2, [pc, #248]	@ (8005500 <HAL_DMA_IRQHandler+0xe1c>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d040      	beq.n	800548e <HAL_DMA_IRQHandler+0xdaa>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4a3c      	ldr	r2, [pc, #240]	@ (8005504 <HAL_DMA_IRQHandler+0xe20>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d03b      	beq.n	800548e <HAL_DMA_IRQHandler+0xdaa>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	4a3b      	ldr	r2, [pc, #236]	@ (8005508 <HAL_DMA_IRQHandler+0xe24>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d036      	beq.n	800548e <HAL_DMA_IRQHandler+0xdaa>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	4a39      	ldr	r2, [pc, #228]	@ (800550c <HAL_DMA_IRQHandler+0xe28>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d031      	beq.n	800548e <HAL_DMA_IRQHandler+0xdaa>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4a38      	ldr	r2, [pc, #224]	@ (8005510 <HAL_DMA_IRQHandler+0xe2c>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d02c      	beq.n	800548e <HAL_DMA_IRQHandler+0xdaa>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a36      	ldr	r2, [pc, #216]	@ (8005514 <HAL_DMA_IRQHandler+0xe30>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d027      	beq.n	800548e <HAL_DMA_IRQHandler+0xdaa>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4a35      	ldr	r2, [pc, #212]	@ (8005518 <HAL_DMA_IRQHandler+0xe34>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d022      	beq.n	800548e <HAL_DMA_IRQHandler+0xdaa>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4a33      	ldr	r2, [pc, #204]	@ (800551c <HAL_DMA_IRQHandler+0xe38>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d01d      	beq.n	800548e <HAL_DMA_IRQHandler+0xdaa>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4a32      	ldr	r2, [pc, #200]	@ (8005520 <HAL_DMA_IRQHandler+0xe3c>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d018      	beq.n	800548e <HAL_DMA_IRQHandler+0xdaa>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4a30      	ldr	r2, [pc, #192]	@ (8005524 <HAL_DMA_IRQHandler+0xe40>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d013      	beq.n	800548e <HAL_DMA_IRQHandler+0xdaa>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	4a2f      	ldr	r2, [pc, #188]	@ (8005528 <HAL_DMA_IRQHandler+0xe44>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d00e      	beq.n	800548e <HAL_DMA_IRQHandler+0xdaa>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4a2d      	ldr	r2, [pc, #180]	@ (800552c <HAL_DMA_IRQHandler+0xe48>)
 8005476:	4293      	cmp	r3, r2
 8005478:	d009      	beq.n	800548e <HAL_DMA_IRQHandler+0xdaa>
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4a2c      	ldr	r2, [pc, #176]	@ (8005530 <HAL_DMA_IRQHandler+0xe4c>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d004      	beq.n	800548e <HAL_DMA_IRQHandler+0xdaa>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4a2a      	ldr	r2, [pc, #168]	@ (8005534 <HAL_DMA_IRQHandler+0xe50>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d108      	bne.n	80054a0 <HAL_DMA_IRQHandler+0xdbc>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	681a      	ldr	r2, [r3, #0]
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f022 021c 	bic.w	r2, r2, #28
 800549c:	601a      	str	r2, [r3, #0]
 800549e:	e007      	b.n	80054b0 <HAL_DMA_IRQHandler+0xdcc>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	681a      	ldr	r2, [r3, #0]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f022 020e 	bic.w	r2, r2, #14
 80054ae:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054b4:	f003 031f 	and.w	r3, r3, #31
 80054b8:	2201      	movs	r2, #1
 80054ba:	409a      	lsls	r2, r3
 80054bc:	69fb      	ldr	r3, [r7, #28]
 80054be:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2201      	movs	r2, #1
 80054c4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2201      	movs	r2, #1
 80054ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2200      	movs	r2, #0
 80054d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d009      	beq.n	80054f2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054e2:	6878      	ldr	r0, [r7, #4]
 80054e4:	4798      	blx	r3
 80054e6:	e004      	b.n	80054f2 <HAL_DMA_IRQHandler+0xe0e>
          return;
 80054e8:	bf00      	nop
 80054ea:	e002      	b.n	80054f2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80054ec:	bf00      	nop
 80054ee:	e000      	b.n	80054f2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80054f0:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80054f2:	3728      	adds	r7, #40	@ 0x28
 80054f4:	46bd      	mov	sp, r7
 80054f6:	bd80      	pop	{r7, pc}
 80054f8:	40020010 	.word	0x40020010
 80054fc:	40020028 	.word	0x40020028
 8005500:	40020040 	.word	0x40020040
 8005504:	40020058 	.word	0x40020058
 8005508:	40020070 	.word	0x40020070
 800550c:	40020088 	.word	0x40020088
 8005510:	400200a0 	.word	0x400200a0
 8005514:	400200b8 	.word	0x400200b8
 8005518:	40020410 	.word	0x40020410
 800551c:	40020428 	.word	0x40020428
 8005520:	40020440 	.word	0x40020440
 8005524:	40020458 	.word	0x40020458
 8005528:	40020470 	.word	0x40020470
 800552c:	40020488 	.word	0x40020488
 8005530:	400204a0 	.word	0x400204a0
 8005534:	400204b8 	.word	0x400204b8

08005538 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005538:	b480      	push	{r7}
 800553a:	b085      	sub	sp, #20
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	4a42      	ldr	r2, [pc, #264]	@ (8005650 <DMA_CalcBaseAndBitshift+0x118>)
 8005546:	4293      	cmp	r3, r2
 8005548:	d04a      	beq.n	80055e0 <DMA_CalcBaseAndBitshift+0xa8>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	4a41      	ldr	r2, [pc, #260]	@ (8005654 <DMA_CalcBaseAndBitshift+0x11c>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d045      	beq.n	80055e0 <DMA_CalcBaseAndBitshift+0xa8>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4a3f      	ldr	r2, [pc, #252]	@ (8005658 <DMA_CalcBaseAndBitshift+0x120>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d040      	beq.n	80055e0 <DMA_CalcBaseAndBitshift+0xa8>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	4a3e      	ldr	r2, [pc, #248]	@ (800565c <DMA_CalcBaseAndBitshift+0x124>)
 8005564:	4293      	cmp	r3, r2
 8005566:	d03b      	beq.n	80055e0 <DMA_CalcBaseAndBitshift+0xa8>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4a3c      	ldr	r2, [pc, #240]	@ (8005660 <DMA_CalcBaseAndBitshift+0x128>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d036      	beq.n	80055e0 <DMA_CalcBaseAndBitshift+0xa8>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	4a3b      	ldr	r2, [pc, #236]	@ (8005664 <DMA_CalcBaseAndBitshift+0x12c>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d031      	beq.n	80055e0 <DMA_CalcBaseAndBitshift+0xa8>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4a39      	ldr	r2, [pc, #228]	@ (8005668 <DMA_CalcBaseAndBitshift+0x130>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d02c      	beq.n	80055e0 <DMA_CalcBaseAndBitshift+0xa8>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4a38      	ldr	r2, [pc, #224]	@ (800566c <DMA_CalcBaseAndBitshift+0x134>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d027      	beq.n	80055e0 <DMA_CalcBaseAndBitshift+0xa8>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4a36      	ldr	r2, [pc, #216]	@ (8005670 <DMA_CalcBaseAndBitshift+0x138>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d022      	beq.n	80055e0 <DMA_CalcBaseAndBitshift+0xa8>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a35      	ldr	r2, [pc, #212]	@ (8005674 <DMA_CalcBaseAndBitshift+0x13c>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d01d      	beq.n	80055e0 <DMA_CalcBaseAndBitshift+0xa8>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4a33      	ldr	r2, [pc, #204]	@ (8005678 <DMA_CalcBaseAndBitshift+0x140>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d018      	beq.n	80055e0 <DMA_CalcBaseAndBitshift+0xa8>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a32      	ldr	r2, [pc, #200]	@ (800567c <DMA_CalcBaseAndBitshift+0x144>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d013      	beq.n	80055e0 <DMA_CalcBaseAndBitshift+0xa8>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a30      	ldr	r2, [pc, #192]	@ (8005680 <DMA_CalcBaseAndBitshift+0x148>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d00e      	beq.n	80055e0 <DMA_CalcBaseAndBitshift+0xa8>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4a2f      	ldr	r2, [pc, #188]	@ (8005684 <DMA_CalcBaseAndBitshift+0x14c>)
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d009      	beq.n	80055e0 <DMA_CalcBaseAndBitshift+0xa8>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a2d      	ldr	r2, [pc, #180]	@ (8005688 <DMA_CalcBaseAndBitshift+0x150>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d004      	beq.n	80055e0 <DMA_CalcBaseAndBitshift+0xa8>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4a2c      	ldr	r2, [pc, #176]	@ (800568c <DMA_CalcBaseAndBitshift+0x154>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d101      	bne.n	80055e4 <DMA_CalcBaseAndBitshift+0xac>
 80055e0:	2301      	movs	r3, #1
 80055e2:	e000      	b.n	80055e6 <DMA_CalcBaseAndBitshift+0xae>
 80055e4:	2300      	movs	r3, #0
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d024      	beq.n	8005634 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	b2db      	uxtb	r3, r3
 80055f0:	3b10      	subs	r3, #16
 80055f2:	4a27      	ldr	r2, [pc, #156]	@ (8005690 <DMA_CalcBaseAndBitshift+0x158>)
 80055f4:	fba2 2303 	umull	r2, r3, r2, r3
 80055f8:	091b      	lsrs	r3, r3, #4
 80055fa:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	f003 0307 	and.w	r3, r3, #7
 8005602:	4a24      	ldr	r2, [pc, #144]	@ (8005694 <DMA_CalcBaseAndBitshift+0x15c>)
 8005604:	5cd3      	ldrb	r3, [r2, r3]
 8005606:	461a      	mov	r2, r3
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2b03      	cmp	r3, #3
 8005610:	d908      	bls.n	8005624 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	461a      	mov	r2, r3
 8005618:	4b1f      	ldr	r3, [pc, #124]	@ (8005698 <DMA_CalcBaseAndBitshift+0x160>)
 800561a:	4013      	ands	r3, r2
 800561c:	1d1a      	adds	r2, r3, #4
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	659a      	str	r2, [r3, #88]	@ 0x58
 8005622:	e00d      	b.n	8005640 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	461a      	mov	r2, r3
 800562a:	4b1b      	ldr	r3, [pc, #108]	@ (8005698 <DMA_CalcBaseAndBitshift+0x160>)
 800562c:	4013      	ands	r3, r2
 800562e:	687a      	ldr	r2, [r7, #4]
 8005630:	6593      	str	r3, [r2, #88]	@ 0x58
 8005632:	e005      	b.n	8005640 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8005644:	4618      	mov	r0, r3
 8005646:	3714      	adds	r7, #20
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr
 8005650:	40020010 	.word	0x40020010
 8005654:	40020028 	.word	0x40020028
 8005658:	40020040 	.word	0x40020040
 800565c:	40020058 	.word	0x40020058
 8005660:	40020070 	.word	0x40020070
 8005664:	40020088 	.word	0x40020088
 8005668:	400200a0 	.word	0x400200a0
 800566c:	400200b8 	.word	0x400200b8
 8005670:	40020410 	.word	0x40020410
 8005674:	40020428 	.word	0x40020428
 8005678:	40020440 	.word	0x40020440
 800567c:	40020458 	.word	0x40020458
 8005680:	40020470 	.word	0x40020470
 8005684:	40020488 	.word	0x40020488
 8005688:	400204a0 	.word	0x400204a0
 800568c:	400204b8 	.word	0x400204b8
 8005690:	aaaaaaab 	.word	0xaaaaaaab
 8005694:	0800becc 	.word	0x0800becc
 8005698:	fffffc00 	.word	0xfffffc00

0800569c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 800569c:	b480      	push	{r7}
 800569e:	b085      	sub	sp, #20
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80056a4:	2300      	movs	r3, #0
 80056a6:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	699b      	ldr	r3, [r3, #24]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d120      	bne.n	80056f2 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056b4:	2b03      	cmp	r3, #3
 80056b6:	d858      	bhi.n	800576a <DMA_CheckFifoParam+0xce>
 80056b8:	a201      	add	r2, pc, #4	@ (adr r2, 80056c0 <DMA_CheckFifoParam+0x24>)
 80056ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056be:	bf00      	nop
 80056c0:	080056d1 	.word	0x080056d1
 80056c4:	080056e3 	.word	0x080056e3
 80056c8:	080056d1 	.word	0x080056d1
 80056cc:	0800576b 	.word	0x0800576b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056d4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d048      	beq.n	800576e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80056dc:	2301      	movs	r3, #1
 80056de:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80056e0:	e045      	b.n	800576e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056e6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80056ea:	d142      	bne.n	8005772 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80056ec:	2301      	movs	r3, #1
 80056ee:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80056f0:	e03f      	b.n	8005772 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	699b      	ldr	r3, [r3, #24]
 80056f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056fa:	d123      	bne.n	8005744 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005700:	2b03      	cmp	r3, #3
 8005702:	d838      	bhi.n	8005776 <DMA_CheckFifoParam+0xda>
 8005704:	a201      	add	r2, pc, #4	@ (adr r2, 800570c <DMA_CheckFifoParam+0x70>)
 8005706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800570a:	bf00      	nop
 800570c:	0800571d 	.word	0x0800571d
 8005710:	08005723 	.word	0x08005723
 8005714:	0800571d 	.word	0x0800571d
 8005718:	08005735 	.word	0x08005735
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800571c:	2301      	movs	r3, #1
 800571e:	73fb      	strb	r3, [r7, #15]
        break;
 8005720:	e030      	b.n	8005784 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005726:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800572a:	2b00      	cmp	r3, #0
 800572c:	d025      	beq.n	800577a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800572e:	2301      	movs	r3, #1
 8005730:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005732:	e022      	b.n	800577a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005738:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800573c:	d11f      	bne.n	800577e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800573e:	2301      	movs	r3, #1
 8005740:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005742:	e01c      	b.n	800577e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005748:	2b02      	cmp	r3, #2
 800574a:	d902      	bls.n	8005752 <DMA_CheckFifoParam+0xb6>
 800574c:	2b03      	cmp	r3, #3
 800574e:	d003      	beq.n	8005758 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8005750:	e018      	b.n	8005784 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8005752:	2301      	movs	r3, #1
 8005754:	73fb      	strb	r3, [r7, #15]
        break;
 8005756:	e015      	b.n	8005784 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800575c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005760:	2b00      	cmp	r3, #0
 8005762:	d00e      	beq.n	8005782 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8005764:	2301      	movs	r3, #1
 8005766:	73fb      	strb	r3, [r7, #15]
    break;
 8005768:	e00b      	b.n	8005782 <DMA_CheckFifoParam+0xe6>
        break;
 800576a:	bf00      	nop
 800576c:	e00a      	b.n	8005784 <DMA_CheckFifoParam+0xe8>
        break;
 800576e:	bf00      	nop
 8005770:	e008      	b.n	8005784 <DMA_CheckFifoParam+0xe8>
        break;
 8005772:	bf00      	nop
 8005774:	e006      	b.n	8005784 <DMA_CheckFifoParam+0xe8>
        break;
 8005776:	bf00      	nop
 8005778:	e004      	b.n	8005784 <DMA_CheckFifoParam+0xe8>
        break;
 800577a:	bf00      	nop
 800577c:	e002      	b.n	8005784 <DMA_CheckFifoParam+0xe8>
        break;
 800577e:	bf00      	nop
 8005780:	e000      	b.n	8005784 <DMA_CheckFifoParam+0xe8>
    break;
 8005782:	bf00      	nop
    }
  }

  return status;
 8005784:	7bfb      	ldrb	r3, [r7, #15]
}
 8005786:	4618      	mov	r0, r3
 8005788:	3714      	adds	r7, #20
 800578a:	46bd      	mov	sp, r7
 800578c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005790:	4770      	bx	lr
 8005792:	bf00      	nop

08005794 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005794:	b480      	push	{r7}
 8005796:	b085      	sub	sp, #20
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	4a38      	ldr	r2, [pc, #224]	@ (8005888 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d022      	beq.n	80057f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a36      	ldr	r2, [pc, #216]	@ (800588c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d01d      	beq.n	80057f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	4a35      	ldr	r2, [pc, #212]	@ (8005890 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d018      	beq.n	80057f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a33      	ldr	r2, [pc, #204]	@ (8005894 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d013      	beq.n	80057f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a32      	ldr	r2, [pc, #200]	@ (8005898 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d00e      	beq.n	80057f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4a30      	ldr	r2, [pc, #192]	@ (800589c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d009      	beq.n	80057f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4a2f      	ldr	r2, [pc, #188]	@ (80058a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d004      	beq.n	80057f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a2d      	ldr	r2, [pc, #180]	@ (80058a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d101      	bne.n	80057f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80057f2:	2301      	movs	r3, #1
 80057f4:	e000      	b.n	80057f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80057f6:	2300      	movs	r3, #0
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d01a      	beq.n	8005832 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	b2db      	uxtb	r3, r3
 8005802:	3b08      	subs	r3, #8
 8005804:	4a28      	ldr	r2, [pc, #160]	@ (80058a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8005806:	fba2 2303 	umull	r2, r3, r2, r3
 800580a:	091b      	lsrs	r3, r3, #4
 800580c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800580e:	68fa      	ldr	r2, [r7, #12]
 8005810:	4b26      	ldr	r3, [pc, #152]	@ (80058ac <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8005812:	4413      	add	r3, r2
 8005814:	009b      	lsls	r3, r3, #2
 8005816:	461a      	mov	r2, r3
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	4a24      	ldr	r2, [pc, #144]	@ (80058b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8005820:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	f003 031f 	and.w	r3, r3, #31
 8005828:	2201      	movs	r2, #1
 800582a:	409a      	lsls	r2, r3
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8005830:	e024      	b.n	800587c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	b2db      	uxtb	r3, r3
 8005838:	3b10      	subs	r3, #16
 800583a:	4a1e      	ldr	r2, [pc, #120]	@ (80058b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800583c:	fba2 2303 	umull	r2, r3, r2, r3
 8005840:	091b      	lsrs	r3, r3, #4
 8005842:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005844:	68bb      	ldr	r3, [r7, #8]
 8005846:	4a1c      	ldr	r2, [pc, #112]	@ (80058b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d806      	bhi.n	800585a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	4a1b      	ldr	r2, [pc, #108]	@ (80058bc <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8005850:	4293      	cmp	r3, r2
 8005852:	d902      	bls.n	800585a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	3308      	adds	r3, #8
 8005858:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800585a:	68fa      	ldr	r2, [r7, #12]
 800585c:	4b18      	ldr	r3, [pc, #96]	@ (80058c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800585e:	4413      	add	r3, r2
 8005860:	009b      	lsls	r3, r3, #2
 8005862:	461a      	mov	r2, r3
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	4a16      	ldr	r2, [pc, #88]	@ (80058c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800586c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	f003 031f 	and.w	r3, r3, #31
 8005874:	2201      	movs	r2, #1
 8005876:	409a      	lsls	r2, r3
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800587c:	bf00      	nop
 800587e:	3714      	adds	r7, #20
 8005880:	46bd      	mov	sp, r7
 8005882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005886:	4770      	bx	lr
 8005888:	58025408 	.word	0x58025408
 800588c:	5802541c 	.word	0x5802541c
 8005890:	58025430 	.word	0x58025430
 8005894:	58025444 	.word	0x58025444
 8005898:	58025458 	.word	0x58025458
 800589c:	5802546c 	.word	0x5802546c
 80058a0:	58025480 	.word	0x58025480
 80058a4:	58025494 	.word	0x58025494
 80058a8:	cccccccd 	.word	0xcccccccd
 80058ac:	16009600 	.word	0x16009600
 80058b0:	58025880 	.word	0x58025880
 80058b4:	aaaaaaab 	.word	0xaaaaaaab
 80058b8:	400204b8 	.word	0x400204b8
 80058bc:	4002040f 	.word	0x4002040f
 80058c0:	10008200 	.word	0x10008200
 80058c4:	40020880 	.word	0x40020880

080058c8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80058c8:	b480      	push	{r7}
 80058ca:	b085      	sub	sp, #20
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	b2db      	uxtb	r3, r3
 80058d6:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d04a      	beq.n	8005974 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	2b08      	cmp	r3, #8
 80058e2:	d847      	bhi.n	8005974 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4a25      	ldr	r2, [pc, #148]	@ (8005980 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d022      	beq.n	8005934 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4a24      	ldr	r2, [pc, #144]	@ (8005984 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d01d      	beq.n	8005934 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4a22      	ldr	r2, [pc, #136]	@ (8005988 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d018      	beq.n	8005934 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	4a21      	ldr	r2, [pc, #132]	@ (800598c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8005908:	4293      	cmp	r3, r2
 800590a:	d013      	beq.n	8005934 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a1f      	ldr	r2, [pc, #124]	@ (8005990 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d00e      	beq.n	8005934 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	4a1e      	ldr	r2, [pc, #120]	@ (8005994 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d009      	beq.n	8005934 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4a1c      	ldr	r2, [pc, #112]	@ (8005998 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d004      	beq.n	8005934 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4a1b      	ldr	r2, [pc, #108]	@ (800599c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d101      	bne.n	8005938 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8005934:	2301      	movs	r3, #1
 8005936:	e000      	b.n	800593a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8005938:	2300      	movs	r3, #0
 800593a:	2b00      	cmp	r3, #0
 800593c:	d00a      	beq.n	8005954 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800593e:	68fa      	ldr	r2, [r7, #12]
 8005940:	4b17      	ldr	r3, [pc, #92]	@ (80059a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8005942:	4413      	add	r3, r2
 8005944:	009b      	lsls	r3, r3, #2
 8005946:	461a      	mov	r2, r3
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	4a15      	ldr	r2, [pc, #84]	@ (80059a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8005950:	671a      	str	r2, [r3, #112]	@ 0x70
 8005952:	e009      	b.n	8005968 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005954:	68fa      	ldr	r2, [r7, #12]
 8005956:	4b14      	ldr	r3, [pc, #80]	@ (80059a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8005958:	4413      	add	r3, r2
 800595a:	009b      	lsls	r3, r3, #2
 800595c:	461a      	mov	r2, r3
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	4a11      	ldr	r2, [pc, #68]	@ (80059ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8005966:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	3b01      	subs	r3, #1
 800596c:	2201      	movs	r2, #1
 800596e:	409a      	lsls	r2, r3
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8005974:	bf00      	nop
 8005976:	3714      	adds	r7, #20
 8005978:	46bd      	mov	sp, r7
 800597a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597e:	4770      	bx	lr
 8005980:	58025408 	.word	0x58025408
 8005984:	5802541c 	.word	0x5802541c
 8005988:	58025430 	.word	0x58025430
 800598c:	58025444 	.word	0x58025444
 8005990:	58025458 	.word	0x58025458
 8005994:	5802546c 	.word	0x5802546c
 8005998:	58025480 	.word	0x58025480
 800599c:	58025494 	.word	0x58025494
 80059a0:	1600963f 	.word	0x1600963f
 80059a4:	58025940 	.word	0x58025940
 80059a8:	1000823f 	.word	0x1000823f
 80059ac:	40020940 	.word	0x40020940

080059b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80059b0:	b480      	push	{r7}
 80059b2:	b089      	sub	sp, #36	@ 0x24
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
 80059b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80059ba:	2300      	movs	r3, #0
 80059bc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80059be:	4b89      	ldr	r3, [pc, #548]	@ (8005be4 <HAL_GPIO_Init+0x234>)
 80059c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80059c2:	e194      	b.n	8005cee <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	681a      	ldr	r2, [r3, #0]
 80059c8:	2101      	movs	r1, #1
 80059ca:	69fb      	ldr	r3, [r7, #28]
 80059cc:	fa01 f303 	lsl.w	r3, r1, r3
 80059d0:	4013      	ands	r3, r2
 80059d2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80059d4:	693b      	ldr	r3, [r7, #16]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	f000 8186 	beq.w	8005ce8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	f003 0303 	and.w	r3, r3, #3
 80059e4:	2b01      	cmp	r3, #1
 80059e6:	d005      	beq.n	80059f4 <HAL_GPIO_Init+0x44>
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	f003 0303 	and.w	r3, r3, #3
 80059f0:	2b02      	cmp	r3, #2
 80059f2:	d130      	bne.n	8005a56 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	689b      	ldr	r3, [r3, #8]
 80059f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80059fa:	69fb      	ldr	r3, [r7, #28]
 80059fc:	005b      	lsls	r3, r3, #1
 80059fe:	2203      	movs	r2, #3
 8005a00:	fa02 f303 	lsl.w	r3, r2, r3
 8005a04:	43db      	mvns	r3, r3
 8005a06:	69ba      	ldr	r2, [r7, #24]
 8005a08:	4013      	ands	r3, r2
 8005a0a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	68da      	ldr	r2, [r3, #12]
 8005a10:	69fb      	ldr	r3, [r7, #28]
 8005a12:	005b      	lsls	r3, r3, #1
 8005a14:	fa02 f303 	lsl.w	r3, r2, r3
 8005a18:	69ba      	ldr	r2, [r7, #24]
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	69ba      	ldr	r2, [r7, #24]
 8005a22:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	685b      	ldr	r3, [r3, #4]
 8005a28:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005a2a:	2201      	movs	r2, #1
 8005a2c:	69fb      	ldr	r3, [r7, #28]
 8005a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a32:	43db      	mvns	r3, r3
 8005a34:	69ba      	ldr	r2, [r7, #24]
 8005a36:	4013      	ands	r3, r2
 8005a38:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	091b      	lsrs	r3, r3, #4
 8005a40:	f003 0201 	and.w	r2, r3, #1
 8005a44:	69fb      	ldr	r3, [r7, #28]
 8005a46:	fa02 f303 	lsl.w	r3, r2, r3
 8005a4a:	69ba      	ldr	r2, [r7, #24]
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	69ba      	ldr	r2, [r7, #24]
 8005a54:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	685b      	ldr	r3, [r3, #4]
 8005a5a:	f003 0303 	and.w	r3, r3, #3
 8005a5e:	2b03      	cmp	r3, #3
 8005a60:	d017      	beq.n	8005a92 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	68db      	ldr	r3, [r3, #12]
 8005a66:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005a68:	69fb      	ldr	r3, [r7, #28]
 8005a6a:	005b      	lsls	r3, r3, #1
 8005a6c:	2203      	movs	r2, #3
 8005a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a72:	43db      	mvns	r3, r3
 8005a74:	69ba      	ldr	r2, [r7, #24]
 8005a76:	4013      	ands	r3, r2
 8005a78:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	689a      	ldr	r2, [r3, #8]
 8005a7e:	69fb      	ldr	r3, [r7, #28]
 8005a80:	005b      	lsls	r3, r3, #1
 8005a82:	fa02 f303 	lsl.w	r3, r2, r3
 8005a86:	69ba      	ldr	r2, [r7, #24]
 8005a88:	4313      	orrs	r3, r2
 8005a8a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	69ba      	ldr	r2, [r7, #24]
 8005a90:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	685b      	ldr	r3, [r3, #4]
 8005a96:	f003 0303 	and.w	r3, r3, #3
 8005a9a:	2b02      	cmp	r3, #2
 8005a9c:	d123      	bne.n	8005ae6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005a9e:	69fb      	ldr	r3, [r7, #28]
 8005aa0:	08da      	lsrs	r2, r3, #3
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	3208      	adds	r2, #8
 8005aa6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005aaa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005aac:	69fb      	ldr	r3, [r7, #28]
 8005aae:	f003 0307 	and.w	r3, r3, #7
 8005ab2:	009b      	lsls	r3, r3, #2
 8005ab4:	220f      	movs	r2, #15
 8005ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8005aba:	43db      	mvns	r3, r3
 8005abc:	69ba      	ldr	r2, [r7, #24]
 8005abe:	4013      	ands	r3, r2
 8005ac0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	691a      	ldr	r2, [r3, #16]
 8005ac6:	69fb      	ldr	r3, [r7, #28]
 8005ac8:	f003 0307 	and.w	r3, r3, #7
 8005acc:	009b      	lsls	r3, r3, #2
 8005ace:	fa02 f303 	lsl.w	r3, r2, r3
 8005ad2:	69ba      	ldr	r2, [r7, #24]
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005ad8:	69fb      	ldr	r3, [r7, #28]
 8005ada:	08da      	lsrs	r2, r3, #3
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	3208      	adds	r2, #8
 8005ae0:	69b9      	ldr	r1, [r7, #24]
 8005ae2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005aec:	69fb      	ldr	r3, [r7, #28]
 8005aee:	005b      	lsls	r3, r3, #1
 8005af0:	2203      	movs	r2, #3
 8005af2:	fa02 f303 	lsl.w	r3, r2, r3
 8005af6:	43db      	mvns	r3, r3
 8005af8:	69ba      	ldr	r2, [r7, #24]
 8005afa:	4013      	ands	r3, r2
 8005afc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	f003 0203 	and.w	r2, r3, #3
 8005b06:	69fb      	ldr	r3, [r7, #28]
 8005b08:	005b      	lsls	r3, r3, #1
 8005b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8005b0e:	69ba      	ldr	r2, [r7, #24]
 8005b10:	4313      	orrs	r3, r2
 8005b12:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	69ba      	ldr	r2, [r7, #24]
 8005b18:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	f000 80e0 	beq.w	8005ce8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005b28:	4b2f      	ldr	r3, [pc, #188]	@ (8005be8 <HAL_GPIO_Init+0x238>)
 8005b2a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005b2e:	4a2e      	ldr	r2, [pc, #184]	@ (8005be8 <HAL_GPIO_Init+0x238>)
 8005b30:	f043 0302 	orr.w	r3, r3, #2
 8005b34:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8005b38:	4b2b      	ldr	r3, [pc, #172]	@ (8005be8 <HAL_GPIO_Init+0x238>)
 8005b3a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005b3e:	f003 0302 	and.w	r3, r3, #2
 8005b42:	60fb      	str	r3, [r7, #12]
 8005b44:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005b46:	4a29      	ldr	r2, [pc, #164]	@ (8005bec <HAL_GPIO_Init+0x23c>)
 8005b48:	69fb      	ldr	r3, [r7, #28]
 8005b4a:	089b      	lsrs	r3, r3, #2
 8005b4c:	3302      	adds	r3, #2
 8005b4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b52:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005b54:	69fb      	ldr	r3, [r7, #28]
 8005b56:	f003 0303 	and.w	r3, r3, #3
 8005b5a:	009b      	lsls	r3, r3, #2
 8005b5c:	220f      	movs	r2, #15
 8005b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8005b62:	43db      	mvns	r3, r3
 8005b64:	69ba      	ldr	r2, [r7, #24]
 8005b66:	4013      	ands	r3, r2
 8005b68:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	4a20      	ldr	r2, [pc, #128]	@ (8005bf0 <HAL_GPIO_Init+0x240>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d052      	beq.n	8005c18 <HAL_GPIO_Init+0x268>
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	4a1f      	ldr	r2, [pc, #124]	@ (8005bf4 <HAL_GPIO_Init+0x244>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d031      	beq.n	8005bde <HAL_GPIO_Init+0x22e>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	4a1e      	ldr	r2, [pc, #120]	@ (8005bf8 <HAL_GPIO_Init+0x248>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d02b      	beq.n	8005bda <HAL_GPIO_Init+0x22a>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	4a1d      	ldr	r2, [pc, #116]	@ (8005bfc <HAL_GPIO_Init+0x24c>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d025      	beq.n	8005bd6 <HAL_GPIO_Init+0x226>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	4a1c      	ldr	r2, [pc, #112]	@ (8005c00 <HAL_GPIO_Init+0x250>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d01f      	beq.n	8005bd2 <HAL_GPIO_Init+0x222>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	4a1b      	ldr	r2, [pc, #108]	@ (8005c04 <HAL_GPIO_Init+0x254>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d019      	beq.n	8005bce <HAL_GPIO_Init+0x21e>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	4a1a      	ldr	r2, [pc, #104]	@ (8005c08 <HAL_GPIO_Init+0x258>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d013      	beq.n	8005bca <HAL_GPIO_Init+0x21a>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	4a19      	ldr	r2, [pc, #100]	@ (8005c0c <HAL_GPIO_Init+0x25c>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d00d      	beq.n	8005bc6 <HAL_GPIO_Init+0x216>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	4a18      	ldr	r2, [pc, #96]	@ (8005c10 <HAL_GPIO_Init+0x260>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d007      	beq.n	8005bc2 <HAL_GPIO_Init+0x212>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	4a17      	ldr	r2, [pc, #92]	@ (8005c14 <HAL_GPIO_Init+0x264>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d101      	bne.n	8005bbe <HAL_GPIO_Init+0x20e>
 8005bba:	2309      	movs	r3, #9
 8005bbc:	e02d      	b.n	8005c1a <HAL_GPIO_Init+0x26a>
 8005bbe:	230a      	movs	r3, #10
 8005bc0:	e02b      	b.n	8005c1a <HAL_GPIO_Init+0x26a>
 8005bc2:	2308      	movs	r3, #8
 8005bc4:	e029      	b.n	8005c1a <HAL_GPIO_Init+0x26a>
 8005bc6:	2307      	movs	r3, #7
 8005bc8:	e027      	b.n	8005c1a <HAL_GPIO_Init+0x26a>
 8005bca:	2306      	movs	r3, #6
 8005bcc:	e025      	b.n	8005c1a <HAL_GPIO_Init+0x26a>
 8005bce:	2305      	movs	r3, #5
 8005bd0:	e023      	b.n	8005c1a <HAL_GPIO_Init+0x26a>
 8005bd2:	2304      	movs	r3, #4
 8005bd4:	e021      	b.n	8005c1a <HAL_GPIO_Init+0x26a>
 8005bd6:	2303      	movs	r3, #3
 8005bd8:	e01f      	b.n	8005c1a <HAL_GPIO_Init+0x26a>
 8005bda:	2302      	movs	r3, #2
 8005bdc:	e01d      	b.n	8005c1a <HAL_GPIO_Init+0x26a>
 8005bde:	2301      	movs	r3, #1
 8005be0:	e01b      	b.n	8005c1a <HAL_GPIO_Init+0x26a>
 8005be2:	bf00      	nop
 8005be4:	58000080 	.word	0x58000080
 8005be8:	58024400 	.word	0x58024400
 8005bec:	58000400 	.word	0x58000400
 8005bf0:	58020000 	.word	0x58020000
 8005bf4:	58020400 	.word	0x58020400
 8005bf8:	58020800 	.word	0x58020800
 8005bfc:	58020c00 	.word	0x58020c00
 8005c00:	58021000 	.word	0x58021000
 8005c04:	58021400 	.word	0x58021400
 8005c08:	58021800 	.word	0x58021800
 8005c0c:	58021c00 	.word	0x58021c00
 8005c10:	58022000 	.word	0x58022000
 8005c14:	58022400 	.word	0x58022400
 8005c18:	2300      	movs	r3, #0
 8005c1a:	69fa      	ldr	r2, [r7, #28]
 8005c1c:	f002 0203 	and.w	r2, r2, #3
 8005c20:	0092      	lsls	r2, r2, #2
 8005c22:	4093      	lsls	r3, r2
 8005c24:	69ba      	ldr	r2, [r7, #24]
 8005c26:	4313      	orrs	r3, r2
 8005c28:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005c2a:	4938      	ldr	r1, [pc, #224]	@ (8005d0c <HAL_GPIO_Init+0x35c>)
 8005c2c:	69fb      	ldr	r3, [r7, #28]
 8005c2e:	089b      	lsrs	r3, r3, #2
 8005c30:	3302      	adds	r3, #2
 8005c32:	69ba      	ldr	r2, [r7, #24]
 8005c34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005c38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005c40:	693b      	ldr	r3, [r7, #16]
 8005c42:	43db      	mvns	r3, r3
 8005c44:	69ba      	ldr	r2, [r7, #24]
 8005c46:	4013      	ands	r3, r2
 8005c48:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d003      	beq.n	8005c5e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8005c56:	69ba      	ldr	r2, [r7, #24]
 8005c58:	693b      	ldr	r3, [r7, #16]
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8005c5e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005c62:	69bb      	ldr	r3, [r7, #24]
 8005c64:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005c66:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c6a:	685b      	ldr	r3, [r3, #4]
 8005c6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005c6e:	693b      	ldr	r3, [r7, #16]
 8005c70:	43db      	mvns	r3, r3
 8005c72:	69ba      	ldr	r2, [r7, #24]
 8005c74:	4013      	ands	r3, r2
 8005c76:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	685b      	ldr	r3, [r3, #4]
 8005c7c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d003      	beq.n	8005c8c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8005c84:	69ba      	ldr	r2, [r7, #24]
 8005c86:	693b      	ldr	r3, [r7, #16]
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005c8c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005c90:	69bb      	ldr	r3, [r7, #24]
 8005c92:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005c94:	697b      	ldr	r3, [r7, #20]
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005c9a:	693b      	ldr	r3, [r7, #16]
 8005c9c:	43db      	mvns	r3, r3
 8005c9e:	69ba      	ldr	r2, [r7, #24]
 8005ca0:	4013      	ands	r3, r2
 8005ca2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	685b      	ldr	r3, [r3, #4]
 8005ca8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d003      	beq.n	8005cb8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8005cb0:	69ba      	ldr	r2, [r7, #24]
 8005cb2:	693b      	ldr	r3, [r7, #16]
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	69ba      	ldr	r2, [r7, #24]
 8005cbc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005cbe:	697b      	ldr	r3, [r7, #20]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005cc4:	693b      	ldr	r3, [r7, #16]
 8005cc6:	43db      	mvns	r3, r3
 8005cc8:	69ba      	ldr	r2, [r7, #24]
 8005cca:	4013      	ands	r3, r2
 8005ccc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	685b      	ldr	r3, [r3, #4]
 8005cd2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d003      	beq.n	8005ce2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8005cda:	69ba      	ldr	r2, [r7, #24]
 8005cdc:	693b      	ldr	r3, [r7, #16]
 8005cde:	4313      	orrs	r3, r2
 8005ce0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	69ba      	ldr	r2, [r7, #24]
 8005ce6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005ce8:	69fb      	ldr	r3, [r7, #28]
 8005cea:	3301      	adds	r3, #1
 8005cec:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	681a      	ldr	r2, [r3, #0]
 8005cf2:	69fb      	ldr	r3, [r7, #28]
 8005cf4:	fa22 f303 	lsr.w	r3, r2, r3
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	f47f ae63 	bne.w	80059c4 <HAL_GPIO_Init+0x14>
  }
}
 8005cfe:	bf00      	nop
 8005d00:	bf00      	nop
 8005d02:	3724      	adds	r7, #36	@ 0x24
 8005d04:	46bd      	mov	sp, r7
 8005d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0a:	4770      	bx	lr
 8005d0c:	58000400 	.word	0x58000400

08005d10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005d10:	b480      	push	{r7}
 8005d12:	b083      	sub	sp, #12
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
 8005d18:	460b      	mov	r3, r1
 8005d1a:	807b      	strh	r3, [r7, #2]
 8005d1c:	4613      	mov	r3, r2
 8005d1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005d20:	787b      	ldrb	r3, [r7, #1]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d003      	beq.n	8005d2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005d26:	887a      	ldrh	r2, [r7, #2]
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005d2c:	e003      	b.n	8005d36 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005d2e:	887b      	ldrh	r3, [r7, #2]
 8005d30:	041a      	lsls	r2, r3, #16
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	619a      	str	r2, [r3, #24]
}
 8005d36:	bf00      	nop
 8005d38:	370c      	adds	r7, #12
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d40:	4770      	bx	lr
	...

08005d44 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b082      	sub	sp, #8
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d101      	bne.n	8005d56 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005d52:	2301      	movs	r3, #1
 8005d54:	e08b      	b.n	8005e6e <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d5c:	b2db      	uxtb	r3, r3
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d106      	bne.n	8005d70 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2200      	movs	r2, #0
 8005d66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005d6a:	6878      	ldr	r0, [r7, #4]
 8005d6c:	f7fa fd5c 	bl	8000828 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2224      	movs	r2, #36	@ 0x24
 8005d74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	681a      	ldr	r2, [r3, #0]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f022 0201 	bic.w	r2, r2, #1
 8005d86:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	685a      	ldr	r2, [r3, #4]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005d94:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	689a      	ldr	r2, [r3, #8]
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005da4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	68db      	ldr	r3, [r3, #12]
 8005daa:	2b01      	cmp	r3, #1
 8005dac:	d107      	bne.n	8005dbe <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	689a      	ldr	r2, [r3, #8]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005dba:	609a      	str	r2, [r3, #8]
 8005dbc:	e006      	b.n	8005dcc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	689a      	ldr	r2, [r3, #8]
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005dca:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	68db      	ldr	r3, [r3, #12]
 8005dd0:	2b02      	cmp	r3, #2
 8005dd2:	d108      	bne.n	8005de6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	685a      	ldr	r2, [r3, #4]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005de2:	605a      	str	r2, [r3, #4]
 8005de4:	e007      	b.n	8005df6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	685a      	ldr	r2, [r3, #4]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005df4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	6859      	ldr	r1, [r3, #4]
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681a      	ldr	r2, [r3, #0]
 8005e00:	4b1d      	ldr	r3, [pc, #116]	@ (8005e78 <HAL_I2C_Init+0x134>)
 8005e02:	430b      	orrs	r3, r1
 8005e04:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	68da      	ldr	r2, [r3, #12]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005e14:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	691a      	ldr	r2, [r3, #16]
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	695b      	ldr	r3, [r3, #20]
 8005e1e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	699b      	ldr	r3, [r3, #24]
 8005e26:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	430a      	orrs	r2, r1
 8005e2e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	69d9      	ldr	r1, [r3, #28]
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6a1a      	ldr	r2, [r3, #32]
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	430a      	orrs	r2, r1
 8005e3e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	681a      	ldr	r2, [r3, #0]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f042 0201 	orr.w	r2, r2, #1
 8005e4e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2200      	movs	r2, #0
 8005e54:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2220      	movs	r2, #32
 8005e5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2200      	movs	r2, #0
 8005e62:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2200      	movs	r2, #0
 8005e68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005e6c:	2300      	movs	r3, #0
}
 8005e6e:	4618      	mov	r0, r3
 8005e70:	3708      	adds	r7, #8
 8005e72:	46bd      	mov	sp, r7
 8005e74:	bd80      	pop	{r7, pc}
 8005e76:	bf00      	nop
 8005e78:	02008000 	.word	0x02008000

08005e7c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b083      	sub	sp, #12
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
 8005e84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e8c:	b2db      	uxtb	r3, r3
 8005e8e:	2b20      	cmp	r3, #32
 8005e90:	d138      	bne.n	8005f04 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005e98:	2b01      	cmp	r3, #1
 8005e9a:	d101      	bne.n	8005ea0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005e9c:	2302      	movs	r3, #2
 8005e9e:	e032      	b.n	8005f06 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2224      	movs	r2, #36	@ 0x24
 8005eac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	681a      	ldr	r2, [r3, #0]
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f022 0201 	bic.w	r2, r2, #1
 8005ebe:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	681a      	ldr	r2, [r3, #0]
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005ece:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	6819      	ldr	r1, [r3, #0]
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	683a      	ldr	r2, [r7, #0]
 8005edc:	430a      	orrs	r2, r1
 8005ede:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	681a      	ldr	r2, [r3, #0]
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f042 0201 	orr.w	r2, r2, #1
 8005eee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2220      	movs	r2, #32
 8005ef4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2200      	movs	r2, #0
 8005efc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005f00:	2300      	movs	r3, #0
 8005f02:	e000      	b.n	8005f06 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005f04:	2302      	movs	r3, #2
  }
}
 8005f06:	4618      	mov	r0, r3
 8005f08:	370c      	adds	r7, #12
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f10:	4770      	bx	lr

08005f12 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005f12:	b480      	push	{r7}
 8005f14:	b085      	sub	sp, #20
 8005f16:	af00      	add	r7, sp, #0
 8005f18:	6078      	str	r0, [r7, #4]
 8005f1a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f22:	b2db      	uxtb	r3, r3
 8005f24:	2b20      	cmp	r3, #32
 8005f26:	d139      	bne.n	8005f9c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005f2e:	2b01      	cmp	r3, #1
 8005f30:	d101      	bne.n	8005f36 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005f32:	2302      	movs	r3, #2
 8005f34:	e033      	b.n	8005f9e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2201      	movs	r2, #1
 8005f3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2224      	movs	r2, #36	@ 0x24
 8005f42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	681a      	ldr	r2, [r3, #0]
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f022 0201 	bic.w	r2, r2, #1
 8005f54:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005f64:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	021b      	lsls	r3, r3, #8
 8005f6a:	68fa      	ldr	r2, [r7, #12]
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	68fa      	ldr	r2, [r7, #12]
 8005f76:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	681a      	ldr	r2, [r3, #0]
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f042 0201 	orr.w	r2, r2, #1
 8005f86:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2220      	movs	r2, #32
 8005f8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2200      	movs	r2, #0
 8005f94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005f98:	2300      	movs	r3, #0
 8005f9a:	e000      	b.n	8005f9e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005f9c:	2302      	movs	r3, #2
  }
}
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	3714      	adds	r7, #20
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa8:	4770      	bx	lr
	...

08005fac <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b084      	sub	sp, #16
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8005fb4:	4b19      	ldr	r3, [pc, #100]	@ (800601c <HAL_PWREx_ConfigSupply+0x70>)
 8005fb6:	68db      	ldr	r3, [r3, #12]
 8005fb8:	f003 0304 	and.w	r3, r3, #4
 8005fbc:	2b04      	cmp	r3, #4
 8005fbe:	d00a      	beq.n	8005fd6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005fc0:	4b16      	ldr	r3, [pc, #88]	@ (800601c <HAL_PWREx_ConfigSupply+0x70>)
 8005fc2:	68db      	ldr	r3, [r3, #12]
 8005fc4:	f003 0307 	and.w	r3, r3, #7
 8005fc8:	687a      	ldr	r2, [r7, #4]
 8005fca:	429a      	cmp	r2, r3
 8005fcc:	d001      	beq.n	8005fd2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005fce:	2301      	movs	r3, #1
 8005fd0:	e01f      	b.n	8006012 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	e01d      	b.n	8006012 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005fd6:	4b11      	ldr	r3, [pc, #68]	@ (800601c <HAL_PWREx_ConfigSupply+0x70>)
 8005fd8:	68db      	ldr	r3, [r3, #12]
 8005fda:	f023 0207 	bic.w	r2, r3, #7
 8005fde:	490f      	ldr	r1, [pc, #60]	@ (800601c <HAL_PWREx_ConfigSupply+0x70>)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	4313      	orrs	r3, r2
 8005fe4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005fe6:	f7fd f8f9 	bl	80031dc <HAL_GetTick>
 8005fea:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005fec:	e009      	b.n	8006002 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005fee:	f7fd f8f5 	bl	80031dc <HAL_GetTick>
 8005ff2:	4602      	mov	r2, r0
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	1ad3      	subs	r3, r2, r3
 8005ff8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005ffc:	d901      	bls.n	8006002 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005ffe:	2301      	movs	r3, #1
 8006000:	e007      	b.n	8006012 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006002:	4b06      	ldr	r3, [pc, #24]	@ (800601c <HAL_PWREx_ConfigSupply+0x70>)
 8006004:	685b      	ldr	r3, [r3, #4]
 8006006:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800600a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800600e:	d1ee      	bne.n	8005fee <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8006010:	2300      	movs	r3, #0
}
 8006012:	4618      	mov	r0, r3
 8006014:	3710      	adds	r7, #16
 8006016:	46bd      	mov	sp, r7
 8006018:	bd80      	pop	{r7, pc}
 800601a:	bf00      	nop
 800601c:	58024800 	.word	0x58024800

08006020 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b08c      	sub	sp, #48	@ 0x30
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d102      	bne.n	8006034 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800602e:	2301      	movs	r3, #1
 8006030:	f000 bc48 	b.w	80068c4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f003 0301 	and.w	r3, r3, #1
 800603c:	2b00      	cmp	r3, #0
 800603e:	f000 8088 	beq.w	8006152 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006042:	4b99      	ldr	r3, [pc, #612]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 8006044:	691b      	ldr	r3, [r3, #16]
 8006046:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800604a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800604c:	4b96      	ldr	r3, [pc, #600]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 800604e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006050:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006052:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006054:	2b10      	cmp	r3, #16
 8006056:	d007      	beq.n	8006068 <HAL_RCC_OscConfig+0x48>
 8006058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800605a:	2b18      	cmp	r3, #24
 800605c:	d111      	bne.n	8006082 <HAL_RCC_OscConfig+0x62>
 800605e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006060:	f003 0303 	and.w	r3, r3, #3
 8006064:	2b02      	cmp	r3, #2
 8006066:	d10c      	bne.n	8006082 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006068:	4b8f      	ldr	r3, [pc, #572]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006070:	2b00      	cmp	r3, #0
 8006072:	d06d      	beq.n	8006150 <HAL_RCC_OscConfig+0x130>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	685b      	ldr	r3, [r3, #4]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d169      	bne.n	8006150 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800607c:	2301      	movs	r3, #1
 800607e:	f000 bc21 	b.w	80068c4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	685b      	ldr	r3, [r3, #4]
 8006086:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800608a:	d106      	bne.n	800609a <HAL_RCC_OscConfig+0x7a>
 800608c:	4b86      	ldr	r3, [pc, #536]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a85      	ldr	r2, [pc, #532]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 8006092:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006096:	6013      	str	r3, [r2, #0]
 8006098:	e02e      	b.n	80060f8 <HAL_RCC_OscConfig+0xd8>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d10c      	bne.n	80060bc <HAL_RCC_OscConfig+0x9c>
 80060a2:	4b81      	ldr	r3, [pc, #516]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4a80      	ldr	r2, [pc, #512]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 80060a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80060ac:	6013      	str	r3, [r2, #0]
 80060ae:	4b7e      	ldr	r3, [pc, #504]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4a7d      	ldr	r2, [pc, #500]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 80060b4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80060b8:	6013      	str	r3, [r2, #0]
 80060ba:	e01d      	b.n	80060f8 <HAL_RCC_OscConfig+0xd8>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80060c4:	d10c      	bne.n	80060e0 <HAL_RCC_OscConfig+0xc0>
 80060c6:	4b78      	ldr	r3, [pc, #480]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	4a77      	ldr	r2, [pc, #476]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 80060cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80060d0:	6013      	str	r3, [r2, #0]
 80060d2:	4b75      	ldr	r3, [pc, #468]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	4a74      	ldr	r2, [pc, #464]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 80060d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80060dc:	6013      	str	r3, [r2, #0]
 80060de:	e00b      	b.n	80060f8 <HAL_RCC_OscConfig+0xd8>
 80060e0:	4b71      	ldr	r3, [pc, #452]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	4a70      	ldr	r2, [pc, #448]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 80060e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80060ea:	6013      	str	r3, [r2, #0]
 80060ec:	4b6e      	ldr	r3, [pc, #440]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	4a6d      	ldr	r2, [pc, #436]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 80060f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80060f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	685b      	ldr	r3, [r3, #4]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d013      	beq.n	8006128 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006100:	f7fd f86c 	bl	80031dc <HAL_GetTick>
 8006104:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006106:	e008      	b.n	800611a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006108:	f7fd f868 	bl	80031dc <HAL_GetTick>
 800610c:	4602      	mov	r2, r0
 800610e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006110:	1ad3      	subs	r3, r2, r3
 8006112:	2b64      	cmp	r3, #100	@ 0x64
 8006114:	d901      	bls.n	800611a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006116:	2303      	movs	r3, #3
 8006118:	e3d4      	b.n	80068c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800611a:	4b63      	ldr	r3, [pc, #396]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006122:	2b00      	cmp	r3, #0
 8006124:	d0f0      	beq.n	8006108 <HAL_RCC_OscConfig+0xe8>
 8006126:	e014      	b.n	8006152 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006128:	f7fd f858 	bl	80031dc <HAL_GetTick>
 800612c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800612e:	e008      	b.n	8006142 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006130:	f7fd f854 	bl	80031dc <HAL_GetTick>
 8006134:	4602      	mov	r2, r0
 8006136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006138:	1ad3      	subs	r3, r2, r3
 800613a:	2b64      	cmp	r3, #100	@ 0x64
 800613c:	d901      	bls.n	8006142 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800613e:	2303      	movs	r3, #3
 8006140:	e3c0      	b.n	80068c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006142:	4b59      	ldr	r3, [pc, #356]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800614a:	2b00      	cmp	r3, #0
 800614c:	d1f0      	bne.n	8006130 <HAL_RCC_OscConfig+0x110>
 800614e:	e000      	b.n	8006152 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006150:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f003 0302 	and.w	r3, r3, #2
 800615a:	2b00      	cmp	r3, #0
 800615c:	f000 80ca 	beq.w	80062f4 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006160:	4b51      	ldr	r3, [pc, #324]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 8006162:	691b      	ldr	r3, [r3, #16]
 8006164:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006168:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800616a:	4b4f      	ldr	r3, [pc, #316]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 800616c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800616e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006170:	6a3b      	ldr	r3, [r7, #32]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d007      	beq.n	8006186 <HAL_RCC_OscConfig+0x166>
 8006176:	6a3b      	ldr	r3, [r7, #32]
 8006178:	2b18      	cmp	r3, #24
 800617a:	d156      	bne.n	800622a <HAL_RCC_OscConfig+0x20a>
 800617c:	69fb      	ldr	r3, [r7, #28]
 800617e:	f003 0303 	and.w	r3, r3, #3
 8006182:	2b00      	cmp	r3, #0
 8006184:	d151      	bne.n	800622a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006186:	4b48      	ldr	r3, [pc, #288]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f003 0304 	and.w	r3, r3, #4
 800618e:	2b00      	cmp	r3, #0
 8006190:	d005      	beq.n	800619e <HAL_RCC_OscConfig+0x17e>
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	68db      	ldr	r3, [r3, #12]
 8006196:	2b00      	cmp	r3, #0
 8006198:	d101      	bne.n	800619e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800619a:	2301      	movs	r3, #1
 800619c:	e392      	b.n	80068c4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800619e:	4b42      	ldr	r3, [pc, #264]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f023 0219 	bic.w	r2, r3, #25
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	68db      	ldr	r3, [r3, #12]
 80061aa:	493f      	ldr	r1, [pc, #252]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 80061ac:	4313      	orrs	r3, r2
 80061ae:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061b0:	f7fd f814 	bl	80031dc <HAL_GetTick>
 80061b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80061b6:	e008      	b.n	80061ca <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80061b8:	f7fd f810 	bl	80031dc <HAL_GetTick>
 80061bc:	4602      	mov	r2, r0
 80061be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061c0:	1ad3      	subs	r3, r2, r3
 80061c2:	2b02      	cmp	r3, #2
 80061c4:	d901      	bls.n	80061ca <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80061c6:	2303      	movs	r3, #3
 80061c8:	e37c      	b.n	80068c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80061ca:	4b37      	ldr	r3, [pc, #220]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f003 0304 	and.w	r3, r3, #4
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d0f0      	beq.n	80061b8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061d6:	f7fd f831 	bl	800323c <HAL_GetREVID>
 80061da:	4603      	mov	r3, r0
 80061dc:	f241 0203 	movw	r2, #4099	@ 0x1003
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d817      	bhi.n	8006214 <HAL_RCC_OscConfig+0x1f4>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	691b      	ldr	r3, [r3, #16]
 80061e8:	2b40      	cmp	r3, #64	@ 0x40
 80061ea:	d108      	bne.n	80061fe <HAL_RCC_OscConfig+0x1de>
 80061ec:	4b2e      	ldr	r3, [pc, #184]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80061f4:	4a2c      	ldr	r2, [pc, #176]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 80061f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80061fa:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80061fc:	e07a      	b.n	80062f4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061fe:	4b2a      	ldr	r3, [pc, #168]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	691b      	ldr	r3, [r3, #16]
 800620a:	031b      	lsls	r3, r3, #12
 800620c:	4926      	ldr	r1, [pc, #152]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 800620e:	4313      	orrs	r3, r2
 8006210:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006212:	e06f      	b.n	80062f4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006214:	4b24      	ldr	r3, [pc, #144]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 8006216:	685b      	ldr	r3, [r3, #4]
 8006218:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	691b      	ldr	r3, [r3, #16]
 8006220:	061b      	lsls	r3, r3, #24
 8006222:	4921      	ldr	r1, [pc, #132]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 8006224:	4313      	orrs	r3, r2
 8006226:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006228:	e064      	b.n	80062f4 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	68db      	ldr	r3, [r3, #12]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d047      	beq.n	80062c2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006232:	4b1d      	ldr	r3, [pc, #116]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f023 0219 	bic.w	r2, r3, #25
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	68db      	ldr	r3, [r3, #12]
 800623e:	491a      	ldr	r1, [pc, #104]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 8006240:	4313      	orrs	r3, r2
 8006242:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006244:	f7fc ffca 	bl	80031dc <HAL_GetTick>
 8006248:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800624a:	e008      	b.n	800625e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800624c:	f7fc ffc6 	bl	80031dc <HAL_GetTick>
 8006250:	4602      	mov	r2, r0
 8006252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006254:	1ad3      	subs	r3, r2, r3
 8006256:	2b02      	cmp	r3, #2
 8006258:	d901      	bls.n	800625e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800625a:	2303      	movs	r3, #3
 800625c:	e332      	b.n	80068c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800625e:	4b12      	ldr	r3, [pc, #72]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f003 0304 	and.w	r3, r3, #4
 8006266:	2b00      	cmp	r3, #0
 8006268:	d0f0      	beq.n	800624c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800626a:	f7fc ffe7 	bl	800323c <HAL_GetREVID>
 800626e:	4603      	mov	r3, r0
 8006270:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006274:	4293      	cmp	r3, r2
 8006276:	d819      	bhi.n	80062ac <HAL_RCC_OscConfig+0x28c>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	691b      	ldr	r3, [r3, #16]
 800627c:	2b40      	cmp	r3, #64	@ 0x40
 800627e:	d108      	bne.n	8006292 <HAL_RCC_OscConfig+0x272>
 8006280:	4b09      	ldr	r3, [pc, #36]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8006288:	4a07      	ldr	r2, [pc, #28]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 800628a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800628e:	6053      	str	r3, [r2, #4]
 8006290:	e030      	b.n	80062f4 <HAL_RCC_OscConfig+0x2d4>
 8006292:	4b05      	ldr	r3, [pc, #20]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 8006294:	685b      	ldr	r3, [r3, #4]
 8006296:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	691b      	ldr	r3, [r3, #16]
 800629e:	031b      	lsls	r3, r3, #12
 80062a0:	4901      	ldr	r1, [pc, #4]	@ (80062a8 <HAL_RCC_OscConfig+0x288>)
 80062a2:	4313      	orrs	r3, r2
 80062a4:	604b      	str	r3, [r1, #4]
 80062a6:	e025      	b.n	80062f4 <HAL_RCC_OscConfig+0x2d4>
 80062a8:	58024400 	.word	0x58024400
 80062ac:	4b9a      	ldr	r3, [pc, #616]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 80062ae:	685b      	ldr	r3, [r3, #4]
 80062b0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	691b      	ldr	r3, [r3, #16]
 80062b8:	061b      	lsls	r3, r3, #24
 80062ba:	4997      	ldr	r1, [pc, #604]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 80062bc:	4313      	orrs	r3, r2
 80062be:	604b      	str	r3, [r1, #4]
 80062c0:	e018      	b.n	80062f4 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80062c2:	4b95      	ldr	r3, [pc, #596]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	4a94      	ldr	r2, [pc, #592]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 80062c8:	f023 0301 	bic.w	r3, r3, #1
 80062cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062ce:	f7fc ff85 	bl	80031dc <HAL_GetTick>
 80062d2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80062d4:	e008      	b.n	80062e8 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80062d6:	f7fc ff81 	bl	80031dc <HAL_GetTick>
 80062da:	4602      	mov	r2, r0
 80062dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062de:	1ad3      	subs	r3, r2, r3
 80062e0:	2b02      	cmp	r3, #2
 80062e2:	d901      	bls.n	80062e8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80062e4:	2303      	movs	r3, #3
 80062e6:	e2ed      	b.n	80068c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80062e8:	4b8b      	ldr	r3, [pc, #556]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f003 0304 	and.w	r3, r3, #4
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d1f0      	bne.n	80062d6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f003 0310 	and.w	r3, r3, #16
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	f000 80a9 	beq.w	8006454 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006302:	4b85      	ldr	r3, [pc, #532]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 8006304:	691b      	ldr	r3, [r3, #16]
 8006306:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800630a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800630c:	4b82      	ldr	r3, [pc, #520]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 800630e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006310:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006312:	69bb      	ldr	r3, [r7, #24]
 8006314:	2b08      	cmp	r3, #8
 8006316:	d007      	beq.n	8006328 <HAL_RCC_OscConfig+0x308>
 8006318:	69bb      	ldr	r3, [r7, #24]
 800631a:	2b18      	cmp	r3, #24
 800631c:	d13a      	bne.n	8006394 <HAL_RCC_OscConfig+0x374>
 800631e:	697b      	ldr	r3, [r7, #20]
 8006320:	f003 0303 	and.w	r3, r3, #3
 8006324:	2b01      	cmp	r3, #1
 8006326:	d135      	bne.n	8006394 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006328:	4b7b      	ldr	r3, [pc, #492]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006330:	2b00      	cmp	r3, #0
 8006332:	d005      	beq.n	8006340 <HAL_RCC_OscConfig+0x320>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	69db      	ldr	r3, [r3, #28]
 8006338:	2b80      	cmp	r3, #128	@ 0x80
 800633a:	d001      	beq.n	8006340 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800633c:	2301      	movs	r3, #1
 800633e:	e2c1      	b.n	80068c4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006340:	f7fc ff7c 	bl	800323c <HAL_GetREVID>
 8006344:	4603      	mov	r3, r0
 8006346:	f241 0203 	movw	r2, #4099	@ 0x1003
 800634a:	4293      	cmp	r3, r2
 800634c:	d817      	bhi.n	800637e <HAL_RCC_OscConfig+0x35e>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6a1b      	ldr	r3, [r3, #32]
 8006352:	2b20      	cmp	r3, #32
 8006354:	d108      	bne.n	8006368 <HAL_RCC_OscConfig+0x348>
 8006356:	4b70      	ldr	r3, [pc, #448]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800635e:	4a6e      	ldr	r2, [pc, #440]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 8006360:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006364:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006366:	e075      	b.n	8006454 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006368:	4b6b      	ldr	r3, [pc, #428]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6a1b      	ldr	r3, [r3, #32]
 8006374:	069b      	lsls	r3, r3, #26
 8006376:	4968      	ldr	r1, [pc, #416]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 8006378:	4313      	orrs	r3, r2
 800637a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800637c:	e06a      	b.n	8006454 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800637e:	4b66      	ldr	r3, [pc, #408]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 8006380:	68db      	ldr	r3, [r3, #12]
 8006382:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6a1b      	ldr	r3, [r3, #32]
 800638a:	061b      	lsls	r3, r3, #24
 800638c:	4962      	ldr	r1, [pc, #392]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 800638e:	4313      	orrs	r3, r2
 8006390:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006392:	e05f      	b.n	8006454 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	69db      	ldr	r3, [r3, #28]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d042      	beq.n	8006422 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800639c:	4b5e      	ldr	r3, [pc, #376]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	4a5d      	ldr	r2, [pc, #372]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 80063a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80063a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063a8:	f7fc ff18 	bl	80031dc <HAL_GetTick>
 80063ac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80063ae:	e008      	b.n	80063c2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80063b0:	f7fc ff14 	bl	80031dc <HAL_GetTick>
 80063b4:	4602      	mov	r2, r0
 80063b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063b8:	1ad3      	subs	r3, r2, r3
 80063ba:	2b02      	cmp	r3, #2
 80063bc:	d901      	bls.n	80063c2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80063be:	2303      	movs	r3, #3
 80063c0:	e280      	b.n	80068c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80063c2:	4b55      	ldr	r3, [pc, #340]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d0f0      	beq.n	80063b0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80063ce:	f7fc ff35 	bl	800323c <HAL_GetREVID>
 80063d2:	4603      	mov	r3, r0
 80063d4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80063d8:	4293      	cmp	r3, r2
 80063da:	d817      	bhi.n	800640c <HAL_RCC_OscConfig+0x3ec>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6a1b      	ldr	r3, [r3, #32]
 80063e0:	2b20      	cmp	r3, #32
 80063e2:	d108      	bne.n	80063f6 <HAL_RCC_OscConfig+0x3d6>
 80063e4:	4b4c      	ldr	r3, [pc, #304]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 80063e6:	685b      	ldr	r3, [r3, #4]
 80063e8:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80063ec:	4a4a      	ldr	r2, [pc, #296]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 80063ee:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80063f2:	6053      	str	r3, [r2, #4]
 80063f4:	e02e      	b.n	8006454 <HAL_RCC_OscConfig+0x434>
 80063f6:	4b48      	ldr	r3, [pc, #288]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6a1b      	ldr	r3, [r3, #32]
 8006402:	069b      	lsls	r3, r3, #26
 8006404:	4944      	ldr	r1, [pc, #272]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 8006406:	4313      	orrs	r3, r2
 8006408:	604b      	str	r3, [r1, #4]
 800640a:	e023      	b.n	8006454 <HAL_RCC_OscConfig+0x434>
 800640c:	4b42      	ldr	r3, [pc, #264]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 800640e:	68db      	ldr	r3, [r3, #12]
 8006410:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6a1b      	ldr	r3, [r3, #32]
 8006418:	061b      	lsls	r3, r3, #24
 800641a:	493f      	ldr	r1, [pc, #252]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 800641c:	4313      	orrs	r3, r2
 800641e:	60cb      	str	r3, [r1, #12]
 8006420:	e018      	b.n	8006454 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8006422:	4b3d      	ldr	r3, [pc, #244]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	4a3c      	ldr	r2, [pc, #240]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 8006428:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800642c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800642e:	f7fc fed5 	bl	80031dc <HAL_GetTick>
 8006432:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006434:	e008      	b.n	8006448 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006436:	f7fc fed1 	bl	80031dc <HAL_GetTick>
 800643a:	4602      	mov	r2, r0
 800643c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800643e:	1ad3      	subs	r3, r2, r3
 8006440:	2b02      	cmp	r3, #2
 8006442:	d901      	bls.n	8006448 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006444:	2303      	movs	r3, #3
 8006446:	e23d      	b.n	80068c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006448:	4b33      	ldr	r3, [pc, #204]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006450:	2b00      	cmp	r3, #0
 8006452:	d1f0      	bne.n	8006436 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f003 0308 	and.w	r3, r3, #8
 800645c:	2b00      	cmp	r3, #0
 800645e:	d036      	beq.n	80064ce <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	695b      	ldr	r3, [r3, #20]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d019      	beq.n	800649c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006468:	4b2b      	ldr	r3, [pc, #172]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 800646a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800646c:	4a2a      	ldr	r2, [pc, #168]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 800646e:	f043 0301 	orr.w	r3, r3, #1
 8006472:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006474:	f7fc feb2 	bl	80031dc <HAL_GetTick>
 8006478:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800647a:	e008      	b.n	800648e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800647c:	f7fc feae 	bl	80031dc <HAL_GetTick>
 8006480:	4602      	mov	r2, r0
 8006482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006484:	1ad3      	subs	r3, r2, r3
 8006486:	2b02      	cmp	r3, #2
 8006488:	d901      	bls.n	800648e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800648a:	2303      	movs	r3, #3
 800648c:	e21a      	b.n	80068c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800648e:	4b22      	ldr	r3, [pc, #136]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 8006490:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006492:	f003 0302 	and.w	r3, r3, #2
 8006496:	2b00      	cmp	r3, #0
 8006498:	d0f0      	beq.n	800647c <HAL_RCC_OscConfig+0x45c>
 800649a:	e018      	b.n	80064ce <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800649c:	4b1e      	ldr	r3, [pc, #120]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 800649e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80064a0:	4a1d      	ldr	r2, [pc, #116]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 80064a2:	f023 0301 	bic.w	r3, r3, #1
 80064a6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064a8:	f7fc fe98 	bl	80031dc <HAL_GetTick>
 80064ac:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80064ae:	e008      	b.n	80064c2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80064b0:	f7fc fe94 	bl	80031dc <HAL_GetTick>
 80064b4:	4602      	mov	r2, r0
 80064b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064b8:	1ad3      	subs	r3, r2, r3
 80064ba:	2b02      	cmp	r3, #2
 80064bc:	d901      	bls.n	80064c2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80064be:	2303      	movs	r3, #3
 80064c0:	e200      	b.n	80068c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80064c2:	4b15      	ldr	r3, [pc, #84]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 80064c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80064c6:	f003 0302 	and.w	r3, r3, #2
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d1f0      	bne.n	80064b0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f003 0320 	and.w	r3, r3, #32
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d039      	beq.n	800654e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	699b      	ldr	r3, [r3, #24]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d01c      	beq.n	800651c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80064e2:	4b0d      	ldr	r3, [pc, #52]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	4a0c      	ldr	r2, [pc, #48]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 80064e8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80064ec:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80064ee:	f7fc fe75 	bl	80031dc <HAL_GetTick>
 80064f2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80064f4:	e008      	b.n	8006508 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80064f6:	f7fc fe71 	bl	80031dc <HAL_GetTick>
 80064fa:	4602      	mov	r2, r0
 80064fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064fe:	1ad3      	subs	r3, r2, r3
 8006500:	2b02      	cmp	r3, #2
 8006502:	d901      	bls.n	8006508 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8006504:	2303      	movs	r3, #3
 8006506:	e1dd      	b.n	80068c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006508:	4b03      	ldr	r3, [pc, #12]	@ (8006518 <HAL_RCC_OscConfig+0x4f8>)
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006510:	2b00      	cmp	r3, #0
 8006512:	d0f0      	beq.n	80064f6 <HAL_RCC_OscConfig+0x4d6>
 8006514:	e01b      	b.n	800654e <HAL_RCC_OscConfig+0x52e>
 8006516:	bf00      	nop
 8006518:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800651c:	4b9b      	ldr	r3, [pc, #620]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4a9a      	ldr	r2, [pc, #616]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 8006522:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006526:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006528:	f7fc fe58 	bl	80031dc <HAL_GetTick>
 800652c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800652e:	e008      	b.n	8006542 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006530:	f7fc fe54 	bl	80031dc <HAL_GetTick>
 8006534:	4602      	mov	r2, r0
 8006536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006538:	1ad3      	subs	r3, r2, r3
 800653a:	2b02      	cmp	r3, #2
 800653c:	d901      	bls.n	8006542 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800653e:	2303      	movs	r3, #3
 8006540:	e1c0      	b.n	80068c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006542:	4b92      	ldr	r3, [pc, #584]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800654a:	2b00      	cmp	r3, #0
 800654c:	d1f0      	bne.n	8006530 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f003 0304 	and.w	r3, r3, #4
 8006556:	2b00      	cmp	r3, #0
 8006558:	f000 8081 	beq.w	800665e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800655c:	4b8c      	ldr	r3, [pc, #560]	@ (8006790 <HAL_RCC_OscConfig+0x770>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4a8b      	ldr	r2, [pc, #556]	@ (8006790 <HAL_RCC_OscConfig+0x770>)
 8006562:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006566:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006568:	f7fc fe38 	bl	80031dc <HAL_GetTick>
 800656c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800656e:	e008      	b.n	8006582 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006570:	f7fc fe34 	bl	80031dc <HAL_GetTick>
 8006574:	4602      	mov	r2, r0
 8006576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006578:	1ad3      	subs	r3, r2, r3
 800657a:	2b64      	cmp	r3, #100	@ 0x64
 800657c:	d901      	bls.n	8006582 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800657e:	2303      	movs	r3, #3
 8006580:	e1a0      	b.n	80068c4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006582:	4b83      	ldr	r3, [pc, #524]	@ (8006790 <HAL_RCC_OscConfig+0x770>)
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800658a:	2b00      	cmp	r3, #0
 800658c:	d0f0      	beq.n	8006570 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	689b      	ldr	r3, [r3, #8]
 8006592:	2b01      	cmp	r3, #1
 8006594:	d106      	bne.n	80065a4 <HAL_RCC_OscConfig+0x584>
 8006596:	4b7d      	ldr	r3, [pc, #500]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 8006598:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800659a:	4a7c      	ldr	r2, [pc, #496]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 800659c:	f043 0301 	orr.w	r3, r3, #1
 80065a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80065a2:	e02d      	b.n	8006600 <HAL_RCC_OscConfig+0x5e0>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	689b      	ldr	r3, [r3, #8]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d10c      	bne.n	80065c6 <HAL_RCC_OscConfig+0x5a6>
 80065ac:	4b77      	ldr	r3, [pc, #476]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 80065ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065b0:	4a76      	ldr	r2, [pc, #472]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 80065b2:	f023 0301 	bic.w	r3, r3, #1
 80065b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80065b8:	4b74      	ldr	r3, [pc, #464]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 80065ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065bc:	4a73      	ldr	r2, [pc, #460]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 80065be:	f023 0304 	bic.w	r3, r3, #4
 80065c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80065c4:	e01c      	b.n	8006600 <HAL_RCC_OscConfig+0x5e0>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	689b      	ldr	r3, [r3, #8]
 80065ca:	2b05      	cmp	r3, #5
 80065cc:	d10c      	bne.n	80065e8 <HAL_RCC_OscConfig+0x5c8>
 80065ce:	4b6f      	ldr	r3, [pc, #444]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 80065d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065d2:	4a6e      	ldr	r2, [pc, #440]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 80065d4:	f043 0304 	orr.w	r3, r3, #4
 80065d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80065da:	4b6c      	ldr	r3, [pc, #432]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 80065dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065de:	4a6b      	ldr	r2, [pc, #428]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 80065e0:	f043 0301 	orr.w	r3, r3, #1
 80065e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80065e6:	e00b      	b.n	8006600 <HAL_RCC_OscConfig+0x5e0>
 80065e8:	4b68      	ldr	r3, [pc, #416]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 80065ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065ec:	4a67      	ldr	r2, [pc, #412]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 80065ee:	f023 0301 	bic.w	r3, r3, #1
 80065f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80065f4:	4b65      	ldr	r3, [pc, #404]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 80065f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065f8:	4a64      	ldr	r2, [pc, #400]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 80065fa:	f023 0304 	bic.w	r3, r3, #4
 80065fe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	689b      	ldr	r3, [r3, #8]
 8006604:	2b00      	cmp	r3, #0
 8006606:	d015      	beq.n	8006634 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006608:	f7fc fde8 	bl	80031dc <HAL_GetTick>
 800660c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800660e:	e00a      	b.n	8006626 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006610:	f7fc fde4 	bl	80031dc <HAL_GetTick>
 8006614:	4602      	mov	r2, r0
 8006616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006618:	1ad3      	subs	r3, r2, r3
 800661a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800661e:	4293      	cmp	r3, r2
 8006620:	d901      	bls.n	8006626 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8006622:	2303      	movs	r3, #3
 8006624:	e14e      	b.n	80068c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006626:	4b59      	ldr	r3, [pc, #356]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 8006628:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800662a:	f003 0302 	and.w	r3, r3, #2
 800662e:	2b00      	cmp	r3, #0
 8006630:	d0ee      	beq.n	8006610 <HAL_RCC_OscConfig+0x5f0>
 8006632:	e014      	b.n	800665e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006634:	f7fc fdd2 	bl	80031dc <HAL_GetTick>
 8006638:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800663a:	e00a      	b.n	8006652 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800663c:	f7fc fdce 	bl	80031dc <HAL_GetTick>
 8006640:	4602      	mov	r2, r0
 8006642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006644:	1ad3      	subs	r3, r2, r3
 8006646:	f241 3288 	movw	r2, #5000	@ 0x1388
 800664a:	4293      	cmp	r3, r2
 800664c:	d901      	bls.n	8006652 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800664e:	2303      	movs	r3, #3
 8006650:	e138      	b.n	80068c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006652:	4b4e      	ldr	r3, [pc, #312]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 8006654:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006656:	f003 0302 	and.w	r3, r3, #2
 800665a:	2b00      	cmp	r3, #0
 800665c:	d1ee      	bne.n	800663c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006662:	2b00      	cmp	r3, #0
 8006664:	f000 812d 	beq.w	80068c2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006668:	4b48      	ldr	r3, [pc, #288]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 800666a:	691b      	ldr	r3, [r3, #16]
 800666c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006670:	2b18      	cmp	r3, #24
 8006672:	f000 80bd 	beq.w	80067f0 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800667a:	2b02      	cmp	r3, #2
 800667c:	f040 809e 	bne.w	80067bc <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006680:	4b42      	ldr	r3, [pc, #264]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	4a41      	ldr	r2, [pc, #260]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 8006686:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800668a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800668c:	f7fc fda6 	bl	80031dc <HAL_GetTick>
 8006690:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006692:	e008      	b.n	80066a6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006694:	f7fc fda2 	bl	80031dc <HAL_GetTick>
 8006698:	4602      	mov	r2, r0
 800669a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800669c:	1ad3      	subs	r3, r2, r3
 800669e:	2b02      	cmp	r3, #2
 80066a0:	d901      	bls.n	80066a6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80066a2:	2303      	movs	r3, #3
 80066a4:	e10e      	b.n	80068c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80066a6:	4b39      	ldr	r3, [pc, #228]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d1f0      	bne.n	8006694 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80066b2:	4b36      	ldr	r3, [pc, #216]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 80066b4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80066b6:	4b37      	ldr	r3, [pc, #220]	@ (8006794 <HAL_RCC_OscConfig+0x774>)
 80066b8:	4013      	ands	r3, r2
 80066ba:	687a      	ldr	r2, [r7, #4]
 80066bc:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80066be:	687a      	ldr	r2, [r7, #4]
 80066c0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80066c2:	0112      	lsls	r2, r2, #4
 80066c4:	430a      	orrs	r2, r1
 80066c6:	4931      	ldr	r1, [pc, #196]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 80066c8:	4313      	orrs	r3, r2
 80066ca:	628b      	str	r3, [r1, #40]	@ 0x28
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066d0:	3b01      	subs	r3, #1
 80066d2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066da:	3b01      	subs	r3, #1
 80066dc:	025b      	lsls	r3, r3, #9
 80066de:	b29b      	uxth	r3, r3
 80066e0:	431a      	orrs	r2, r3
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066e6:	3b01      	subs	r3, #1
 80066e8:	041b      	lsls	r3, r3, #16
 80066ea:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80066ee:	431a      	orrs	r2, r3
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066f4:	3b01      	subs	r3, #1
 80066f6:	061b      	lsls	r3, r3, #24
 80066f8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80066fc:	4923      	ldr	r1, [pc, #140]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 80066fe:	4313      	orrs	r3, r2
 8006700:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8006702:	4b22      	ldr	r3, [pc, #136]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 8006704:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006706:	4a21      	ldr	r2, [pc, #132]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 8006708:	f023 0301 	bic.w	r3, r3, #1
 800670c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800670e:	4b1f      	ldr	r3, [pc, #124]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 8006710:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006712:	4b21      	ldr	r3, [pc, #132]	@ (8006798 <HAL_RCC_OscConfig+0x778>)
 8006714:	4013      	ands	r3, r2
 8006716:	687a      	ldr	r2, [r7, #4]
 8006718:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800671a:	00d2      	lsls	r2, r2, #3
 800671c:	491b      	ldr	r1, [pc, #108]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 800671e:	4313      	orrs	r3, r2
 8006720:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006722:	4b1a      	ldr	r3, [pc, #104]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 8006724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006726:	f023 020c 	bic.w	r2, r3, #12
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800672e:	4917      	ldr	r1, [pc, #92]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 8006730:	4313      	orrs	r3, r2
 8006732:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006734:	4b15      	ldr	r3, [pc, #84]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 8006736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006738:	f023 0202 	bic.w	r2, r3, #2
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006740:	4912      	ldr	r1, [pc, #72]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 8006742:	4313      	orrs	r3, r2
 8006744:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006746:	4b11      	ldr	r3, [pc, #68]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 8006748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800674a:	4a10      	ldr	r2, [pc, #64]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 800674c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006750:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006752:	4b0e      	ldr	r3, [pc, #56]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 8006754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006756:	4a0d      	ldr	r2, [pc, #52]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 8006758:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800675c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800675e:	4b0b      	ldr	r3, [pc, #44]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 8006760:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006762:	4a0a      	ldr	r2, [pc, #40]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 8006764:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006768:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800676a:	4b08      	ldr	r3, [pc, #32]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 800676c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800676e:	4a07      	ldr	r2, [pc, #28]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 8006770:	f043 0301 	orr.w	r3, r3, #1
 8006774:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006776:	4b05      	ldr	r3, [pc, #20]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	4a04      	ldr	r2, [pc, #16]	@ (800678c <HAL_RCC_OscConfig+0x76c>)
 800677c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006780:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006782:	f7fc fd2b 	bl	80031dc <HAL_GetTick>
 8006786:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006788:	e011      	b.n	80067ae <HAL_RCC_OscConfig+0x78e>
 800678a:	bf00      	nop
 800678c:	58024400 	.word	0x58024400
 8006790:	58024800 	.word	0x58024800
 8006794:	fffffc0c 	.word	0xfffffc0c
 8006798:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800679c:	f7fc fd1e 	bl	80031dc <HAL_GetTick>
 80067a0:	4602      	mov	r2, r0
 80067a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067a4:	1ad3      	subs	r3, r2, r3
 80067a6:	2b02      	cmp	r3, #2
 80067a8:	d901      	bls.n	80067ae <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80067aa:	2303      	movs	r3, #3
 80067ac:	e08a      	b.n	80068c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80067ae:	4b47      	ldr	r3, [pc, #284]	@ (80068cc <HAL_RCC_OscConfig+0x8ac>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d0f0      	beq.n	800679c <HAL_RCC_OscConfig+0x77c>
 80067ba:	e082      	b.n	80068c2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80067bc:	4b43      	ldr	r3, [pc, #268]	@ (80068cc <HAL_RCC_OscConfig+0x8ac>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4a42      	ldr	r2, [pc, #264]	@ (80068cc <HAL_RCC_OscConfig+0x8ac>)
 80067c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80067c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067c8:	f7fc fd08 	bl	80031dc <HAL_GetTick>
 80067cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80067ce:	e008      	b.n	80067e2 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067d0:	f7fc fd04 	bl	80031dc <HAL_GetTick>
 80067d4:	4602      	mov	r2, r0
 80067d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067d8:	1ad3      	subs	r3, r2, r3
 80067da:	2b02      	cmp	r3, #2
 80067dc:	d901      	bls.n	80067e2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80067de:	2303      	movs	r3, #3
 80067e0:	e070      	b.n	80068c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80067e2:	4b3a      	ldr	r3, [pc, #232]	@ (80068cc <HAL_RCC_OscConfig+0x8ac>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d1f0      	bne.n	80067d0 <HAL_RCC_OscConfig+0x7b0>
 80067ee:	e068      	b.n	80068c2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80067f0:	4b36      	ldr	r3, [pc, #216]	@ (80068cc <HAL_RCC_OscConfig+0x8ac>)
 80067f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067f4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80067f6:	4b35      	ldr	r3, [pc, #212]	@ (80068cc <HAL_RCC_OscConfig+0x8ac>)
 80067f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067fa:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006800:	2b01      	cmp	r3, #1
 8006802:	d031      	beq.n	8006868 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006804:	693b      	ldr	r3, [r7, #16]
 8006806:	f003 0203 	and.w	r2, r3, #3
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800680e:	429a      	cmp	r2, r3
 8006810:	d12a      	bne.n	8006868 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006812:	693b      	ldr	r3, [r7, #16]
 8006814:	091b      	lsrs	r3, r3, #4
 8006816:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800681e:	429a      	cmp	r2, r3
 8006820:	d122      	bne.n	8006868 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800682c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800682e:	429a      	cmp	r2, r3
 8006830:	d11a      	bne.n	8006868 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	0a5b      	lsrs	r3, r3, #9
 8006836:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800683e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006840:	429a      	cmp	r2, r3
 8006842:	d111      	bne.n	8006868 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	0c1b      	lsrs	r3, r3, #16
 8006848:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006850:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006852:	429a      	cmp	r2, r3
 8006854:	d108      	bne.n	8006868 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	0e1b      	lsrs	r3, r3, #24
 800685a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006862:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006864:	429a      	cmp	r2, r3
 8006866:	d001      	beq.n	800686c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8006868:	2301      	movs	r3, #1
 800686a:	e02b      	b.n	80068c4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800686c:	4b17      	ldr	r3, [pc, #92]	@ (80068cc <HAL_RCC_OscConfig+0x8ac>)
 800686e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006870:	08db      	lsrs	r3, r3, #3
 8006872:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006876:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800687c:	693a      	ldr	r2, [r7, #16]
 800687e:	429a      	cmp	r2, r3
 8006880:	d01f      	beq.n	80068c2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8006882:	4b12      	ldr	r3, [pc, #72]	@ (80068cc <HAL_RCC_OscConfig+0x8ac>)
 8006884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006886:	4a11      	ldr	r2, [pc, #68]	@ (80068cc <HAL_RCC_OscConfig+0x8ac>)
 8006888:	f023 0301 	bic.w	r3, r3, #1
 800688c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800688e:	f7fc fca5 	bl	80031dc <HAL_GetTick>
 8006892:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8006894:	bf00      	nop
 8006896:	f7fc fca1 	bl	80031dc <HAL_GetTick>
 800689a:	4602      	mov	r2, r0
 800689c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800689e:	4293      	cmp	r3, r2
 80068a0:	d0f9      	beq.n	8006896 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80068a2:	4b0a      	ldr	r3, [pc, #40]	@ (80068cc <HAL_RCC_OscConfig+0x8ac>)
 80068a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80068a6:	4b0a      	ldr	r3, [pc, #40]	@ (80068d0 <HAL_RCC_OscConfig+0x8b0>)
 80068a8:	4013      	ands	r3, r2
 80068aa:	687a      	ldr	r2, [r7, #4]
 80068ac:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80068ae:	00d2      	lsls	r2, r2, #3
 80068b0:	4906      	ldr	r1, [pc, #24]	@ (80068cc <HAL_RCC_OscConfig+0x8ac>)
 80068b2:	4313      	orrs	r3, r2
 80068b4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80068b6:	4b05      	ldr	r3, [pc, #20]	@ (80068cc <HAL_RCC_OscConfig+0x8ac>)
 80068b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068ba:	4a04      	ldr	r2, [pc, #16]	@ (80068cc <HAL_RCC_OscConfig+0x8ac>)
 80068bc:	f043 0301 	orr.w	r3, r3, #1
 80068c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80068c2:	2300      	movs	r3, #0
}
 80068c4:	4618      	mov	r0, r3
 80068c6:	3730      	adds	r7, #48	@ 0x30
 80068c8:	46bd      	mov	sp, r7
 80068ca:	bd80      	pop	{r7, pc}
 80068cc:	58024400 	.word	0x58024400
 80068d0:	ffff0007 	.word	0xffff0007

080068d4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b086      	sub	sp, #24
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
 80068dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d101      	bne.n	80068e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80068e4:	2301      	movs	r3, #1
 80068e6:	e19c      	b.n	8006c22 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80068e8:	4b8a      	ldr	r3, [pc, #552]	@ (8006b14 <HAL_RCC_ClockConfig+0x240>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f003 030f 	and.w	r3, r3, #15
 80068f0:	683a      	ldr	r2, [r7, #0]
 80068f2:	429a      	cmp	r2, r3
 80068f4:	d910      	bls.n	8006918 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80068f6:	4b87      	ldr	r3, [pc, #540]	@ (8006b14 <HAL_RCC_ClockConfig+0x240>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f023 020f 	bic.w	r2, r3, #15
 80068fe:	4985      	ldr	r1, [pc, #532]	@ (8006b14 <HAL_RCC_ClockConfig+0x240>)
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	4313      	orrs	r3, r2
 8006904:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006906:	4b83      	ldr	r3, [pc, #524]	@ (8006b14 <HAL_RCC_ClockConfig+0x240>)
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f003 030f 	and.w	r3, r3, #15
 800690e:	683a      	ldr	r2, [r7, #0]
 8006910:	429a      	cmp	r2, r3
 8006912:	d001      	beq.n	8006918 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006914:	2301      	movs	r3, #1
 8006916:	e184      	b.n	8006c22 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f003 0304 	and.w	r3, r3, #4
 8006920:	2b00      	cmp	r3, #0
 8006922:	d010      	beq.n	8006946 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	691a      	ldr	r2, [r3, #16]
 8006928:	4b7b      	ldr	r3, [pc, #492]	@ (8006b18 <HAL_RCC_ClockConfig+0x244>)
 800692a:	699b      	ldr	r3, [r3, #24]
 800692c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006930:	429a      	cmp	r2, r3
 8006932:	d908      	bls.n	8006946 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006934:	4b78      	ldr	r3, [pc, #480]	@ (8006b18 <HAL_RCC_ClockConfig+0x244>)
 8006936:	699b      	ldr	r3, [r3, #24]
 8006938:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	691b      	ldr	r3, [r3, #16]
 8006940:	4975      	ldr	r1, [pc, #468]	@ (8006b18 <HAL_RCC_ClockConfig+0x244>)
 8006942:	4313      	orrs	r3, r2
 8006944:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f003 0308 	and.w	r3, r3, #8
 800694e:	2b00      	cmp	r3, #0
 8006950:	d010      	beq.n	8006974 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	695a      	ldr	r2, [r3, #20]
 8006956:	4b70      	ldr	r3, [pc, #448]	@ (8006b18 <HAL_RCC_ClockConfig+0x244>)
 8006958:	69db      	ldr	r3, [r3, #28]
 800695a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800695e:	429a      	cmp	r2, r3
 8006960:	d908      	bls.n	8006974 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006962:	4b6d      	ldr	r3, [pc, #436]	@ (8006b18 <HAL_RCC_ClockConfig+0x244>)
 8006964:	69db      	ldr	r3, [r3, #28]
 8006966:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	695b      	ldr	r3, [r3, #20]
 800696e:	496a      	ldr	r1, [pc, #424]	@ (8006b18 <HAL_RCC_ClockConfig+0x244>)
 8006970:	4313      	orrs	r3, r2
 8006972:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f003 0310 	and.w	r3, r3, #16
 800697c:	2b00      	cmp	r3, #0
 800697e:	d010      	beq.n	80069a2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	699a      	ldr	r2, [r3, #24]
 8006984:	4b64      	ldr	r3, [pc, #400]	@ (8006b18 <HAL_RCC_ClockConfig+0x244>)
 8006986:	69db      	ldr	r3, [r3, #28]
 8006988:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800698c:	429a      	cmp	r2, r3
 800698e:	d908      	bls.n	80069a2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006990:	4b61      	ldr	r3, [pc, #388]	@ (8006b18 <HAL_RCC_ClockConfig+0x244>)
 8006992:	69db      	ldr	r3, [r3, #28]
 8006994:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	699b      	ldr	r3, [r3, #24]
 800699c:	495e      	ldr	r1, [pc, #376]	@ (8006b18 <HAL_RCC_ClockConfig+0x244>)
 800699e:	4313      	orrs	r3, r2
 80069a0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f003 0320 	and.w	r3, r3, #32
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d010      	beq.n	80069d0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	69da      	ldr	r2, [r3, #28]
 80069b2:	4b59      	ldr	r3, [pc, #356]	@ (8006b18 <HAL_RCC_ClockConfig+0x244>)
 80069b4:	6a1b      	ldr	r3, [r3, #32]
 80069b6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80069ba:	429a      	cmp	r2, r3
 80069bc:	d908      	bls.n	80069d0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80069be:	4b56      	ldr	r3, [pc, #344]	@ (8006b18 <HAL_RCC_ClockConfig+0x244>)
 80069c0:	6a1b      	ldr	r3, [r3, #32]
 80069c2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	69db      	ldr	r3, [r3, #28]
 80069ca:	4953      	ldr	r1, [pc, #332]	@ (8006b18 <HAL_RCC_ClockConfig+0x244>)
 80069cc:	4313      	orrs	r3, r2
 80069ce:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f003 0302 	and.w	r3, r3, #2
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d010      	beq.n	80069fe <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	68da      	ldr	r2, [r3, #12]
 80069e0:	4b4d      	ldr	r3, [pc, #308]	@ (8006b18 <HAL_RCC_ClockConfig+0x244>)
 80069e2:	699b      	ldr	r3, [r3, #24]
 80069e4:	f003 030f 	and.w	r3, r3, #15
 80069e8:	429a      	cmp	r2, r3
 80069ea:	d908      	bls.n	80069fe <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80069ec:	4b4a      	ldr	r3, [pc, #296]	@ (8006b18 <HAL_RCC_ClockConfig+0x244>)
 80069ee:	699b      	ldr	r3, [r3, #24]
 80069f0:	f023 020f 	bic.w	r2, r3, #15
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	68db      	ldr	r3, [r3, #12]
 80069f8:	4947      	ldr	r1, [pc, #284]	@ (8006b18 <HAL_RCC_ClockConfig+0x244>)
 80069fa:	4313      	orrs	r3, r2
 80069fc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f003 0301 	and.w	r3, r3, #1
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d055      	beq.n	8006ab6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006a0a:	4b43      	ldr	r3, [pc, #268]	@ (8006b18 <HAL_RCC_ClockConfig+0x244>)
 8006a0c:	699b      	ldr	r3, [r3, #24]
 8006a0e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	689b      	ldr	r3, [r3, #8]
 8006a16:	4940      	ldr	r1, [pc, #256]	@ (8006b18 <HAL_RCC_ClockConfig+0x244>)
 8006a18:	4313      	orrs	r3, r2
 8006a1a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	685b      	ldr	r3, [r3, #4]
 8006a20:	2b02      	cmp	r3, #2
 8006a22:	d107      	bne.n	8006a34 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006a24:	4b3c      	ldr	r3, [pc, #240]	@ (8006b18 <HAL_RCC_ClockConfig+0x244>)
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d121      	bne.n	8006a74 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006a30:	2301      	movs	r3, #1
 8006a32:	e0f6      	b.n	8006c22 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	685b      	ldr	r3, [r3, #4]
 8006a38:	2b03      	cmp	r3, #3
 8006a3a:	d107      	bne.n	8006a4c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006a3c:	4b36      	ldr	r3, [pc, #216]	@ (8006b18 <HAL_RCC_ClockConfig+0x244>)
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d115      	bne.n	8006a74 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006a48:	2301      	movs	r3, #1
 8006a4a:	e0ea      	b.n	8006c22 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	685b      	ldr	r3, [r3, #4]
 8006a50:	2b01      	cmp	r3, #1
 8006a52:	d107      	bne.n	8006a64 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006a54:	4b30      	ldr	r3, [pc, #192]	@ (8006b18 <HAL_RCC_ClockConfig+0x244>)
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d109      	bne.n	8006a74 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006a60:	2301      	movs	r3, #1
 8006a62:	e0de      	b.n	8006c22 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006a64:	4b2c      	ldr	r3, [pc, #176]	@ (8006b18 <HAL_RCC_ClockConfig+0x244>)
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f003 0304 	and.w	r3, r3, #4
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d101      	bne.n	8006a74 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006a70:	2301      	movs	r3, #1
 8006a72:	e0d6      	b.n	8006c22 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006a74:	4b28      	ldr	r3, [pc, #160]	@ (8006b18 <HAL_RCC_ClockConfig+0x244>)
 8006a76:	691b      	ldr	r3, [r3, #16]
 8006a78:	f023 0207 	bic.w	r2, r3, #7
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	685b      	ldr	r3, [r3, #4]
 8006a80:	4925      	ldr	r1, [pc, #148]	@ (8006b18 <HAL_RCC_ClockConfig+0x244>)
 8006a82:	4313      	orrs	r3, r2
 8006a84:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006a86:	f7fc fba9 	bl	80031dc <HAL_GetTick>
 8006a8a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a8c:	e00a      	b.n	8006aa4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a8e:	f7fc fba5 	bl	80031dc <HAL_GetTick>
 8006a92:	4602      	mov	r2, r0
 8006a94:	697b      	ldr	r3, [r7, #20]
 8006a96:	1ad3      	subs	r3, r2, r3
 8006a98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	d901      	bls.n	8006aa4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8006aa0:	2303      	movs	r3, #3
 8006aa2:	e0be      	b.n	8006c22 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006aa4:	4b1c      	ldr	r3, [pc, #112]	@ (8006b18 <HAL_RCC_ClockConfig+0x244>)
 8006aa6:	691b      	ldr	r3, [r3, #16]
 8006aa8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	685b      	ldr	r3, [r3, #4]
 8006ab0:	00db      	lsls	r3, r3, #3
 8006ab2:	429a      	cmp	r2, r3
 8006ab4:	d1eb      	bne.n	8006a8e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f003 0302 	and.w	r3, r3, #2
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d010      	beq.n	8006ae4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	68da      	ldr	r2, [r3, #12]
 8006ac6:	4b14      	ldr	r3, [pc, #80]	@ (8006b18 <HAL_RCC_ClockConfig+0x244>)
 8006ac8:	699b      	ldr	r3, [r3, #24]
 8006aca:	f003 030f 	and.w	r3, r3, #15
 8006ace:	429a      	cmp	r2, r3
 8006ad0:	d208      	bcs.n	8006ae4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006ad2:	4b11      	ldr	r3, [pc, #68]	@ (8006b18 <HAL_RCC_ClockConfig+0x244>)
 8006ad4:	699b      	ldr	r3, [r3, #24]
 8006ad6:	f023 020f 	bic.w	r2, r3, #15
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	68db      	ldr	r3, [r3, #12]
 8006ade:	490e      	ldr	r1, [pc, #56]	@ (8006b18 <HAL_RCC_ClockConfig+0x244>)
 8006ae0:	4313      	orrs	r3, r2
 8006ae2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006ae4:	4b0b      	ldr	r3, [pc, #44]	@ (8006b14 <HAL_RCC_ClockConfig+0x240>)
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f003 030f 	and.w	r3, r3, #15
 8006aec:	683a      	ldr	r2, [r7, #0]
 8006aee:	429a      	cmp	r2, r3
 8006af0:	d214      	bcs.n	8006b1c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006af2:	4b08      	ldr	r3, [pc, #32]	@ (8006b14 <HAL_RCC_ClockConfig+0x240>)
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f023 020f 	bic.w	r2, r3, #15
 8006afa:	4906      	ldr	r1, [pc, #24]	@ (8006b14 <HAL_RCC_ClockConfig+0x240>)
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	4313      	orrs	r3, r2
 8006b00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b02:	4b04      	ldr	r3, [pc, #16]	@ (8006b14 <HAL_RCC_ClockConfig+0x240>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f003 030f 	and.w	r3, r3, #15
 8006b0a:	683a      	ldr	r2, [r7, #0]
 8006b0c:	429a      	cmp	r2, r3
 8006b0e:	d005      	beq.n	8006b1c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006b10:	2301      	movs	r3, #1
 8006b12:	e086      	b.n	8006c22 <HAL_RCC_ClockConfig+0x34e>
 8006b14:	52002000 	.word	0x52002000
 8006b18:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f003 0304 	and.w	r3, r3, #4
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d010      	beq.n	8006b4a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	691a      	ldr	r2, [r3, #16]
 8006b2c:	4b3f      	ldr	r3, [pc, #252]	@ (8006c2c <HAL_RCC_ClockConfig+0x358>)
 8006b2e:	699b      	ldr	r3, [r3, #24]
 8006b30:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006b34:	429a      	cmp	r2, r3
 8006b36:	d208      	bcs.n	8006b4a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006b38:	4b3c      	ldr	r3, [pc, #240]	@ (8006c2c <HAL_RCC_ClockConfig+0x358>)
 8006b3a:	699b      	ldr	r3, [r3, #24]
 8006b3c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	691b      	ldr	r3, [r3, #16]
 8006b44:	4939      	ldr	r1, [pc, #228]	@ (8006c2c <HAL_RCC_ClockConfig+0x358>)
 8006b46:	4313      	orrs	r3, r2
 8006b48:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f003 0308 	and.w	r3, r3, #8
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d010      	beq.n	8006b78 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	695a      	ldr	r2, [r3, #20]
 8006b5a:	4b34      	ldr	r3, [pc, #208]	@ (8006c2c <HAL_RCC_ClockConfig+0x358>)
 8006b5c:	69db      	ldr	r3, [r3, #28]
 8006b5e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006b62:	429a      	cmp	r2, r3
 8006b64:	d208      	bcs.n	8006b78 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006b66:	4b31      	ldr	r3, [pc, #196]	@ (8006c2c <HAL_RCC_ClockConfig+0x358>)
 8006b68:	69db      	ldr	r3, [r3, #28]
 8006b6a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	695b      	ldr	r3, [r3, #20]
 8006b72:	492e      	ldr	r1, [pc, #184]	@ (8006c2c <HAL_RCC_ClockConfig+0x358>)
 8006b74:	4313      	orrs	r3, r2
 8006b76:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f003 0310 	and.w	r3, r3, #16
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d010      	beq.n	8006ba6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	699a      	ldr	r2, [r3, #24]
 8006b88:	4b28      	ldr	r3, [pc, #160]	@ (8006c2c <HAL_RCC_ClockConfig+0x358>)
 8006b8a:	69db      	ldr	r3, [r3, #28]
 8006b8c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006b90:	429a      	cmp	r2, r3
 8006b92:	d208      	bcs.n	8006ba6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006b94:	4b25      	ldr	r3, [pc, #148]	@ (8006c2c <HAL_RCC_ClockConfig+0x358>)
 8006b96:	69db      	ldr	r3, [r3, #28]
 8006b98:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	699b      	ldr	r3, [r3, #24]
 8006ba0:	4922      	ldr	r1, [pc, #136]	@ (8006c2c <HAL_RCC_ClockConfig+0x358>)
 8006ba2:	4313      	orrs	r3, r2
 8006ba4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f003 0320 	and.w	r3, r3, #32
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d010      	beq.n	8006bd4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	69da      	ldr	r2, [r3, #28]
 8006bb6:	4b1d      	ldr	r3, [pc, #116]	@ (8006c2c <HAL_RCC_ClockConfig+0x358>)
 8006bb8:	6a1b      	ldr	r3, [r3, #32]
 8006bba:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006bbe:	429a      	cmp	r2, r3
 8006bc0:	d208      	bcs.n	8006bd4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006bc2:	4b1a      	ldr	r3, [pc, #104]	@ (8006c2c <HAL_RCC_ClockConfig+0x358>)
 8006bc4:	6a1b      	ldr	r3, [r3, #32]
 8006bc6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	69db      	ldr	r3, [r3, #28]
 8006bce:	4917      	ldr	r1, [pc, #92]	@ (8006c2c <HAL_RCC_ClockConfig+0x358>)
 8006bd0:	4313      	orrs	r3, r2
 8006bd2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006bd4:	f000 f834 	bl	8006c40 <HAL_RCC_GetSysClockFreq>
 8006bd8:	4602      	mov	r2, r0
 8006bda:	4b14      	ldr	r3, [pc, #80]	@ (8006c2c <HAL_RCC_ClockConfig+0x358>)
 8006bdc:	699b      	ldr	r3, [r3, #24]
 8006bde:	0a1b      	lsrs	r3, r3, #8
 8006be0:	f003 030f 	and.w	r3, r3, #15
 8006be4:	4912      	ldr	r1, [pc, #72]	@ (8006c30 <HAL_RCC_ClockConfig+0x35c>)
 8006be6:	5ccb      	ldrb	r3, [r1, r3]
 8006be8:	f003 031f 	and.w	r3, r3, #31
 8006bec:	fa22 f303 	lsr.w	r3, r2, r3
 8006bf0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006bf2:	4b0e      	ldr	r3, [pc, #56]	@ (8006c2c <HAL_RCC_ClockConfig+0x358>)
 8006bf4:	699b      	ldr	r3, [r3, #24]
 8006bf6:	f003 030f 	and.w	r3, r3, #15
 8006bfa:	4a0d      	ldr	r2, [pc, #52]	@ (8006c30 <HAL_RCC_ClockConfig+0x35c>)
 8006bfc:	5cd3      	ldrb	r3, [r2, r3]
 8006bfe:	f003 031f 	and.w	r3, r3, #31
 8006c02:	693a      	ldr	r2, [r7, #16]
 8006c04:	fa22 f303 	lsr.w	r3, r2, r3
 8006c08:	4a0a      	ldr	r2, [pc, #40]	@ (8006c34 <HAL_RCC_ClockConfig+0x360>)
 8006c0a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006c0c:	4a0a      	ldr	r2, [pc, #40]	@ (8006c38 <HAL_RCC_ClockConfig+0x364>)
 8006c0e:	693b      	ldr	r3, [r7, #16]
 8006c10:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8006c12:	4b0a      	ldr	r3, [pc, #40]	@ (8006c3c <HAL_RCC_ClockConfig+0x368>)
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	4618      	mov	r0, r3
 8006c18:	f7fc fa96 	bl	8003148 <HAL_InitTick>
 8006c1c:	4603      	mov	r3, r0
 8006c1e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006c20:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c22:	4618      	mov	r0, r3
 8006c24:	3718      	adds	r7, #24
 8006c26:	46bd      	mov	sp, r7
 8006c28:	bd80      	pop	{r7, pc}
 8006c2a:	bf00      	nop
 8006c2c:	58024400 	.word	0x58024400
 8006c30:	0800b5f4 	.word	0x0800b5f4
 8006c34:	24000004 	.word	0x24000004
 8006c38:	24000000 	.word	0x24000000
 8006c3c:	24000008 	.word	0x24000008

08006c40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006c40:	b480      	push	{r7}
 8006c42:	b089      	sub	sp, #36	@ 0x24
 8006c44:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006c46:	4bb3      	ldr	r3, [pc, #716]	@ (8006f14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c48:	691b      	ldr	r3, [r3, #16]
 8006c4a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006c4e:	2b18      	cmp	r3, #24
 8006c50:	f200 8155 	bhi.w	8006efe <HAL_RCC_GetSysClockFreq+0x2be>
 8006c54:	a201      	add	r2, pc, #4	@ (adr r2, 8006c5c <HAL_RCC_GetSysClockFreq+0x1c>)
 8006c56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c5a:	bf00      	nop
 8006c5c:	08006cc1 	.word	0x08006cc1
 8006c60:	08006eff 	.word	0x08006eff
 8006c64:	08006eff 	.word	0x08006eff
 8006c68:	08006eff 	.word	0x08006eff
 8006c6c:	08006eff 	.word	0x08006eff
 8006c70:	08006eff 	.word	0x08006eff
 8006c74:	08006eff 	.word	0x08006eff
 8006c78:	08006eff 	.word	0x08006eff
 8006c7c:	08006ce7 	.word	0x08006ce7
 8006c80:	08006eff 	.word	0x08006eff
 8006c84:	08006eff 	.word	0x08006eff
 8006c88:	08006eff 	.word	0x08006eff
 8006c8c:	08006eff 	.word	0x08006eff
 8006c90:	08006eff 	.word	0x08006eff
 8006c94:	08006eff 	.word	0x08006eff
 8006c98:	08006eff 	.word	0x08006eff
 8006c9c:	08006ced 	.word	0x08006ced
 8006ca0:	08006eff 	.word	0x08006eff
 8006ca4:	08006eff 	.word	0x08006eff
 8006ca8:	08006eff 	.word	0x08006eff
 8006cac:	08006eff 	.word	0x08006eff
 8006cb0:	08006eff 	.word	0x08006eff
 8006cb4:	08006eff 	.word	0x08006eff
 8006cb8:	08006eff 	.word	0x08006eff
 8006cbc:	08006cf3 	.word	0x08006cf3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006cc0:	4b94      	ldr	r3, [pc, #592]	@ (8006f14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f003 0320 	and.w	r3, r3, #32
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d009      	beq.n	8006ce0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006ccc:	4b91      	ldr	r3, [pc, #580]	@ (8006f14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	08db      	lsrs	r3, r3, #3
 8006cd2:	f003 0303 	and.w	r3, r3, #3
 8006cd6:	4a90      	ldr	r2, [pc, #576]	@ (8006f18 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006cd8:	fa22 f303 	lsr.w	r3, r2, r3
 8006cdc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006cde:	e111      	b.n	8006f04 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006ce0:	4b8d      	ldr	r3, [pc, #564]	@ (8006f18 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006ce2:	61bb      	str	r3, [r7, #24]
      break;
 8006ce4:	e10e      	b.n	8006f04 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8006ce6:	4b8d      	ldr	r3, [pc, #564]	@ (8006f1c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006ce8:	61bb      	str	r3, [r7, #24]
      break;
 8006cea:	e10b      	b.n	8006f04 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006cec:	4b8c      	ldr	r3, [pc, #560]	@ (8006f20 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006cee:	61bb      	str	r3, [r7, #24]
      break;
 8006cf0:	e108      	b.n	8006f04 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006cf2:	4b88      	ldr	r3, [pc, #544]	@ (8006f14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006cf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cf6:	f003 0303 	and.w	r3, r3, #3
 8006cfa:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006cfc:	4b85      	ldr	r3, [pc, #532]	@ (8006f14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006cfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d00:	091b      	lsrs	r3, r3, #4
 8006d02:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006d06:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006d08:	4b82      	ldr	r3, [pc, #520]	@ (8006f14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d0c:	f003 0301 	and.w	r3, r3, #1
 8006d10:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006d12:	4b80      	ldr	r3, [pc, #512]	@ (8006f14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d16:	08db      	lsrs	r3, r3, #3
 8006d18:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006d1c:	68fa      	ldr	r2, [r7, #12]
 8006d1e:	fb02 f303 	mul.w	r3, r2, r3
 8006d22:	ee07 3a90 	vmov	s15, r3
 8006d26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d2a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006d2e:	693b      	ldr	r3, [r7, #16]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	f000 80e1 	beq.w	8006ef8 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8006d36:	697b      	ldr	r3, [r7, #20]
 8006d38:	2b02      	cmp	r3, #2
 8006d3a:	f000 8083 	beq.w	8006e44 <HAL_RCC_GetSysClockFreq+0x204>
 8006d3e:	697b      	ldr	r3, [r7, #20]
 8006d40:	2b02      	cmp	r3, #2
 8006d42:	f200 80a1 	bhi.w	8006e88 <HAL_RCC_GetSysClockFreq+0x248>
 8006d46:	697b      	ldr	r3, [r7, #20]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d003      	beq.n	8006d54 <HAL_RCC_GetSysClockFreq+0x114>
 8006d4c:	697b      	ldr	r3, [r7, #20]
 8006d4e:	2b01      	cmp	r3, #1
 8006d50:	d056      	beq.n	8006e00 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006d52:	e099      	b.n	8006e88 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006d54:	4b6f      	ldr	r3, [pc, #444]	@ (8006f14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f003 0320 	and.w	r3, r3, #32
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d02d      	beq.n	8006dbc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006d60:	4b6c      	ldr	r3, [pc, #432]	@ (8006f14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	08db      	lsrs	r3, r3, #3
 8006d66:	f003 0303 	and.w	r3, r3, #3
 8006d6a:	4a6b      	ldr	r2, [pc, #428]	@ (8006f18 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006d6c:	fa22 f303 	lsr.w	r3, r2, r3
 8006d70:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	ee07 3a90 	vmov	s15, r3
 8006d78:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d7c:	693b      	ldr	r3, [r7, #16]
 8006d7e:	ee07 3a90 	vmov	s15, r3
 8006d82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d8a:	4b62      	ldr	r3, [pc, #392]	@ (8006f14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d92:	ee07 3a90 	vmov	s15, r3
 8006d96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d9a:	ed97 6a02 	vldr	s12, [r7, #8]
 8006d9e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8006f24 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006da2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006da6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006daa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006dae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006db2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006db6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006dba:	e087      	b.n	8006ecc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006dbc:	693b      	ldr	r3, [r7, #16]
 8006dbe:	ee07 3a90 	vmov	s15, r3
 8006dc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006dc6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8006f28 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006dca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006dce:	4b51      	ldr	r3, [pc, #324]	@ (8006f14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006dd6:	ee07 3a90 	vmov	s15, r3
 8006dda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006dde:	ed97 6a02 	vldr	s12, [r7, #8]
 8006de2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8006f24 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006de6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006dea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006dee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006df2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006df6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006dfa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006dfe:	e065      	b.n	8006ecc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006e00:	693b      	ldr	r3, [r7, #16]
 8006e02:	ee07 3a90 	vmov	s15, r3
 8006e06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e0a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8006f2c <HAL_RCC_GetSysClockFreq+0x2ec>
 8006e0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e12:	4b40      	ldr	r3, [pc, #256]	@ (8006f14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e1a:	ee07 3a90 	vmov	s15, r3
 8006e1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e22:	ed97 6a02 	vldr	s12, [r7, #8]
 8006e26:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006f24 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006e2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e3e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006e42:	e043      	b.n	8006ecc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006e44:	693b      	ldr	r3, [r7, #16]
 8006e46:	ee07 3a90 	vmov	s15, r3
 8006e4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e4e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8006f30 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006e52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e56:	4b2f      	ldr	r3, [pc, #188]	@ (8006f14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e5e:	ee07 3a90 	vmov	s15, r3
 8006e62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e66:	ed97 6a02 	vldr	s12, [r7, #8]
 8006e6a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8006f24 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006e6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e82:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006e86:	e021      	b.n	8006ecc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006e88:	693b      	ldr	r3, [r7, #16]
 8006e8a:	ee07 3a90 	vmov	s15, r3
 8006e8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e92:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006f2c <HAL_RCC_GetSysClockFreq+0x2ec>
 8006e96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e9a:	4b1e      	ldr	r3, [pc, #120]	@ (8006f14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ea2:	ee07 3a90 	vmov	s15, r3
 8006ea6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006eaa:	ed97 6a02 	vldr	s12, [r7, #8]
 8006eae:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8006f24 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006eb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006eb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006eba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ebe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ec2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ec6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006eca:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006ecc:	4b11      	ldr	r3, [pc, #68]	@ (8006f14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ece:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ed0:	0a5b      	lsrs	r3, r3, #9
 8006ed2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ed6:	3301      	adds	r3, #1
 8006ed8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	ee07 3a90 	vmov	s15, r3
 8006ee0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006ee4:	edd7 6a07 	vldr	s13, [r7, #28]
 8006ee8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006eec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006ef0:	ee17 3a90 	vmov	r3, s15
 8006ef4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8006ef6:	e005      	b.n	8006f04 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8006ef8:	2300      	movs	r3, #0
 8006efa:	61bb      	str	r3, [r7, #24]
      break;
 8006efc:	e002      	b.n	8006f04 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8006efe:	4b07      	ldr	r3, [pc, #28]	@ (8006f1c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006f00:	61bb      	str	r3, [r7, #24]
      break;
 8006f02:	bf00      	nop
  }

  return sysclockfreq;
 8006f04:	69bb      	ldr	r3, [r7, #24]
}
 8006f06:	4618      	mov	r0, r3
 8006f08:	3724      	adds	r7, #36	@ 0x24
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f10:	4770      	bx	lr
 8006f12:	bf00      	nop
 8006f14:	58024400 	.word	0x58024400
 8006f18:	03d09000 	.word	0x03d09000
 8006f1c:	003d0900 	.word	0x003d0900
 8006f20:	017d7840 	.word	0x017d7840
 8006f24:	46000000 	.word	0x46000000
 8006f28:	4c742400 	.word	0x4c742400
 8006f2c:	4a742400 	.word	0x4a742400
 8006f30:	4bbebc20 	.word	0x4bbebc20

08006f34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b082      	sub	sp, #8
 8006f38:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006f3a:	f7ff fe81 	bl	8006c40 <HAL_RCC_GetSysClockFreq>
 8006f3e:	4602      	mov	r2, r0
 8006f40:	4b10      	ldr	r3, [pc, #64]	@ (8006f84 <HAL_RCC_GetHCLKFreq+0x50>)
 8006f42:	699b      	ldr	r3, [r3, #24]
 8006f44:	0a1b      	lsrs	r3, r3, #8
 8006f46:	f003 030f 	and.w	r3, r3, #15
 8006f4a:	490f      	ldr	r1, [pc, #60]	@ (8006f88 <HAL_RCC_GetHCLKFreq+0x54>)
 8006f4c:	5ccb      	ldrb	r3, [r1, r3]
 8006f4e:	f003 031f 	and.w	r3, r3, #31
 8006f52:	fa22 f303 	lsr.w	r3, r2, r3
 8006f56:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006f58:	4b0a      	ldr	r3, [pc, #40]	@ (8006f84 <HAL_RCC_GetHCLKFreq+0x50>)
 8006f5a:	699b      	ldr	r3, [r3, #24]
 8006f5c:	f003 030f 	and.w	r3, r3, #15
 8006f60:	4a09      	ldr	r2, [pc, #36]	@ (8006f88 <HAL_RCC_GetHCLKFreq+0x54>)
 8006f62:	5cd3      	ldrb	r3, [r2, r3]
 8006f64:	f003 031f 	and.w	r3, r3, #31
 8006f68:	687a      	ldr	r2, [r7, #4]
 8006f6a:	fa22 f303 	lsr.w	r3, r2, r3
 8006f6e:	4a07      	ldr	r2, [pc, #28]	@ (8006f8c <HAL_RCC_GetHCLKFreq+0x58>)
 8006f70:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006f72:	4a07      	ldr	r2, [pc, #28]	@ (8006f90 <HAL_RCC_GetHCLKFreq+0x5c>)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006f78:	4b04      	ldr	r3, [pc, #16]	@ (8006f8c <HAL_RCC_GetHCLKFreq+0x58>)
 8006f7a:	681b      	ldr	r3, [r3, #0]
}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	3708      	adds	r7, #8
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bd80      	pop	{r7, pc}
 8006f84:	58024400 	.word	0x58024400
 8006f88:	0800b5f4 	.word	0x0800b5f4
 8006f8c:	24000004 	.word	0x24000004
 8006f90:	24000000 	.word	0x24000000

08006f94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006f98:	f7ff ffcc 	bl	8006f34 <HAL_RCC_GetHCLKFreq>
 8006f9c:	4602      	mov	r2, r0
 8006f9e:	4b06      	ldr	r3, [pc, #24]	@ (8006fb8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006fa0:	69db      	ldr	r3, [r3, #28]
 8006fa2:	091b      	lsrs	r3, r3, #4
 8006fa4:	f003 0307 	and.w	r3, r3, #7
 8006fa8:	4904      	ldr	r1, [pc, #16]	@ (8006fbc <HAL_RCC_GetPCLK1Freq+0x28>)
 8006faa:	5ccb      	ldrb	r3, [r1, r3]
 8006fac:	f003 031f 	and.w	r3, r3, #31
 8006fb0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	bd80      	pop	{r7, pc}
 8006fb8:	58024400 	.word	0x58024400
 8006fbc:	0800b5f4 	.word	0x0800b5f4

08006fc0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006fc4:	f7ff ffb6 	bl	8006f34 <HAL_RCC_GetHCLKFreq>
 8006fc8:	4602      	mov	r2, r0
 8006fca:	4b06      	ldr	r3, [pc, #24]	@ (8006fe4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006fcc:	69db      	ldr	r3, [r3, #28]
 8006fce:	0a1b      	lsrs	r3, r3, #8
 8006fd0:	f003 0307 	and.w	r3, r3, #7
 8006fd4:	4904      	ldr	r1, [pc, #16]	@ (8006fe8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006fd6:	5ccb      	ldrb	r3, [r1, r3]
 8006fd8:	f003 031f 	and.w	r3, r3, #31
 8006fdc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	bd80      	pop	{r7, pc}
 8006fe4:	58024400 	.word	0x58024400
 8006fe8:	0800b5f4 	.word	0x0800b5f4

08006fec <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006fec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ff0:	b0ca      	sub	sp, #296	@ 0x128
 8006ff2:	af00      	add	r7, sp, #0
 8006ff4:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006ffe:	2300      	movs	r3, #0
 8007000:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007004:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800700c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8007010:	2500      	movs	r5, #0
 8007012:	ea54 0305 	orrs.w	r3, r4, r5
 8007016:	d049      	beq.n	80070ac <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8007018:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800701c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800701e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007022:	d02f      	beq.n	8007084 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8007024:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007028:	d828      	bhi.n	800707c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800702a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800702e:	d01a      	beq.n	8007066 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8007030:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007034:	d822      	bhi.n	800707c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007036:	2b00      	cmp	r3, #0
 8007038:	d003      	beq.n	8007042 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800703a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800703e:	d007      	beq.n	8007050 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007040:	e01c      	b.n	800707c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007042:	4bb8      	ldr	r3, [pc, #736]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007046:	4ab7      	ldr	r2, [pc, #732]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007048:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800704c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800704e:	e01a      	b.n	8007086 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007050:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007054:	3308      	adds	r3, #8
 8007056:	2102      	movs	r1, #2
 8007058:	4618      	mov	r0, r3
 800705a:	f001 fc8f 	bl	800897c <RCCEx_PLL2_Config>
 800705e:	4603      	mov	r3, r0
 8007060:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007064:	e00f      	b.n	8007086 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007066:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800706a:	3328      	adds	r3, #40	@ 0x28
 800706c:	2102      	movs	r1, #2
 800706e:	4618      	mov	r0, r3
 8007070:	f001 fd36 	bl	8008ae0 <RCCEx_PLL3_Config>
 8007074:	4603      	mov	r3, r0
 8007076:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800707a:	e004      	b.n	8007086 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800707c:	2301      	movs	r3, #1
 800707e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007082:	e000      	b.n	8007086 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8007084:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007086:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800708a:	2b00      	cmp	r3, #0
 800708c:	d10a      	bne.n	80070a4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800708e:	4ba5      	ldr	r3, [pc, #660]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007090:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007092:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007096:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800709a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800709c:	4aa1      	ldr	r2, [pc, #644]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800709e:	430b      	orrs	r3, r1
 80070a0:	6513      	str	r3, [r2, #80]	@ 0x50
 80070a2:	e003      	b.n	80070ac <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80070ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070b4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80070b8:	f04f 0900 	mov.w	r9, #0
 80070bc:	ea58 0309 	orrs.w	r3, r8, r9
 80070c0:	d047      	beq.n	8007152 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80070c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070c8:	2b04      	cmp	r3, #4
 80070ca:	d82a      	bhi.n	8007122 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80070cc:	a201      	add	r2, pc, #4	@ (adr r2, 80070d4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80070ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070d2:	bf00      	nop
 80070d4:	080070e9 	.word	0x080070e9
 80070d8:	080070f7 	.word	0x080070f7
 80070dc:	0800710d 	.word	0x0800710d
 80070e0:	0800712b 	.word	0x0800712b
 80070e4:	0800712b 	.word	0x0800712b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80070e8:	4b8e      	ldr	r3, [pc, #568]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80070ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070ec:	4a8d      	ldr	r2, [pc, #564]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80070ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80070f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80070f4:	e01a      	b.n	800712c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80070f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070fa:	3308      	adds	r3, #8
 80070fc:	2100      	movs	r1, #0
 80070fe:	4618      	mov	r0, r3
 8007100:	f001 fc3c 	bl	800897c <RCCEx_PLL2_Config>
 8007104:	4603      	mov	r3, r0
 8007106:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800710a:	e00f      	b.n	800712c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800710c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007110:	3328      	adds	r3, #40	@ 0x28
 8007112:	2100      	movs	r1, #0
 8007114:	4618      	mov	r0, r3
 8007116:	f001 fce3 	bl	8008ae0 <RCCEx_PLL3_Config>
 800711a:	4603      	mov	r3, r0
 800711c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007120:	e004      	b.n	800712c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007122:	2301      	movs	r3, #1
 8007124:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007128:	e000      	b.n	800712c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800712a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800712c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007130:	2b00      	cmp	r3, #0
 8007132:	d10a      	bne.n	800714a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007134:	4b7b      	ldr	r3, [pc, #492]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007136:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007138:	f023 0107 	bic.w	r1, r3, #7
 800713c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007140:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007142:	4a78      	ldr	r2, [pc, #480]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007144:	430b      	orrs	r3, r1
 8007146:	6513      	str	r3, [r2, #80]	@ 0x50
 8007148:	e003      	b.n	8007152 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800714a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800714e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8007152:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800715a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800715e:	f04f 0b00 	mov.w	fp, #0
 8007162:	ea5a 030b 	orrs.w	r3, sl, fp
 8007166:	d04c      	beq.n	8007202 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8007168:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800716c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800716e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007172:	d030      	beq.n	80071d6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8007174:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007178:	d829      	bhi.n	80071ce <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800717a:	2bc0      	cmp	r3, #192	@ 0xc0
 800717c:	d02d      	beq.n	80071da <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800717e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007180:	d825      	bhi.n	80071ce <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8007182:	2b80      	cmp	r3, #128	@ 0x80
 8007184:	d018      	beq.n	80071b8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8007186:	2b80      	cmp	r3, #128	@ 0x80
 8007188:	d821      	bhi.n	80071ce <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800718a:	2b00      	cmp	r3, #0
 800718c:	d002      	beq.n	8007194 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800718e:	2b40      	cmp	r3, #64	@ 0x40
 8007190:	d007      	beq.n	80071a2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8007192:	e01c      	b.n	80071ce <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007194:	4b63      	ldr	r3, [pc, #396]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007198:	4a62      	ldr	r2, [pc, #392]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800719a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800719e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80071a0:	e01c      	b.n	80071dc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80071a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071a6:	3308      	adds	r3, #8
 80071a8:	2100      	movs	r1, #0
 80071aa:	4618      	mov	r0, r3
 80071ac:	f001 fbe6 	bl	800897c <RCCEx_PLL2_Config>
 80071b0:	4603      	mov	r3, r0
 80071b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80071b6:	e011      	b.n	80071dc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80071b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071bc:	3328      	adds	r3, #40	@ 0x28
 80071be:	2100      	movs	r1, #0
 80071c0:	4618      	mov	r0, r3
 80071c2:	f001 fc8d 	bl	8008ae0 <RCCEx_PLL3_Config>
 80071c6:	4603      	mov	r3, r0
 80071c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80071cc:	e006      	b.n	80071dc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80071ce:	2301      	movs	r3, #1
 80071d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80071d4:	e002      	b.n	80071dc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80071d6:	bf00      	nop
 80071d8:	e000      	b.n	80071dc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80071da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d10a      	bne.n	80071fa <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80071e4:	4b4f      	ldr	r3, [pc, #316]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80071e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071e8:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80071ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80071f2:	4a4c      	ldr	r2, [pc, #304]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80071f4:	430b      	orrs	r3, r1
 80071f6:	6513      	str	r3, [r2, #80]	@ 0x50
 80071f8:	e003      	b.n	8007202 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80071fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8007202:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800720a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800720e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8007212:	2300      	movs	r3, #0
 8007214:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8007218:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800721c:	460b      	mov	r3, r1
 800721e:	4313      	orrs	r3, r2
 8007220:	d053      	beq.n	80072ca <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8007222:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007226:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800722a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800722e:	d035      	beq.n	800729c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8007230:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007234:	d82e      	bhi.n	8007294 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007236:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800723a:	d031      	beq.n	80072a0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800723c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007240:	d828      	bhi.n	8007294 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007242:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007246:	d01a      	beq.n	800727e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8007248:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800724c:	d822      	bhi.n	8007294 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800724e:	2b00      	cmp	r3, #0
 8007250:	d003      	beq.n	800725a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8007252:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007256:	d007      	beq.n	8007268 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8007258:	e01c      	b.n	8007294 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800725a:	4b32      	ldr	r3, [pc, #200]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800725c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800725e:	4a31      	ldr	r2, [pc, #196]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007260:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007264:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007266:	e01c      	b.n	80072a2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007268:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800726c:	3308      	adds	r3, #8
 800726e:	2100      	movs	r1, #0
 8007270:	4618      	mov	r0, r3
 8007272:	f001 fb83 	bl	800897c <RCCEx_PLL2_Config>
 8007276:	4603      	mov	r3, r0
 8007278:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800727c:	e011      	b.n	80072a2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800727e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007282:	3328      	adds	r3, #40	@ 0x28
 8007284:	2100      	movs	r1, #0
 8007286:	4618      	mov	r0, r3
 8007288:	f001 fc2a 	bl	8008ae0 <RCCEx_PLL3_Config>
 800728c:	4603      	mov	r3, r0
 800728e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007292:	e006      	b.n	80072a2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007294:	2301      	movs	r3, #1
 8007296:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800729a:	e002      	b.n	80072a2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800729c:	bf00      	nop
 800729e:	e000      	b.n	80072a2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80072a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80072a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d10b      	bne.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80072aa:	4b1e      	ldr	r3, [pc, #120]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80072ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072ae:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80072b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072b6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80072ba:	4a1a      	ldr	r2, [pc, #104]	@ (8007324 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80072bc:	430b      	orrs	r3, r1
 80072be:	6593      	str	r3, [r2, #88]	@ 0x58
 80072c0:	e003      	b.n	80072ca <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80072ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072d2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80072d6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80072da:	2300      	movs	r3, #0
 80072dc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80072e0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80072e4:	460b      	mov	r3, r1
 80072e6:	4313      	orrs	r3, r2
 80072e8:	d056      	beq.n	8007398 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80072ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072ee:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80072f2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80072f6:	d038      	beq.n	800736a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80072f8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80072fc:	d831      	bhi.n	8007362 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80072fe:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007302:	d034      	beq.n	800736e <HAL_RCCEx_PeriphCLKConfig+0x382>
 8007304:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007308:	d82b      	bhi.n	8007362 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800730a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800730e:	d01d      	beq.n	800734c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8007310:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007314:	d825      	bhi.n	8007362 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007316:	2b00      	cmp	r3, #0
 8007318:	d006      	beq.n	8007328 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800731a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800731e:	d00a      	beq.n	8007336 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8007320:	e01f      	b.n	8007362 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007322:	bf00      	nop
 8007324:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007328:	4ba2      	ldr	r3, [pc, #648]	@ (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800732a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800732c:	4aa1      	ldr	r2, [pc, #644]	@ (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800732e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007332:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007334:	e01c      	b.n	8007370 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007336:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800733a:	3308      	adds	r3, #8
 800733c:	2100      	movs	r1, #0
 800733e:	4618      	mov	r0, r3
 8007340:	f001 fb1c 	bl	800897c <RCCEx_PLL2_Config>
 8007344:	4603      	mov	r3, r0
 8007346:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800734a:	e011      	b.n	8007370 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800734c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007350:	3328      	adds	r3, #40	@ 0x28
 8007352:	2100      	movs	r1, #0
 8007354:	4618      	mov	r0, r3
 8007356:	f001 fbc3 	bl	8008ae0 <RCCEx_PLL3_Config>
 800735a:	4603      	mov	r3, r0
 800735c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007360:	e006      	b.n	8007370 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007362:	2301      	movs	r3, #1
 8007364:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007368:	e002      	b.n	8007370 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800736a:	bf00      	nop
 800736c:	e000      	b.n	8007370 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800736e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007370:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007374:	2b00      	cmp	r3, #0
 8007376:	d10b      	bne.n	8007390 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8007378:	4b8e      	ldr	r3, [pc, #568]	@ (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800737a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800737c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8007380:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007384:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007388:	4a8a      	ldr	r2, [pc, #552]	@ (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800738a:	430b      	orrs	r3, r1
 800738c:	6593      	str	r3, [r2, #88]	@ 0x58
 800738e:	e003      	b.n	8007398 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007390:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007394:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007398:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800739c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073a0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80073a4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80073a8:	2300      	movs	r3, #0
 80073aa:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80073ae:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80073b2:	460b      	mov	r3, r1
 80073b4:	4313      	orrs	r3, r2
 80073b6:	d03a      	beq.n	800742e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80073b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80073be:	2b30      	cmp	r3, #48	@ 0x30
 80073c0:	d01f      	beq.n	8007402 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80073c2:	2b30      	cmp	r3, #48	@ 0x30
 80073c4:	d819      	bhi.n	80073fa <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80073c6:	2b20      	cmp	r3, #32
 80073c8:	d00c      	beq.n	80073e4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80073ca:	2b20      	cmp	r3, #32
 80073cc:	d815      	bhi.n	80073fa <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d019      	beq.n	8007406 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80073d2:	2b10      	cmp	r3, #16
 80073d4:	d111      	bne.n	80073fa <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073d6:	4b77      	ldr	r3, [pc, #476]	@ (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80073d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073da:	4a76      	ldr	r2, [pc, #472]	@ (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80073dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80073e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80073e2:	e011      	b.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80073e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073e8:	3308      	adds	r3, #8
 80073ea:	2102      	movs	r1, #2
 80073ec:	4618      	mov	r0, r3
 80073ee:	f001 fac5 	bl	800897c <RCCEx_PLL2_Config>
 80073f2:	4603      	mov	r3, r0
 80073f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80073f8:	e006      	b.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80073fa:	2301      	movs	r3, #1
 80073fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007400:	e002      	b.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8007402:	bf00      	nop
 8007404:	e000      	b.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8007406:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007408:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800740c:	2b00      	cmp	r3, #0
 800740e:	d10a      	bne.n	8007426 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007410:	4b68      	ldr	r3, [pc, #416]	@ (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007412:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007414:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8007418:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800741c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800741e:	4a65      	ldr	r2, [pc, #404]	@ (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007420:	430b      	orrs	r3, r1
 8007422:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007424:	e003      	b.n	800742e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007426:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800742a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800742e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007436:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800743a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800743e:	2300      	movs	r3, #0
 8007440:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007444:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8007448:	460b      	mov	r3, r1
 800744a:	4313      	orrs	r3, r2
 800744c:	d051      	beq.n	80074f2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800744e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007452:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007454:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007458:	d035      	beq.n	80074c6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800745a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800745e:	d82e      	bhi.n	80074be <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007460:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007464:	d031      	beq.n	80074ca <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8007466:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800746a:	d828      	bhi.n	80074be <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800746c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007470:	d01a      	beq.n	80074a8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8007472:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007476:	d822      	bhi.n	80074be <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007478:	2b00      	cmp	r3, #0
 800747a:	d003      	beq.n	8007484 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800747c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007480:	d007      	beq.n	8007492 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8007482:	e01c      	b.n	80074be <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007484:	4b4b      	ldr	r3, [pc, #300]	@ (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007486:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007488:	4a4a      	ldr	r2, [pc, #296]	@ (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800748a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800748e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007490:	e01c      	b.n	80074cc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007492:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007496:	3308      	adds	r3, #8
 8007498:	2100      	movs	r1, #0
 800749a:	4618      	mov	r0, r3
 800749c:	f001 fa6e 	bl	800897c <RCCEx_PLL2_Config>
 80074a0:	4603      	mov	r3, r0
 80074a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80074a6:	e011      	b.n	80074cc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80074a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074ac:	3328      	adds	r3, #40	@ 0x28
 80074ae:	2100      	movs	r1, #0
 80074b0:	4618      	mov	r0, r3
 80074b2:	f001 fb15 	bl	8008ae0 <RCCEx_PLL3_Config>
 80074b6:	4603      	mov	r3, r0
 80074b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80074bc:	e006      	b.n	80074cc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80074be:	2301      	movs	r3, #1
 80074c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80074c4:	e002      	b.n	80074cc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80074c6:	bf00      	nop
 80074c8:	e000      	b.n	80074cc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80074ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80074cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d10a      	bne.n	80074ea <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80074d4:	4b37      	ldr	r3, [pc, #220]	@ (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80074d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074d8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80074dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074e2:	4a34      	ldr	r2, [pc, #208]	@ (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80074e4:	430b      	orrs	r3, r1
 80074e6:	6513      	str	r3, [r2, #80]	@ 0x50
 80074e8:	e003      	b.n	80074f2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80074ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80074f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074fa:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80074fe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007502:	2300      	movs	r3, #0
 8007504:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007508:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800750c:	460b      	mov	r3, r1
 800750e:	4313      	orrs	r3, r2
 8007510:	d056      	beq.n	80075c0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8007512:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007516:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007518:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800751c:	d033      	beq.n	8007586 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800751e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007522:	d82c      	bhi.n	800757e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007524:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007528:	d02f      	beq.n	800758a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800752a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800752e:	d826      	bhi.n	800757e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007530:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007534:	d02b      	beq.n	800758e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8007536:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800753a:	d820      	bhi.n	800757e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800753c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007540:	d012      	beq.n	8007568 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8007542:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007546:	d81a      	bhi.n	800757e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007548:	2b00      	cmp	r3, #0
 800754a:	d022      	beq.n	8007592 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800754c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007550:	d115      	bne.n	800757e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007552:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007556:	3308      	adds	r3, #8
 8007558:	2101      	movs	r1, #1
 800755a:	4618      	mov	r0, r3
 800755c:	f001 fa0e 	bl	800897c <RCCEx_PLL2_Config>
 8007560:	4603      	mov	r3, r0
 8007562:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007566:	e015      	b.n	8007594 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007568:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800756c:	3328      	adds	r3, #40	@ 0x28
 800756e:	2101      	movs	r1, #1
 8007570:	4618      	mov	r0, r3
 8007572:	f001 fab5 	bl	8008ae0 <RCCEx_PLL3_Config>
 8007576:	4603      	mov	r3, r0
 8007578:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800757c:	e00a      	b.n	8007594 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800757e:	2301      	movs	r3, #1
 8007580:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007584:	e006      	b.n	8007594 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007586:	bf00      	nop
 8007588:	e004      	b.n	8007594 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800758a:	bf00      	nop
 800758c:	e002      	b.n	8007594 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800758e:	bf00      	nop
 8007590:	e000      	b.n	8007594 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007592:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007594:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007598:	2b00      	cmp	r3, #0
 800759a:	d10d      	bne.n	80075b8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800759c:	4b05      	ldr	r3, [pc, #20]	@ (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800759e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075a0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80075a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80075aa:	4a02      	ldr	r2, [pc, #8]	@ (80075b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80075ac:	430b      	orrs	r3, r1
 80075ae:	6513      	str	r3, [r2, #80]	@ 0x50
 80075b0:	e006      	b.n	80075c0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80075b2:	bf00      	nop
 80075b4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80075bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80075c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075c8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80075cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80075d0:	2300      	movs	r3, #0
 80075d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80075d6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80075da:	460b      	mov	r3, r1
 80075dc:	4313      	orrs	r3, r2
 80075de:	d055      	beq.n	800768c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80075e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075e4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80075e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80075ec:	d033      	beq.n	8007656 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80075ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80075f2:	d82c      	bhi.n	800764e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80075f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075f8:	d02f      	beq.n	800765a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80075fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075fe:	d826      	bhi.n	800764e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007600:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007604:	d02b      	beq.n	800765e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8007606:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800760a:	d820      	bhi.n	800764e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800760c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007610:	d012      	beq.n	8007638 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8007612:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007616:	d81a      	bhi.n	800764e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007618:	2b00      	cmp	r3, #0
 800761a:	d022      	beq.n	8007662 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800761c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007620:	d115      	bne.n	800764e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007622:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007626:	3308      	adds	r3, #8
 8007628:	2101      	movs	r1, #1
 800762a:	4618      	mov	r0, r3
 800762c:	f001 f9a6 	bl	800897c <RCCEx_PLL2_Config>
 8007630:	4603      	mov	r3, r0
 8007632:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007636:	e015      	b.n	8007664 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007638:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800763c:	3328      	adds	r3, #40	@ 0x28
 800763e:	2101      	movs	r1, #1
 8007640:	4618      	mov	r0, r3
 8007642:	f001 fa4d 	bl	8008ae0 <RCCEx_PLL3_Config>
 8007646:	4603      	mov	r3, r0
 8007648:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800764c:	e00a      	b.n	8007664 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800764e:	2301      	movs	r3, #1
 8007650:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007654:	e006      	b.n	8007664 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007656:	bf00      	nop
 8007658:	e004      	b.n	8007664 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800765a:	bf00      	nop
 800765c:	e002      	b.n	8007664 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800765e:	bf00      	nop
 8007660:	e000      	b.n	8007664 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007662:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007664:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007668:	2b00      	cmp	r3, #0
 800766a:	d10b      	bne.n	8007684 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800766c:	4ba3      	ldr	r3, [pc, #652]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800766e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007670:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007674:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007678:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800767c:	4a9f      	ldr	r2, [pc, #636]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800767e:	430b      	orrs	r3, r1
 8007680:	6593      	str	r3, [r2, #88]	@ 0x58
 8007682:	e003      	b.n	800768c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007684:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007688:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800768c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007694:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8007698:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800769c:	2300      	movs	r3, #0
 800769e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80076a2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80076a6:	460b      	mov	r3, r1
 80076a8:	4313      	orrs	r3, r2
 80076aa:	d037      	beq.n	800771c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80076ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80076b6:	d00e      	beq.n	80076d6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80076b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80076bc:	d816      	bhi.n	80076ec <HAL_RCCEx_PeriphCLKConfig+0x700>
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d018      	beq.n	80076f4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80076c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80076c6:	d111      	bne.n	80076ec <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80076c8:	4b8c      	ldr	r3, [pc, #560]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80076ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076cc:	4a8b      	ldr	r2, [pc, #556]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80076ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80076d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80076d4:	e00f      	b.n	80076f6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80076d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076da:	3308      	adds	r3, #8
 80076dc:	2101      	movs	r1, #1
 80076de:	4618      	mov	r0, r3
 80076e0:	f001 f94c 	bl	800897c <RCCEx_PLL2_Config>
 80076e4:	4603      	mov	r3, r0
 80076e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80076ea:	e004      	b.n	80076f6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80076ec:	2301      	movs	r3, #1
 80076ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80076f2:	e000      	b.n	80076f6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80076f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80076f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d10a      	bne.n	8007714 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80076fe:	4b7f      	ldr	r3, [pc, #508]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007700:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007702:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007706:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800770a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800770c:	4a7b      	ldr	r2, [pc, #492]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800770e:	430b      	orrs	r3, r1
 8007710:	6513      	str	r3, [r2, #80]	@ 0x50
 8007712:	e003      	b.n	800771c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007714:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007718:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800771c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007724:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8007728:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800772c:	2300      	movs	r3, #0
 800772e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8007732:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8007736:	460b      	mov	r3, r1
 8007738:	4313      	orrs	r3, r2
 800773a:	d039      	beq.n	80077b0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800773c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007740:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007742:	2b03      	cmp	r3, #3
 8007744:	d81c      	bhi.n	8007780 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8007746:	a201      	add	r2, pc, #4	@ (adr r2, 800774c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8007748:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800774c:	08007789 	.word	0x08007789
 8007750:	0800775d 	.word	0x0800775d
 8007754:	0800776b 	.word	0x0800776b
 8007758:	08007789 	.word	0x08007789
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800775c:	4b67      	ldr	r3, [pc, #412]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800775e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007760:	4a66      	ldr	r2, [pc, #408]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007762:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007766:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007768:	e00f      	b.n	800778a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800776a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800776e:	3308      	adds	r3, #8
 8007770:	2102      	movs	r1, #2
 8007772:	4618      	mov	r0, r3
 8007774:	f001 f902 	bl	800897c <RCCEx_PLL2_Config>
 8007778:	4603      	mov	r3, r0
 800777a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800777e:	e004      	b.n	800778a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007780:	2301      	movs	r3, #1
 8007782:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007786:	e000      	b.n	800778a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8007788:	bf00      	nop
    }

    if (ret == HAL_OK)
 800778a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800778e:	2b00      	cmp	r3, #0
 8007790:	d10a      	bne.n	80077a8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8007792:	4b5a      	ldr	r3, [pc, #360]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007794:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007796:	f023 0103 	bic.w	r1, r3, #3
 800779a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800779e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80077a0:	4a56      	ldr	r2, [pc, #344]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80077a2:	430b      	orrs	r3, r1
 80077a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80077a6:	e003      	b.n	80077b0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80077b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077b8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80077bc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80077c0:	2300      	movs	r3, #0
 80077c2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80077c6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80077ca:	460b      	mov	r3, r1
 80077cc:	4313      	orrs	r3, r2
 80077ce:	f000 809f 	beq.w	8007910 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80077d2:	4b4b      	ldr	r3, [pc, #300]	@ (8007900 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	4a4a      	ldr	r2, [pc, #296]	@ (8007900 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80077d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80077dc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80077de:	f7fb fcfd 	bl	80031dc <HAL_GetTick>
 80077e2:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80077e6:	e00b      	b.n	8007800 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80077e8:	f7fb fcf8 	bl	80031dc <HAL_GetTick>
 80077ec:	4602      	mov	r2, r0
 80077ee:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80077f2:	1ad3      	subs	r3, r2, r3
 80077f4:	2b64      	cmp	r3, #100	@ 0x64
 80077f6:	d903      	bls.n	8007800 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80077f8:	2303      	movs	r3, #3
 80077fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80077fe:	e005      	b.n	800780c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007800:	4b3f      	ldr	r3, [pc, #252]	@ (8007900 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007808:	2b00      	cmp	r3, #0
 800780a:	d0ed      	beq.n	80077e8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800780c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007810:	2b00      	cmp	r3, #0
 8007812:	d179      	bne.n	8007908 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007814:	4b39      	ldr	r3, [pc, #228]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007816:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007818:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800781c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007820:	4053      	eors	r3, r2
 8007822:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007826:	2b00      	cmp	r3, #0
 8007828:	d015      	beq.n	8007856 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800782a:	4b34      	ldr	r3, [pc, #208]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800782c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800782e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007832:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007836:	4b31      	ldr	r3, [pc, #196]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007838:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800783a:	4a30      	ldr	r2, [pc, #192]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800783c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007840:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007842:	4b2e      	ldr	r3, [pc, #184]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007844:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007846:	4a2d      	ldr	r2, [pc, #180]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007848:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800784c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800784e:	4a2b      	ldr	r2, [pc, #172]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007850:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8007854:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007856:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800785a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800785e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007862:	d118      	bne.n	8007896 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007864:	f7fb fcba 	bl	80031dc <HAL_GetTick>
 8007868:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800786c:	e00d      	b.n	800788a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800786e:	f7fb fcb5 	bl	80031dc <HAL_GetTick>
 8007872:	4602      	mov	r2, r0
 8007874:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8007878:	1ad2      	subs	r2, r2, r3
 800787a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800787e:	429a      	cmp	r2, r3
 8007880:	d903      	bls.n	800788a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8007882:	2303      	movs	r3, #3
 8007884:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8007888:	e005      	b.n	8007896 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800788a:	4b1c      	ldr	r3, [pc, #112]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800788c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800788e:	f003 0302 	and.w	r3, r3, #2
 8007892:	2b00      	cmp	r3, #0
 8007894:	d0eb      	beq.n	800786e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8007896:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800789a:	2b00      	cmp	r3, #0
 800789c:	d129      	bne.n	80078f2 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800789e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078a2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80078a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80078aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80078ae:	d10e      	bne.n	80078ce <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80078b0:	4b12      	ldr	r3, [pc, #72]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80078b2:	691b      	ldr	r3, [r3, #16]
 80078b4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80078b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078bc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80078c0:	091a      	lsrs	r2, r3, #4
 80078c2:	4b10      	ldr	r3, [pc, #64]	@ (8007904 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80078c4:	4013      	ands	r3, r2
 80078c6:	4a0d      	ldr	r2, [pc, #52]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80078c8:	430b      	orrs	r3, r1
 80078ca:	6113      	str	r3, [r2, #16]
 80078cc:	e005      	b.n	80078da <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80078ce:	4b0b      	ldr	r3, [pc, #44]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80078d0:	691b      	ldr	r3, [r3, #16]
 80078d2:	4a0a      	ldr	r2, [pc, #40]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80078d4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80078d8:	6113      	str	r3, [r2, #16]
 80078da:	4b08      	ldr	r3, [pc, #32]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80078dc:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80078de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078e2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80078e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80078ea:	4a04      	ldr	r2, [pc, #16]	@ (80078fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80078ec:	430b      	orrs	r3, r1
 80078ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80078f0:	e00e      	b.n	8007910 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80078f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80078f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80078fa:	e009      	b.n	8007910 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80078fc:	58024400 	.word	0x58024400
 8007900:	58024800 	.word	0x58024800
 8007904:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007908:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800790c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007910:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007918:	f002 0301 	and.w	r3, r2, #1
 800791c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007920:	2300      	movs	r3, #0
 8007922:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007926:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800792a:	460b      	mov	r3, r1
 800792c:	4313      	orrs	r3, r2
 800792e:	f000 8089 	beq.w	8007a44 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8007932:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007936:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007938:	2b28      	cmp	r3, #40	@ 0x28
 800793a:	d86b      	bhi.n	8007a14 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800793c:	a201      	add	r2, pc, #4	@ (adr r2, 8007944 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800793e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007942:	bf00      	nop
 8007944:	08007a1d 	.word	0x08007a1d
 8007948:	08007a15 	.word	0x08007a15
 800794c:	08007a15 	.word	0x08007a15
 8007950:	08007a15 	.word	0x08007a15
 8007954:	08007a15 	.word	0x08007a15
 8007958:	08007a15 	.word	0x08007a15
 800795c:	08007a15 	.word	0x08007a15
 8007960:	08007a15 	.word	0x08007a15
 8007964:	080079e9 	.word	0x080079e9
 8007968:	08007a15 	.word	0x08007a15
 800796c:	08007a15 	.word	0x08007a15
 8007970:	08007a15 	.word	0x08007a15
 8007974:	08007a15 	.word	0x08007a15
 8007978:	08007a15 	.word	0x08007a15
 800797c:	08007a15 	.word	0x08007a15
 8007980:	08007a15 	.word	0x08007a15
 8007984:	080079ff 	.word	0x080079ff
 8007988:	08007a15 	.word	0x08007a15
 800798c:	08007a15 	.word	0x08007a15
 8007990:	08007a15 	.word	0x08007a15
 8007994:	08007a15 	.word	0x08007a15
 8007998:	08007a15 	.word	0x08007a15
 800799c:	08007a15 	.word	0x08007a15
 80079a0:	08007a15 	.word	0x08007a15
 80079a4:	08007a1d 	.word	0x08007a1d
 80079a8:	08007a15 	.word	0x08007a15
 80079ac:	08007a15 	.word	0x08007a15
 80079b0:	08007a15 	.word	0x08007a15
 80079b4:	08007a15 	.word	0x08007a15
 80079b8:	08007a15 	.word	0x08007a15
 80079bc:	08007a15 	.word	0x08007a15
 80079c0:	08007a15 	.word	0x08007a15
 80079c4:	08007a1d 	.word	0x08007a1d
 80079c8:	08007a15 	.word	0x08007a15
 80079cc:	08007a15 	.word	0x08007a15
 80079d0:	08007a15 	.word	0x08007a15
 80079d4:	08007a15 	.word	0x08007a15
 80079d8:	08007a15 	.word	0x08007a15
 80079dc:	08007a15 	.word	0x08007a15
 80079e0:	08007a15 	.word	0x08007a15
 80079e4:	08007a1d 	.word	0x08007a1d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80079e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079ec:	3308      	adds	r3, #8
 80079ee:	2101      	movs	r1, #1
 80079f0:	4618      	mov	r0, r3
 80079f2:	f000 ffc3 	bl	800897c <RCCEx_PLL2_Config>
 80079f6:	4603      	mov	r3, r0
 80079f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80079fc:	e00f      	b.n	8007a1e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80079fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a02:	3328      	adds	r3, #40	@ 0x28
 8007a04:	2101      	movs	r1, #1
 8007a06:	4618      	mov	r0, r3
 8007a08:	f001 f86a 	bl	8008ae0 <RCCEx_PLL3_Config>
 8007a0c:	4603      	mov	r3, r0
 8007a0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007a12:	e004      	b.n	8007a1e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007a14:	2301      	movs	r3, #1
 8007a16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007a1a:	e000      	b.n	8007a1e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8007a1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d10a      	bne.n	8007a3c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007a26:	4bbf      	ldr	r3, [pc, #764]	@ (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007a28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a2a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8007a2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a32:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007a34:	4abb      	ldr	r2, [pc, #748]	@ (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007a36:	430b      	orrs	r3, r1
 8007a38:	6553      	str	r3, [r2, #84]	@ 0x54
 8007a3a:	e003      	b.n	8007a44 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a40:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007a44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a4c:	f002 0302 	and.w	r3, r2, #2
 8007a50:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007a54:	2300      	movs	r3, #0
 8007a56:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8007a5a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8007a5e:	460b      	mov	r3, r1
 8007a60:	4313      	orrs	r3, r2
 8007a62:	d041      	beq.n	8007ae8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007a64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a68:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007a6a:	2b05      	cmp	r3, #5
 8007a6c:	d824      	bhi.n	8007ab8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8007a6e:	a201      	add	r2, pc, #4	@ (adr r2, 8007a74 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8007a70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a74:	08007ac1 	.word	0x08007ac1
 8007a78:	08007a8d 	.word	0x08007a8d
 8007a7c:	08007aa3 	.word	0x08007aa3
 8007a80:	08007ac1 	.word	0x08007ac1
 8007a84:	08007ac1 	.word	0x08007ac1
 8007a88:	08007ac1 	.word	0x08007ac1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007a8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a90:	3308      	adds	r3, #8
 8007a92:	2101      	movs	r1, #1
 8007a94:	4618      	mov	r0, r3
 8007a96:	f000 ff71 	bl	800897c <RCCEx_PLL2_Config>
 8007a9a:	4603      	mov	r3, r0
 8007a9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007aa0:	e00f      	b.n	8007ac2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007aa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007aa6:	3328      	adds	r3, #40	@ 0x28
 8007aa8:	2101      	movs	r1, #1
 8007aaa:	4618      	mov	r0, r3
 8007aac:	f001 f818 	bl	8008ae0 <RCCEx_PLL3_Config>
 8007ab0:	4603      	mov	r3, r0
 8007ab2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007ab6:	e004      	b.n	8007ac2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007ab8:	2301      	movs	r3, #1
 8007aba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007abe:	e000      	b.n	8007ac2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8007ac0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ac2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d10a      	bne.n	8007ae0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007aca:	4b96      	ldr	r3, [pc, #600]	@ (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007acc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ace:	f023 0107 	bic.w	r1, r3, #7
 8007ad2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ad6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007ad8:	4a92      	ldr	r2, [pc, #584]	@ (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007ada:	430b      	orrs	r3, r1
 8007adc:	6553      	str	r3, [r2, #84]	@ 0x54
 8007ade:	e003      	b.n	8007ae8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ae0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ae4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007ae8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007aec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007af0:	f002 0304 	and.w	r3, r2, #4
 8007af4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007af8:	2300      	movs	r3, #0
 8007afa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007afe:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8007b02:	460b      	mov	r3, r1
 8007b04:	4313      	orrs	r3, r2
 8007b06:	d044      	beq.n	8007b92 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007b08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b10:	2b05      	cmp	r3, #5
 8007b12:	d825      	bhi.n	8007b60 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8007b14:	a201      	add	r2, pc, #4	@ (adr r2, 8007b1c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8007b16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b1a:	bf00      	nop
 8007b1c:	08007b69 	.word	0x08007b69
 8007b20:	08007b35 	.word	0x08007b35
 8007b24:	08007b4b 	.word	0x08007b4b
 8007b28:	08007b69 	.word	0x08007b69
 8007b2c:	08007b69 	.word	0x08007b69
 8007b30:	08007b69 	.word	0x08007b69
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007b34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b38:	3308      	adds	r3, #8
 8007b3a:	2101      	movs	r1, #1
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	f000 ff1d 	bl	800897c <RCCEx_PLL2_Config>
 8007b42:	4603      	mov	r3, r0
 8007b44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007b48:	e00f      	b.n	8007b6a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007b4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b4e:	3328      	adds	r3, #40	@ 0x28
 8007b50:	2101      	movs	r1, #1
 8007b52:	4618      	mov	r0, r3
 8007b54:	f000 ffc4 	bl	8008ae0 <RCCEx_PLL3_Config>
 8007b58:	4603      	mov	r3, r0
 8007b5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007b5e:	e004      	b.n	8007b6a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007b60:	2301      	movs	r3, #1
 8007b62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007b66:	e000      	b.n	8007b6a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8007b68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d10b      	bne.n	8007b8a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007b72:	4b6c      	ldr	r3, [pc, #432]	@ (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007b74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b76:	f023 0107 	bic.w	r1, r3, #7
 8007b7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b82:	4a68      	ldr	r2, [pc, #416]	@ (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007b84:	430b      	orrs	r3, r1
 8007b86:	6593      	str	r3, [r2, #88]	@ 0x58
 8007b88:	e003      	b.n	8007b92 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b8e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007b92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b9a:	f002 0320 	and.w	r3, r2, #32
 8007b9e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007ba8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007bac:	460b      	mov	r3, r1
 8007bae:	4313      	orrs	r3, r2
 8007bb0:	d055      	beq.n	8007c5e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007bb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007bba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007bbe:	d033      	beq.n	8007c28 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8007bc0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007bc4:	d82c      	bhi.n	8007c20 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007bc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007bca:	d02f      	beq.n	8007c2c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8007bcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007bd0:	d826      	bhi.n	8007c20 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007bd2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007bd6:	d02b      	beq.n	8007c30 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8007bd8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007bdc:	d820      	bhi.n	8007c20 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007bde:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007be2:	d012      	beq.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8007be4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007be8:	d81a      	bhi.n	8007c20 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d022      	beq.n	8007c34 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8007bee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007bf2:	d115      	bne.n	8007c20 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007bf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bf8:	3308      	adds	r3, #8
 8007bfa:	2100      	movs	r1, #0
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	f000 febd 	bl	800897c <RCCEx_PLL2_Config>
 8007c02:	4603      	mov	r3, r0
 8007c04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007c08:	e015      	b.n	8007c36 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007c0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c0e:	3328      	adds	r3, #40	@ 0x28
 8007c10:	2102      	movs	r1, #2
 8007c12:	4618      	mov	r0, r3
 8007c14:	f000 ff64 	bl	8008ae0 <RCCEx_PLL3_Config>
 8007c18:	4603      	mov	r3, r0
 8007c1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007c1e:	e00a      	b.n	8007c36 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007c20:	2301      	movs	r3, #1
 8007c22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007c26:	e006      	b.n	8007c36 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007c28:	bf00      	nop
 8007c2a:	e004      	b.n	8007c36 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007c2c:	bf00      	nop
 8007c2e:	e002      	b.n	8007c36 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007c30:	bf00      	nop
 8007c32:	e000      	b.n	8007c36 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007c34:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d10b      	bne.n	8007c56 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007c3e:	4b39      	ldr	r3, [pc, #228]	@ (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007c40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c42:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007c46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c4e:	4a35      	ldr	r2, [pc, #212]	@ (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007c50:	430b      	orrs	r3, r1
 8007c52:	6553      	str	r3, [r2, #84]	@ 0x54
 8007c54:	e003      	b.n	8007c5e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007c5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c66:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8007c6a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007c6e:	2300      	movs	r3, #0
 8007c70:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007c74:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007c78:	460b      	mov	r3, r1
 8007c7a:	4313      	orrs	r3, r2
 8007c7c:	d058      	beq.n	8007d30 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007c7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c82:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007c86:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007c8a:	d033      	beq.n	8007cf4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8007c8c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007c90:	d82c      	bhi.n	8007cec <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007c92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c96:	d02f      	beq.n	8007cf8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8007c98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c9c:	d826      	bhi.n	8007cec <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007c9e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007ca2:	d02b      	beq.n	8007cfc <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8007ca4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007ca8:	d820      	bhi.n	8007cec <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007caa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007cae:	d012      	beq.n	8007cd6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8007cb0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007cb4:	d81a      	bhi.n	8007cec <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d022      	beq.n	8007d00 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8007cba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007cbe:	d115      	bne.n	8007cec <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007cc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cc4:	3308      	adds	r3, #8
 8007cc6:	2100      	movs	r1, #0
 8007cc8:	4618      	mov	r0, r3
 8007cca:	f000 fe57 	bl	800897c <RCCEx_PLL2_Config>
 8007cce:	4603      	mov	r3, r0
 8007cd0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007cd4:	e015      	b.n	8007d02 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007cd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cda:	3328      	adds	r3, #40	@ 0x28
 8007cdc:	2102      	movs	r1, #2
 8007cde:	4618      	mov	r0, r3
 8007ce0:	f000 fefe 	bl	8008ae0 <RCCEx_PLL3_Config>
 8007ce4:	4603      	mov	r3, r0
 8007ce6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007cea:	e00a      	b.n	8007d02 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007cec:	2301      	movs	r3, #1
 8007cee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007cf2:	e006      	b.n	8007d02 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007cf4:	bf00      	nop
 8007cf6:	e004      	b.n	8007d02 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007cf8:	bf00      	nop
 8007cfa:	e002      	b.n	8007d02 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007cfc:	bf00      	nop
 8007cfe:	e000      	b.n	8007d02 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007d00:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d10e      	bne.n	8007d28 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007d0a:	4b06      	ldr	r3, [pc, #24]	@ (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007d0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d0e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8007d12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d16:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007d1a:	4a02      	ldr	r2, [pc, #8]	@ (8007d24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007d1c:	430b      	orrs	r3, r1
 8007d1e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007d20:	e006      	b.n	8007d30 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8007d22:	bf00      	nop
 8007d24:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d2c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007d30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d38:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007d3c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007d40:	2300      	movs	r3, #0
 8007d42:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007d46:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007d4a:	460b      	mov	r3, r1
 8007d4c:	4313      	orrs	r3, r2
 8007d4e:	d055      	beq.n	8007dfc <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007d50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d54:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007d58:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007d5c:	d033      	beq.n	8007dc6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8007d5e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007d62:	d82c      	bhi.n	8007dbe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007d64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d68:	d02f      	beq.n	8007dca <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8007d6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d6e:	d826      	bhi.n	8007dbe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007d70:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007d74:	d02b      	beq.n	8007dce <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8007d76:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007d7a:	d820      	bhi.n	8007dbe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007d7c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007d80:	d012      	beq.n	8007da8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8007d82:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007d86:	d81a      	bhi.n	8007dbe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d022      	beq.n	8007dd2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8007d8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d90:	d115      	bne.n	8007dbe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007d92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d96:	3308      	adds	r3, #8
 8007d98:	2100      	movs	r1, #0
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	f000 fdee 	bl	800897c <RCCEx_PLL2_Config>
 8007da0:	4603      	mov	r3, r0
 8007da2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007da6:	e015      	b.n	8007dd4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007da8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dac:	3328      	adds	r3, #40	@ 0x28
 8007dae:	2102      	movs	r1, #2
 8007db0:	4618      	mov	r0, r3
 8007db2:	f000 fe95 	bl	8008ae0 <RCCEx_PLL3_Config>
 8007db6:	4603      	mov	r3, r0
 8007db8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007dbc:	e00a      	b.n	8007dd4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007dbe:	2301      	movs	r3, #1
 8007dc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007dc4:	e006      	b.n	8007dd4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007dc6:	bf00      	nop
 8007dc8:	e004      	b.n	8007dd4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007dca:	bf00      	nop
 8007dcc:	e002      	b.n	8007dd4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007dce:	bf00      	nop
 8007dd0:	e000      	b.n	8007dd4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007dd2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007dd4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d10b      	bne.n	8007df4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007ddc:	4ba1      	ldr	r3, [pc, #644]	@ (8008064 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007dde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007de0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8007de4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007de8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007dec:	4a9d      	ldr	r2, [pc, #628]	@ (8008064 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007dee:	430b      	orrs	r3, r1
 8007df0:	6593      	str	r3, [r2, #88]	@ 0x58
 8007df2:	e003      	b.n	8007dfc <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007df4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007df8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007dfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e04:	f002 0308 	and.w	r3, r2, #8
 8007e08:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007e12:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007e16:	460b      	mov	r3, r1
 8007e18:	4313      	orrs	r3, r2
 8007e1a:	d01e      	beq.n	8007e5a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8007e1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e20:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007e24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e28:	d10c      	bne.n	8007e44 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007e2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e2e:	3328      	adds	r3, #40	@ 0x28
 8007e30:	2102      	movs	r1, #2
 8007e32:	4618      	mov	r0, r3
 8007e34:	f000 fe54 	bl	8008ae0 <RCCEx_PLL3_Config>
 8007e38:	4603      	mov	r3, r0
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d002      	beq.n	8007e44 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8007e3e:	2301      	movs	r3, #1
 8007e40:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007e44:	4b87      	ldr	r3, [pc, #540]	@ (8008064 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007e46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e48:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007e4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e50:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007e54:	4a83      	ldr	r2, [pc, #524]	@ (8008064 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007e56:	430b      	orrs	r3, r1
 8007e58:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007e5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e62:	f002 0310 	and.w	r3, r2, #16
 8007e66:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007e70:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007e74:	460b      	mov	r3, r1
 8007e76:	4313      	orrs	r3, r2
 8007e78:	d01e      	beq.n	8007eb8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007e7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e7e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007e82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e86:	d10c      	bne.n	8007ea2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007e88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e8c:	3328      	adds	r3, #40	@ 0x28
 8007e8e:	2102      	movs	r1, #2
 8007e90:	4618      	mov	r0, r3
 8007e92:	f000 fe25 	bl	8008ae0 <RCCEx_PLL3_Config>
 8007e96:	4603      	mov	r3, r0
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d002      	beq.n	8007ea2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007ea2:	4b70      	ldr	r3, [pc, #448]	@ (8008064 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007ea4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ea6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007eaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007eae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007eb2:	4a6c      	ldr	r2, [pc, #432]	@ (8008064 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007eb4:	430b      	orrs	r3, r1
 8007eb6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007eb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ec0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007ec4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007ec8:	2300      	movs	r3, #0
 8007eca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007ece:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007ed2:	460b      	mov	r3, r1
 8007ed4:	4313      	orrs	r3, r2
 8007ed6:	d03e      	beq.n	8007f56 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007ed8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007edc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007ee0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007ee4:	d022      	beq.n	8007f2c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8007ee6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007eea:	d81b      	bhi.n	8007f24 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d003      	beq.n	8007ef8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8007ef0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ef4:	d00b      	beq.n	8007f0e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8007ef6:	e015      	b.n	8007f24 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007ef8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007efc:	3308      	adds	r3, #8
 8007efe:	2100      	movs	r1, #0
 8007f00:	4618      	mov	r0, r3
 8007f02:	f000 fd3b 	bl	800897c <RCCEx_PLL2_Config>
 8007f06:	4603      	mov	r3, r0
 8007f08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007f0c:	e00f      	b.n	8007f2e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007f0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f12:	3328      	adds	r3, #40	@ 0x28
 8007f14:	2102      	movs	r1, #2
 8007f16:	4618      	mov	r0, r3
 8007f18:	f000 fde2 	bl	8008ae0 <RCCEx_PLL3_Config>
 8007f1c:	4603      	mov	r3, r0
 8007f1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007f22:	e004      	b.n	8007f2e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007f24:	2301      	movs	r3, #1
 8007f26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007f2a:	e000      	b.n	8007f2e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8007f2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d10b      	bne.n	8007f4e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007f36:	4b4b      	ldr	r3, [pc, #300]	@ (8008064 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007f38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f3a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007f3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f42:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007f46:	4a47      	ldr	r2, [pc, #284]	@ (8008064 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007f48:	430b      	orrs	r3, r1
 8007f4a:	6593      	str	r3, [r2, #88]	@ 0x58
 8007f4c:	e003      	b.n	8007f56 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007f56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f5e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8007f62:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007f64:	2300      	movs	r3, #0
 8007f66:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007f68:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007f6c:	460b      	mov	r3, r1
 8007f6e:	4313      	orrs	r3, r2
 8007f70:	d03b      	beq.n	8007fea <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8007f72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f7a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007f7e:	d01f      	beq.n	8007fc0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8007f80:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007f84:	d818      	bhi.n	8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8007f86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f8a:	d003      	beq.n	8007f94 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8007f8c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007f90:	d007      	beq.n	8007fa2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8007f92:	e011      	b.n	8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007f94:	4b33      	ldr	r3, [pc, #204]	@ (8008064 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007f96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f98:	4a32      	ldr	r2, [pc, #200]	@ (8008064 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007f9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007f9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007fa0:	e00f      	b.n	8007fc2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007fa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fa6:	3328      	adds	r3, #40	@ 0x28
 8007fa8:	2101      	movs	r1, #1
 8007faa:	4618      	mov	r0, r3
 8007fac:	f000 fd98 	bl	8008ae0 <RCCEx_PLL3_Config>
 8007fb0:	4603      	mov	r3, r0
 8007fb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8007fb6:	e004      	b.n	8007fc2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007fb8:	2301      	movs	r3, #1
 8007fba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007fbe:	e000      	b.n	8007fc2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8007fc0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007fc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d10b      	bne.n	8007fe2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007fca:	4b26      	ldr	r3, [pc, #152]	@ (8008064 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007fcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fce:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007fd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007fda:	4a22      	ldr	r2, [pc, #136]	@ (8008064 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007fdc:	430b      	orrs	r3, r1
 8007fde:	6553      	str	r3, [r2, #84]	@ 0x54
 8007fe0:	e003      	b.n	8007fea <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007fe2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007fe6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007fea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ff2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8007ff6:	673b      	str	r3, [r7, #112]	@ 0x70
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	677b      	str	r3, [r7, #116]	@ 0x74
 8007ffc:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8008000:	460b      	mov	r3, r1
 8008002:	4313      	orrs	r3, r2
 8008004:	d034      	beq.n	8008070 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8008006:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800800a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800800c:	2b00      	cmp	r3, #0
 800800e:	d003      	beq.n	8008018 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8008010:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008014:	d007      	beq.n	8008026 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8008016:	e011      	b.n	800803c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008018:	4b12      	ldr	r3, [pc, #72]	@ (8008064 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800801a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800801c:	4a11      	ldr	r2, [pc, #68]	@ (8008064 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800801e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008022:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008024:	e00e      	b.n	8008044 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008026:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800802a:	3308      	adds	r3, #8
 800802c:	2102      	movs	r1, #2
 800802e:	4618      	mov	r0, r3
 8008030:	f000 fca4 	bl	800897c <RCCEx_PLL2_Config>
 8008034:	4603      	mov	r3, r0
 8008036:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800803a:	e003      	b.n	8008044 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800803c:	2301      	movs	r3, #1
 800803e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008042:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008044:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008048:	2b00      	cmp	r3, #0
 800804a:	d10d      	bne.n	8008068 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800804c:	4b05      	ldr	r3, [pc, #20]	@ (8008064 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800804e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008050:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008054:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008058:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800805a:	4a02      	ldr	r2, [pc, #8]	@ (8008064 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800805c:	430b      	orrs	r3, r1
 800805e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008060:	e006      	b.n	8008070 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8008062:	bf00      	nop
 8008064:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008068:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800806c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008070:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008078:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800807c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800807e:	2300      	movs	r3, #0
 8008080:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008082:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8008086:	460b      	mov	r3, r1
 8008088:	4313      	orrs	r3, r2
 800808a:	d00c      	beq.n	80080a6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800808c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008090:	3328      	adds	r3, #40	@ 0x28
 8008092:	2102      	movs	r1, #2
 8008094:	4618      	mov	r0, r3
 8008096:	f000 fd23 	bl	8008ae0 <RCCEx_PLL3_Config>
 800809a:	4603      	mov	r3, r0
 800809c:	2b00      	cmp	r3, #0
 800809e:	d002      	beq.n	80080a6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80080a0:	2301      	movs	r3, #1
 80080a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80080a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ae:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80080b2:	663b      	str	r3, [r7, #96]	@ 0x60
 80080b4:	2300      	movs	r3, #0
 80080b6:	667b      	str	r3, [r7, #100]	@ 0x64
 80080b8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80080bc:	460b      	mov	r3, r1
 80080be:	4313      	orrs	r3, r2
 80080c0:	d038      	beq.n	8008134 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80080c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80080ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80080ce:	d018      	beq.n	8008102 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80080d0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80080d4:	d811      	bhi.n	80080fa <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80080d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080da:	d014      	beq.n	8008106 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 80080dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080e0:	d80b      	bhi.n	80080fa <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d011      	beq.n	800810a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80080e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80080ea:	d106      	bne.n	80080fa <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80080ec:	4bc3      	ldr	r3, [pc, #780]	@ (80083fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80080ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080f0:	4ac2      	ldr	r2, [pc, #776]	@ (80083fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80080f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80080f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80080f8:	e008      	b.n	800810c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80080fa:	2301      	movs	r3, #1
 80080fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008100:	e004      	b.n	800810c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8008102:	bf00      	nop
 8008104:	e002      	b.n	800810c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8008106:	bf00      	nop
 8008108:	e000      	b.n	800810c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800810a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800810c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008110:	2b00      	cmp	r3, #0
 8008112:	d10b      	bne.n	800812c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008114:	4bb9      	ldr	r3, [pc, #740]	@ (80083fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008116:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008118:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800811c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008120:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008124:	4ab5      	ldr	r2, [pc, #724]	@ (80083fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008126:	430b      	orrs	r3, r1
 8008128:	6553      	str	r3, [r2, #84]	@ 0x54
 800812a:	e003      	b.n	8008134 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800812c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008130:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008134:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800813c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8008140:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008142:	2300      	movs	r3, #0
 8008144:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008146:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800814a:	460b      	mov	r3, r1
 800814c:	4313      	orrs	r3, r2
 800814e:	d009      	beq.n	8008164 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008150:	4baa      	ldr	r3, [pc, #680]	@ (80083fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008152:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008154:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008158:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800815c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800815e:	4aa7      	ldr	r2, [pc, #668]	@ (80083fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008160:	430b      	orrs	r3, r1
 8008162:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8008164:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800816c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8008170:	653b      	str	r3, [r7, #80]	@ 0x50
 8008172:	2300      	movs	r3, #0
 8008174:	657b      	str	r3, [r7, #84]	@ 0x54
 8008176:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800817a:	460b      	mov	r3, r1
 800817c:	4313      	orrs	r3, r2
 800817e:	d00a      	beq.n	8008196 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8008180:	4b9e      	ldr	r3, [pc, #632]	@ (80083fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008182:	691b      	ldr	r3, [r3, #16]
 8008184:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8008188:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800818c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8008190:	4a9a      	ldr	r2, [pc, #616]	@ (80083fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008192:	430b      	orrs	r3, r1
 8008194:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008196:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800819a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800819e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80081a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80081a4:	2300      	movs	r3, #0
 80081a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80081a8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80081ac:	460b      	mov	r3, r1
 80081ae:	4313      	orrs	r3, r2
 80081b0:	d009      	beq.n	80081c6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80081b2:	4b92      	ldr	r3, [pc, #584]	@ (80083fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80081b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081b6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80081ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80081c0:	4a8e      	ldr	r2, [pc, #568]	@ (80083fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80081c2:	430b      	orrs	r3, r1
 80081c4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80081c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081ce:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80081d2:	643b      	str	r3, [r7, #64]	@ 0x40
 80081d4:	2300      	movs	r3, #0
 80081d6:	647b      	str	r3, [r7, #68]	@ 0x44
 80081d8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80081dc:	460b      	mov	r3, r1
 80081de:	4313      	orrs	r3, r2
 80081e0:	d00e      	beq.n	8008200 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80081e2:	4b86      	ldr	r3, [pc, #536]	@ (80083fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80081e4:	691b      	ldr	r3, [r3, #16]
 80081e6:	4a85      	ldr	r2, [pc, #532]	@ (80083fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80081e8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80081ec:	6113      	str	r3, [r2, #16]
 80081ee:	4b83      	ldr	r3, [pc, #524]	@ (80083fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80081f0:	6919      	ldr	r1, [r3, #16]
 80081f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081f6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80081fa:	4a80      	ldr	r2, [pc, #512]	@ (80083fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80081fc:	430b      	orrs	r3, r1
 80081fe:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008200:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008208:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800820c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800820e:	2300      	movs	r3, #0
 8008210:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008212:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8008216:	460b      	mov	r3, r1
 8008218:	4313      	orrs	r3, r2
 800821a:	d009      	beq.n	8008230 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800821c:	4b77      	ldr	r3, [pc, #476]	@ (80083fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800821e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008220:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008224:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008228:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800822a:	4a74      	ldr	r2, [pc, #464]	@ (80083fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800822c:	430b      	orrs	r3, r1
 800822e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008230:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008238:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800823c:	633b      	str	r3, [r7, #48]	@ 0x30
 800823e:	2300      	movs	r3, #0
 8008240:	637b      	str	r3, [r7, #52]	@ 0x34
 8008242:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8008246:	460b      	mov	r3, r1
 8008248:	4313      	orrs	r3, r2
 800824a:	d00a      	beq.n	8008262 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800824c:	4b6b      	ldr	r3, [pc, #428]	@ (80083fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800824e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008250:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8008254:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008258:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800825c:	4a67      	ldr	r2, [pc, #412]	@ (80083fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800825e:	430b      	orrs	r3, r1
 8008260:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8008262:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800826a:	2100      	movs	r1, #0
 800826c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800826e:	f003 0301 	and.w	r3, r3, #1
 8008272:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008274:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8008278:	460b      	mov	r3, r1
 800827a:	4313      	orrs	r3, r2
 800827c:	d011      	beq.n	80082a2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800827e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008282:	3308      	adds	r3, #8
 8008284:	2100      	movs	r1, #0
 8008286:	4618      	mov	r0, r3
 8008288:	f000 fb78 	bl	800897c <RCCEx_PLL2_Config>
 800828c:	4603      	mov	r3, r0
 800828e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008292:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008296:	2b00      	cmp	r3, #0
 8008298:	d003      	beq.n	80082a2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800829a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800829e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80082a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082aa:	2100      	movs	r1, #0
 80082ac:	6239      	str	r1, [r7, #32]
 80082ae:	f003 0302 	and.w	r3, r3, #2
 80082b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80082b4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80082b8:	460b      	mov	r3, r1
 80082ba:	4313      	orrs	r3, r2
 80082bc:	d011      	beq.n	80082e2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80082be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082c2:	3308      	adds	r3, #8
 80082c4:	2101      	movs	r1, #1
 80082c6:	4618      	mov	r0, r3
 80082c8:	f000 fb58 	bl	800897c <RCCEx_PLL2_Config>
 80082cc:	4603      	mov	r3, r0
 80082ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80082d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d003      	beq.n	80082e2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80082de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80082e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082ea:	2100      	movs	r1, #0
 80082ec:	61b9      	str	r1, [r7, #24]
 80082ee:	f003 0304 	and.w	r3, r3, #4
 80082f2:	61fb      	str	r3, [r7, #28]
 80082f4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80082f8:	460b      	mov	r3, r1
 80082fa:	4313      	orrs	r3, r2
 80082fc:	d011      	beq.n	8008322 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80082fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008302:	3308      	adds	r3, #8
 8008304:	2102      	movs	r1, #2
 8008306:	4618      	mov	r0, r3
 8008308:	f000 fb38 	bl	800897c <RCCEx_PLL2_Config>
 800830c:	4603      	mov	r3, r0
 800830e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008312:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008316:	2b00      	cmp	r3, #0
 8008318:	d003      	beq.n	8008322 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800831a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800831e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8008322:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800832a:	2100      	movs	r1, #0
 800832c:	6139      	str	r1, [r7, #16]
 800832e:	f003 0308 	and.w	r3, r3, #8
 8008332:	617b      	str	r3, [r7, #20]
 8008334:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8008338:	460b      	mov	r3, r1
 800833a:	4313      	orrs	r3, r2
 800833c:	d011      	beq.n	8008362 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800833e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008342:	3328      	adds	r3, #40	@ 0x28
 8008344:	2100      	movs	r1, #0
 8008346:	4618      	mov	r0, r3
 8008348:	f000 fbca 	bl	8008ae0 <RCCEx_PLL3_Config>
 800834c:	4603      	mov	r3, r0
 800834e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8008352:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008356:	2b00      	cmp	r3, #0
 8008358:	d003      	beq.n	8008362 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800835a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800835e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8008362:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800836a:	2100      	movs	r1, #0
 800836c:	60b9      	str	r1, [r7, #8]
 800836e:	f003 0310 	and.w	r3, r3, #16
 8008372:	60fb      	str	r3, [r7, #12]
 8008374:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8008378:	460b      	mov	r3, r1
 800837a:	4313      	orrs	r3, r2
 800837c:	d011      	beq.n	80083a2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800837e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008382:	3328      	adds	r3, #40	@ 0x28
 8008384:	2101      	movs	r1, #1
 8008386:	4618      	mov	r0, r3
 8008388:	f000 fbaa 	bl	8008ae0 <RCCEx_PLL3_Config>
 800838c:	4603      	mov	r3, r0
 800838e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008392:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008396:	2b00      	cmp	r3, #0
 8008398:	d003      	beq.n	80083a2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800839a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800839e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80083a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083aa:	2100      	movs	r1, #0
 80083ac:	6039      	str	r1, [r7, #0]
 80083ae:	f003 0320 	and.w	r3, r3, #32
 80083b2:	607b      	str	r3, [r7, #4]
 80083b4:	e9d7 1200 	ldrd	r1, r2, [r7]
 80083b8:	460b      	mov	r3, r1
 80083ba:	4313      	orrs	r3, r2
 80083bc:	d011      	beq.n	80083e2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80083be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083c2:	3328      	adds	r3, #40	@ 0x28
 80083c4:	2102      	movs	r1, #2
 80083c6:	4618      	mov	r0, r3
 80083c8:	f000 fb8a 	bl	8008ae0 <RCCEx_PLL3_Config>
 80083cc:	4603      	mov	r3, r0
 80083ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80083d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d003      	beq.n	80083e2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80083de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80083e2:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d101      	bne.n	80083ee <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80083ea:	2300      	movs	r3, #0
 80083ec:	e000      	b.n	80083f0 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80083ee:	2301      	movs	r3, #1
}
 80083f0:	4618      	mov	r0, r3
 80083f2:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80083f6:	46bd      	mov	sp, r7
 80083f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80083fc:	58024400 	.word	0x58024400

08008400 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008400:	b580      	push	{r7, lr}
 8008402:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008404:	f7fe fd96 	bl	8006f34 <HAL_RCC_GetHCLKFreq>
 8008408:	4602      	mov	r2, r0
 800840a:	4b06      	ldr	r3, [pc, #24]	@ (8008424 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800840c:	6a1b      	ldr	r3, [r3, #32]
 800840e:	091b      	lsrs	r3, r3, #4
 8008410:	f003 0307 	and.w	r3, r3, #7
 8008414:	4904      	ldr	r1, [pc, #16]	@ (8008428 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8008416:	5ccb      	ldrb	r3, [r1, r3]
 8008418:	f003 031f 	and.w	r3, r3, #31
 800841c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008420:	4618      	mov	r0, r3
 8008422:	bd80      	pop	{r7, pc}
 8008424:	58024400 	.word	0x58024400
 8008428:	0800b5f4 	.word	0x0800b5f4

0800842c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800842c:	b480      	push	{r7}
 800842e:	b089      	sub	sp, #36	@ 0x24
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008434:	4ba1      	ldr	r3, [pc, #644]	@ (80086bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008438:	f003 0303 	and.w	r3, r3, #3
 800843c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800843e:	4b9f      	ldr	r3, [pc, #636]	@ (80086bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008442:	0b1b      	lsrs	r3, r3, #12
 8008444:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008448:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800844a:	4b9c      	ldr	r3, [pc, #624]	@ (80086bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800844c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800844e:	091b      	lsrs	r3, r3, #4
 8008450:	f003 0301 	and.w	r3, r3, #1
 8008454:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8008456:	4b99      	ldr	r3, [pc, #612]	@ (80086bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008458:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800845a:	08db      	lsrs	r3, r3, #3
 800845c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008460:	693a      	ldr	r2, [r7, #16]
 8008462:	fb02 f303 	mul.w	r3, r2, r3
 8008466:	ee07 3a90 	vmov	s15, r3
 800846a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800846e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008472:	697b      	ldr	r3, [r7, #20]
 8008474:	2b00      	cmp	r3, #0
 8008476:	f000 8111 	beq.w	800869c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800847a:	69bb      	ldr	r3, [r7, #24]
 800847c:	2b02      	cmp	r3, #2
 800847e:	f000 8083 	beq.w	8008588 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008482:	69bb      	ldr	r3, [r7, #24]
 8008484:	2b02      	cmp	r3, #2
 8008486:	f200 80a1 	bhi.w	80085cc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800848a:	69bb      	ldr	r3, [r7, #24]
 800848c:	2b00      	cmp	r3, #0
 800848e:	d003      	beq.n	8008498 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008490:	69bb      	ldr	r3, [r7, #24]
 8008492:	2b01      	cmp	r3, #1
 8008494:	d056      	beq.n	8008544 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8008496:	e099      	b.n	80085cc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008498:	4b88      	ldr	r3, [pc, #544]	@ (80086bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	f003 0320 	and.w	r3, r3, #32
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d02d      	beq.n	8008500 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80084a4:	4b85      	ldr	r3, [pc, #532]	@ (80086bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	08db      	lsrs	r3, r3, #3
 80084aa:	f003 0303 	and.w	r3, r3, #3
 80084ae:	4a84      	ldr	r2, [pc, #528]	@ (80086c0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80084b0:	fa22 f303 	lsr.w	r3, r2, r3
 80084b4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80084b6:	68bb      	ldr	r3, [r7, #8]
 80084b8:	ee07 3a90 	vmov	s15, r3
 80084bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80084c0:	697b      	ldr	r3, [r7, #20]
 80084c2:	ee07 3a90 	vmov	s15, r3
 80084c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80084ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80084ce:	4b7b      	ldr	r3, [pc, #492]	@ (80086bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80084d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80084d6:	ee07 3a90 	vmov	s15, r3
 80084da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80084de:	ed97 6a03 	vldr	s12, [r7, #12]
 80084e2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80086c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80084e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80084ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80084ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80084f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80084f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80084fa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80084fe:	e087      	b.n	8008610 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008500:	697b      	ldr	r3, [r7, #20]
 8008502:	ee07 3a90 	vmov	s15, r3
 8008506:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800850a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80086c8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800850e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008512:	4b6a      	ldr	r3, [pc, #424]	@ (80086bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008514:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008516:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800851a:	ee07 3a90 	vmov	s15, r3
 800851e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008522:	ed97 6a03 	vldr	s12, [r7, #12]
 8008526:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80086c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800852a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800852e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008532:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008536:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800853a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800853e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008542:	e065      	b.n	8008610 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008544:	697b      	ldr	r3, [r7, #20]
 8008546:	ee07 3a90 	vmov	s15, r3
 800854a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800854e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80086cc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008552:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008556:	4b59      	ldr	r3, [pc, #356]	@ (80086bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008558:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800855a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800855e:	ee07 3a90 	vmov	s15, r3
 8008562:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008566:	ed97 6a03 	vldr	s12, [r7, #12]
 800856a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80086c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800856e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008572:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008576:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800857a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800857e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008582:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008586:	e043      	b.n	8008610 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008588:	697b      	ldr	r3, [r7, #20]
 800858a:	ee07 3a90 	vmov	s15, r3
 800858e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008592:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80086d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8008596:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800859a:	4b48      	ldr	r3, [pc, #288]	@ (80086bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800859c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800859e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085a2:	ee07 3a90 	vmov	s15, r3
 80085a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80085aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80085ae:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80086c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80085b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80085b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80085ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80085be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80085c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80085c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80085ca:	e021      	b.n	8008610 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80085cc:	697b      	ldr	r3, [r7, #20]
 80085ce:	ee07 3a90 	vmov	s15, r3
 80085d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80085d6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80086cc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80085da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80085de:	4b37      	ldr	r3, [pc, #220]	@ (80086bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80085e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085e6:	ee07 3a90 	vmov	s15, r3
 80085ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80085ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80085f2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80086c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80085f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80085fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80085fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008602:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008606:	ee67 7a27 	vmul.f32	s15, s14, s15
 800860a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800860e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8008610:	4b2a      	ldr	r3, [pc, #168]	@ (80086bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008612:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008614:	0a5b      	lsrs	r3, r3, #9
 8008616:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800861a:	ee07 3a90 	vmov	s15, r3
 800861e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008622:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008626:	ee37 7a87 	vadd.f32	s14, s15, s14
 800862a:	edd7 6a07 	vldr	s13, [r7, #28]
 800862e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008632:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008636:	ee17 2a90 	vmov	r2, s15
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800863e:	4b1f      	ldr	r3, [pc, #124]	@ (80086bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008640:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008642:	0c1b      	lsrs	r3, r3, #16
 8008644:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008648:	ee07 3a90 	vmov	s15, r3
 800864c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008650:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008654:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008658:	edd7 6a07 	vldr	s13, [r7, #28]
 800865c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008660:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008664:	ee17 2a90 	vmov	r2, s15
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800866c:	4b13      	ldr	r3, [pc, #76]	@ (80086bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800866e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008670:	0e1b      	lsrs	r3, r3, #24
 8008672:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008676:	ee07 3a90 	vmov	s15, r3
 800867a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800867e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008682:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008686:	edd7 6a07 	vldr	s13, [r7, #28]
 800868a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800868e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008692:	ee17 2a90 	vmov	r2, s15
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800869a:	e008      	b.n	80086ae <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2200      	movs	r2, #0
 80086a0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	2200      	movs	r2, #0
 80086a6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	2200      	movs	r2, #0
 80086ac:	609a      	str	r2, [r3, #8]
}
 80086ae:	bf00      	nop
 80086b0:	3724      	adds	r7, #36	@ 0x24
 80086b2:	46bd      	mov	sp, r7
 80086b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b8:	4770      	bx	lr
 80086ba:	bf00      	nop
 80086bc:	58024400 	.word	0x58024400
 80086c0:	03d09000 	.word	0x03d09000
 80086c4:	46000000 	.word	0x46000000
 80086c8:	4c742400 	.word	0x4c742400
 80086cc:	4a742400 	.word	0x4a742400
 80086d0:	4bbebc20 	.word	0x4bbebc20

080086d4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80086d4:	b480      	push	{r7}
 80086d6:	b089      	sub	sp, #36	@ 0x24
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80086dc:	4ba1      	ldr	r3, [pc, #644]	@ (8008964 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80086de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086e0:	f003 0303 	and.w	r3, r3, #3
 80086e4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80086e6:	4b9f      	ldr	r3, [pc, #636]	@ (8008964 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80086e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086ea:	0d1b      	lsrs	r3, r3, #20
 80086ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80086f0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80086f2:	4b9c      	ldr	r3, [pc, #624]	@ (8008964 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80086f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086f6:	0a1b      	lsrs	r3, r3, #8
 80086f8:	f003 0301 	and.w	r3, r3, #1
 80086fc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80086fe:	4b99      	ldr	r3, [pc, #612]	@ (8008964 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008702:	08db      	lsrs	r3, r3, #3
 8008704:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008708:	693a      	ldr	r2, [r7, #16]
 800870a:	fb02 f303 	mul.w	r3, r2, r3
 800870e:	ee07 3a90 	vmov	s15, r3
 8008712:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008716:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800871a:	697b      	ldr	r3, [r7, #20]
 800871c:	2b00      	cmp	r3, #0
 800871e:	f000 8111 	beq.w	8008944 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8008722:	69bb      	ldr	r3, [r7, #24]
 8008724:	2b02      	cmp	r3, #2
 8008726:	f000 8083 	beq.w	8008830 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800872a:	69bb      	ldr	r3, [r7, #24]
 800872c:	2b02      	cmp	r3, #2
 800872e:	f200 80a1 	bhi.w	8008874 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8008732:	69bb      	ldr	r3, [r7, #24]
 8008734:	2b00      	cmp	r3, #0
 8008736:	d003      	beq.n	8008740 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8008738:	69bb      	ldr	r3, [r7, #24]
 800873a:	2b01      	cmp	r3, #1
 800873c:	d056      	beq.n	80087ec <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800873e:	e099      	b.n	8008874 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008740:	4b88      	ldr	r3, [pc, #544]	@ (8008964 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	f003 0320 	and.w	r3, r3, #32
 8008748:	2b00      	cmp	r3, #0
 800874a:	d02d      	beq.n	80087a8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800874c:	4b85      	ldr	r3, [pc, #532]	@ (8008964 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	08db      	lsrs	r3, r3, #3
 8008752:	f003 0303 	and.w	r3, r3, #3
 8008756:	4a84      	ldr	r2, [pc, #528]	@ (8008968 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8008758:	fa22 f303 	lsr.w	r3, r2, r3
 800875c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800875e:	68bb      	ldr	r3, [r7, #8]
 8008760:	ee07 3a90 	vmov	s15, r3
 8008764:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008768:	697b      	ldr	r3, [r7, #20]
 800876a:	ee07 3a90 	vmov	s15, r3
 800876e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008772:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008776:	4b7b      	ldr	r3, [pc, #492]	@ (8008964 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800877a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800877e:	ee07 3a90 	vmov	s15, r3
 8008782:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008786:	ed97 6a03 	vldr	s12, [r7, #12]
 800878a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800896c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800878e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008792:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008796:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800879a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800879e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80087a2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80087a6:	e087      	b.n	80088b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80087a8:	697b      	ldr	r3, [r7, #20]
 80087aa:	ee07 3a90 	vmov	s15, r3
 80087ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80087b2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8008970 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80087b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80087ba:	4b6a      	ldr	r3, [pc, #424]	@ (8008964 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80087bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087c2:	ee07 3a90 	vmov	s15, r3
 80087c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80087ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80087ce:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800896c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80087d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80087d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80087da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80087de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80087e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80087e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80087ea:	e065      	b.n	80088b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80087ec:	697b      	ldr	r3, [r7, #20]
 80087ee:	ee07 3a90 	vmov	s15, r3
 80087f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80087f6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008974 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80087fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80087fe:	4b59      	ldr	r3, [pc, #356]	@ (8008964 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008802:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008806:	ee07 3a90 	vmov	s15, r3
 800880a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800880e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008812:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800896c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008816:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800881a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800881e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008822:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008826:	ee67 7a27 	vmul.f32	s15, s14, s15
 800882a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800882e:	e043      	b.n	80088b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008830:	697b      	ldr	r3, [r7, #20]
 8008832:	ee07 3a90 	vmov	s15, r3
 8008836:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800883a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8008978 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800883e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008842:	4b48      	ldr	r3, [pc, #288]	@ (8008964 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008846:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800884a:	ee07 3a90 	vmov	s15, r3
 800884e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008852:	ed97 6a03 	vldr	s12, [r7, #12]
 8008856:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800896c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800885a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800885e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008862:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008866:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800886a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800886e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008872:	e021      	b.n	80088b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008874:	697b      	ldr	r3, [r7, #20]
 8008876:	ee07 3a90 	vmov	s15, r3
 800887a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800887e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8008974 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008882:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008886:	4b37      	ldr	r3, [pc, #220]	@ (8008964 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800888a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800888e:	ee07 3a90 	vmov	s15, r3
 8008892:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008896:	ed97 6a03 	vldr	s12, [r7, #12]
 800889a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800896c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800889e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80088a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80088a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80088aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80088ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80088b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80088b6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80088b8:	4b2a      	ldr	r3, [pc, #168]	@ (8008964 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80088ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088bc:	0a5b      	lsrs	r3, r3, #9
 80088be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80088c2:	ee07 3a90 	vmov	s15, r3
 80088c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80088ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80088ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 80088d2:	edd7 6a07 	vldr	s13, [r7, #28]
 80088d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80088da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80088de:	ee17 2a90 	vmov	r2, s15
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80088e6:	4b1f      	ldr	r3, [pc, #124]	@ (8008964 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80088e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088ea:	0c1b      	lsrs	r3, r3, #16
 80088ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80088f0:	ee07 3a90 	vmov	s15, r3
 80088f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80088f8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80088fc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008900:	edd7 6a07 	vldr	s13, [r7, #28]
 8008904:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008908:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800890c:	ee17 2a90 	vmov	r2, s15
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8008914:	4b13      	ldr	r3, [pc, #76]	@ (8008964 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008918:	0e1b      	lsrs	r3, r3, #24
 800891a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800891e:	ee07 3a90 	vmov	s15, r3
 8008922:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008926:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800892a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800892e:	edd7 6a07 	vldr	s13, [r7, #28]
 8008932:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008936:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800893a:	ee17 2a90 	vmov	r2, s15
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008942:	e008      	b.n	8008956 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	2200      	movs	r2, #0
 8008948:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	2200      	movs	r2, #0
 800894e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2200      	movs	r2, #0
 8008954:	609a      	str	r2, [r3, #8]
}
 8008956:	bf00      	nop
 8008958:	3724      	adds	r7, #36	@ 0x24
 800895a:	46bd      	mov	sp, r7
 800895c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008960:	4770      	bx	lr
 8008962:	bf00      	nop
 8008964:	58024400 	.word	0x58024400
 8008968:	03d09000 	.word	0x03d09000
 800896c:	46000000 	.word	0x46000000
 8008970:	4c742400 	.word	0x4c742400
 8008974:	4a742400 	.word	0x4a742400
 8008978:	4bbebc20 	.word	0x4bbebc20

0800897c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800897c:	b580      	push	{r7, lr}
 800897e:	b084      	sub	sp, #16
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
 8008984:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008986:	2300      	movs	r3, #0
 8008988:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800898a:	4b53      	ldr	r3, [pc, #332]	@ (8008ad8 <RCCEx_PLL2_Config+0x15c>)
 800898c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800898e:	f003 0303 	and.w	r3, r3, #3
 8008992:	2b03      	cmp	r3, #3
 8008994:	d101      	bne.n	800899a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8008996:	2301      	movs	r3, #1
 8008998:	e099      	b.n	8008ace <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800899a:	4b4f      	ldr	r3, [pc, #316]	@ (8008ad8 <RCCEx_PLL2_Config+0x15c>)
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	4a4e      	ldr	r2, [pc, #312]	@ (8008ad8 <RCCEx_PLL2_Config+0x15c>)
 80089a0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80089a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80089a6:	f7fa fc19 	bl	80031dc <HAL_GetTick>
 80089aa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80089ac:	e008      	b.n	80089c0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80089ae:	f7fa fc15 	bl	80031dc <HAL_GetTick>
 80089b2:	4602      	mov	r2, r0
 80089b4:	68bb      	ldr	r3, [r7, #8]
 80089b6:	1ad3      	subs	r3, r2, r3
 80089b8:	2b02      	cmp	r3, #2
 80089ba:	d901      	bls.n	80089c0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80089bc:	2303      	movs	r3, #3
 80089be:	e086      	b.n	8008ace <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80089c0:	4b45      	ldr	r3, [pc, #276]	@ (8008ad8 <RCCEx_PLL2_Config+0x15c>)
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d1f0      	bne.n	80089ae <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80089cc:	4b42      	ldr	r3, [pc, #264]	@ (8008ad8 <RCCEx_PLL2_Config+0x15c>)
 80089ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089d0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	031b      	lsls	r3, r3, #12
 80089da:	493f      	ldr	r1, [pc, #252]	@ (8008ad8 <RCCEx_PLL2_Config+0x15c>)
 80089dc:	4313      	orrs	r3, r2
 80089de:	628b      	str	r3, [r1, #40]	@ 0x28
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	685b      	ldr	r3, [r3, #4]
 80089e4:	3b01      	subs	r3, #1
 80089e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	689b      	ldr	r3, [r3, #8]
 80089ee:	3b01      	subs	r3, #1
 80089f0:	025b      	lsls	r3, r3, #9
 80089f2:	b29b      	uxth	r3, r3
 80089f4:	431a      	orrs	r2, r3
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	68db      	ldr	r3, [r3, #12]
 80089fa:	3b01      	subs	r3, #1
 80089fc:	041b      	lsls	r3, r3, #16
 80089fe:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008a02:	431a      	orrs	r2, r3
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	691b      	ldr	r3, [r3, #16]
 8008a08:	3b01      	subs	r3, #1
 8008a0a:	061b      	lsls	r3, r3, #24
 8008a0c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008a10:	4931      	ldr	r1, [pc, #196]	@ (8008ad8 <RCCEx_PLL2_Config+0x15c>)
 8008a12:	4313      	orrs	r3, r2
 8008a14:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008a16:	4b30      	ldr	r3, [pc, #192]	@ (8008ad8 <RCCEx_PLL2_Config+0x15c>)
 8008a18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a1a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	695b      	ldr	r3, [r3, #20]
 8008a22:	492d      	ldr	r1, [pc, #180]	@ (8008ad8 <RCCEx_PLL2_Config+0x15c>)
 8008a24:	4313      	orrs	r3, r2
 8008a26:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008a28:	4b2b      	ldr	r3, [pc, #172]	@ (8008ad8 <RCCEx_PLL2_Config+0x15c>)
 8008a2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a2c:	f023 0220 	bic.w	r2, r3, #32
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	699b      	ldr	r3, [r3, #24]
 8008a34:	4928      	ldr	r1, [pc, #160]	@ (8008ad8 <RCCEx_PLL2_Config+0x15c>)
 8008a36:	4313      	orrs	r3, r2
 8008a38:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008a3a:	4b27      	ldr	r3, [pc, #156]	@ (8008ad8 <RCCEx_PLL2_Config+0x15c>)
 8008a3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a3e:	4a26      	ldr	r2, [pc, #152]	@ (8008ad8 <RCCEx_PLL2_Config+0x15c>)
 8008a40:	f023 0310 	bic.w	r3, r3, #16
 8008a44:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008a46:	4b24      	ldr	r3, [pc, #144]	@ (8008ad8 <RCCEx_PLL2_Config+0x15c>)
 8008a48:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008a4a:	4b24      	ldr	r3, [pc, #144]	@ (8008adc <RCCEx_PLL2_Config+0x160>)
 8008a4c:	4013      	ands	r3, r2
 8008a4e:	687a      	ldr	r2, [r7, #4]
 8008a50:	69d2      	ldr	r2, [r2, #28]
 8008a52:	00d2      	lsls	r2, r2, #3
 8008a54:	4920      	ldr	r1, [pc, #128]	@ (8008ad8 <RCCEx_PLL2_Config+0x15c>)
 8008a56:	4313      	orrs	r3, r2
 8008a58:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008a5a:	4b1f      	ldr	r3, [pc, #124]	@ (8008ad8 <RCCEx_PLL2_Config+0x15c>)
 8008a5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a5e:	4a1e      	ldr	r2, [pc, #120]	@ (8008ad8 <RCCEx_PLL2_Config+0x15c>)
 8008a60:	f043 0310 	orr.w	r3, r3, #16
 8008a64:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008a66:	683b      	ldr	r3, [r7, #0]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d106      	bne.n	8008a7a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008a6c:	4b1a      	ldr	r3, [pc, #104]	@ (8008ad8 <RCCEx_PLL2_Config+0x15c>)
 8008a6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a70:	4a19      	ldr	r2, [pc, #100]	@ (8008ad8 <RCCEx_PLL2_Config+0x15c>)
 8008a72:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008a76:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008a78:	e00f      	b.n	8008a9a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	2b01      	cmp	r3, #1
 8008a7e:	d106      	bne.n	8008a8e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008a80:	4b15      	ldr	r3, [pc, #84]	@ (8008ad8 <RCCEx_PLL2_Config+0x15c>)
 8008a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a84:	4a14      	ldr	r2, [pc, #80]	@ (8008ad8 <RCCEx_PLL2_Config+0x15c>)
 8008a86:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008a8a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008a8c:	e005      	b.n	8008a9a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008a8e:	4b12      	ldr	r3, [pc, #72]	@ (8008ad8 <RCCEx_PLL2_Config+0x15c>)
 8008a90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a92:	4a11      	ldr	r2, [pc, #68]	@ (8008ad8 <RCCEx_PLL2_Config+0x15c>)
 8008a94:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008a98:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008a9a:	4b0f      	ldr	r3, [pc, #60]	@ (8008ad8 <RCCEx_PLL2_Config+0x15c>)
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	4a0e      	ldr	r2, [pc, #56]	@ (8008ad8 <RCCEx_PLL2_Config+0x15c>)
 8008aa0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008aa4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008aa6:	f7fa fb99 	bl	80031dc <HAL_GetTick>
 8008aaa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008aac:	e008      	b.n	8008ac0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008aae:	f7fa fb95 	bl	80031dc <HAL_GetTick>
 8008ab2:	4602      	mov	r2, r0
 8008ab4:	68bb      	ldr	r3, [r7, #8]
 8008ab6:	1ad3      	subs	r3, r2, r3
 8008ab8:	2b02      	cmp	r3, #2
 8008aba:	d901      	bls.n	8008ac0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008abc:	2303      	movs	r3, #3
 8008abe:	e006      	b.n	8008ace <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008ac0:	4b05      	ldr	r3, [pc, #20]	@ (8008ad8 <RCCEx_PLL2_Config+0x15c>)
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d0f0      	beq.n	8008aae <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008acc:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ace:	4618      	mov	r0, r3
 8008ad0:	3710      	adds	r7, #16
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	bd80      	pop	{r7, pc}
 8008ad6:	bf00      	nop
 8008ad8:	58024400 	.word	0x58024400
 8008adc:	ffff0007 	.word	0xffff0007

08008ae0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008ae0:	b580      	push	{r7, lr}
 8008ae2:	b084      	sub	sp, #16
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	6078      	str	r0, [r7, #4]
 8008ae8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008aea:	2300      	movs	r3, #0
 8008aec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008aee:	4b53      	ldr	r3, [pc, #332]	@ (8008c3c <RCCEx_PLL3_Config+0x15c>)
 8008af0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008af2:	f003 0303 	and.w	r3, r3, #3
 8008af6:	2b03      	cmp	r3, #3
 8008af8:	d101      	bne.n	8008afe <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8008afa:	2301      	movs	r3, #1
 8008afc:	e099      	b.n	8008c32 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008afe:	4b4f      	ldr	r3, [pc, #316]	@ (8008c3c <RCCEx_PLL3_Config+0x15c>)
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	4a4e      	ldr	r2, [pc, #312]	@ (8008c3c <RCCEx_PLL3_Config+0x15c>)
 8008b04:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008b08:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008b0a:	f7fa fb67 	bl	80031dc <HAL_GetTick>
 8008b0e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008b10:	e008      	b.n	8008b24 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008b12:	f7fa fb63 	bl	80031dc <HAL_GetTick>
 8008b16:	4602      	mov	r2, r0
 8008b18:	68bb      	ldr	r3, [r7, #8]
 8008b1a:	1ad3      	subs	r3, r2, r3
 8008b1c:	2b02      	cmp	r3, #2
 8008b1e:	d901      	bls.n	8008b24 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008b20:	2303      	movs	r3, #3
 8008b22:	e086      	b.n	8008c32 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008b24:	4b45      	ldr	r3, [pc, #276]	@ (8008c3c <RCCEx_PLL3_Config+0x15c>)
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d1f0      	bne.n	8008b12 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008b30:	4b42      	ldr	r3, [pc, #264]	@ (8008c3c <RCCEx_PLL3_Config+0x15c>)
 8008b32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b34:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	051b      	lsls	r3, r3, #20
 8008b3e:	493f      	ldr	r1, [pc, #252]	@ (8008c3c <RCCEx_PLL3_Config+0x15c>)
 8008b40:	4313      	orrs	r3, r2
 8008b42:	628b      	str	r3, [r1, #40]	@ 0x28
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	685b      	ldr	r3, [r3, #4]
 8008b48:	3b01      	subs	r3, #1
 8008b4a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	689b      	ldr	r3, [r3, #8]
 8008b52:	3b01      	subs	r3, #1
 8008b54:	025b      	lsls	r3, r3, #9
 8008b56:	b29b      	uxth	r3, r3
 8008b58:	431a      	orrs	r2, r3
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	68db      	ldr	r3, [r3, #12]
 8008b5e:	3b01      	subs	r3, #1
 8008b60:	041b      	lsls	r3, r3, #16
 8008b62:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008b66:	431a      	orrs	r2, r3
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	691b      	ldr	r3, [r3, #16]
 8008b6c:	3b01      	subs	r3, #1
 8008b6e:	061b      	lsls	r3, r3, #24
 8008b70:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008b74:	4931      	ldr	r1, [pc, #196]	@ (8008c3c <RCCEx_PLL3_Config+0x15c>)
 8008b76:	4313      	orrs	r3, r2
 8008b78:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008b7a:	4b30      	ldr	r3, [pc, #192]	@ (8008c3c <RCCEx_PLL3_Config+0x15c>)
 8008b7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b7e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	695b      	ldr	r3, [r3, #20]
 8008b86:	492d      	ldr	r1, [pc, #180]	@ (8008c3c <RCCEx_PLL3_Config+0x15c>)
 8008b88:	4313      	orrs	r3, r2
 8008b8a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008b8c:	4b2b      	ldr	r3, [pc, #172]	@ (8008c3c <RCCEx_PLL3_Config+0x15c>)
 8008b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b90:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	699b      	ldr	r3, [r3, #24]
 8008b98:	4928      	ldr	r1, [pc, #160]	@ (8008c3c <RCCEx_PLL3_Config+0x15c>)
 8008b9a:	4313      	orrs	r3, r2
 8008b9c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008b9e:	4b27      	ldr	r3, [pc, #156]	@ (8008c3c <RCCEx_PLL3_Config+0x15c>)
 8008ba0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ba2:	4a26      	ldr	r2, [pc, #152]	@ (8008c3c <RCCEx_PLL3_Config+0x15c>)
 8008ba4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008ba8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008baa:	4b24      	ldr	r3, [pc, #144]	@ (8008c3c <RCCEx_PLL3_Config+0x15c>)
 8008bac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008bae:	4b24      	ldr	r3, [pc, #144]	@ (8008c40 <RCCEx_PLL3_Config+0x160>)
 8008bb0:	4013      	ands	r3, r2
 8008bb2:	687a      	ldr	r2, [r7, #4]
 8008bb4:	69d2      	ldr	r2, [r2, #28]
 8008bb6:	00d2      	lsls	r2, r2, #3
 8008bb8:	4920      	ldr	r1, [pc, #128]	@ (8008c3c <RCCEx_PLL3_Config+0x15c>)
 8008bba:	4313      	orrs	r3, r2
 8008bbc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008bbe:	4b1f      	ldr	r3, [pc, #124]	@ (8008c3c <RCCEx_PLL3_Config+0x15c>)
 8008bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bc2:	4a1e      	ldr	r2, [pc, #120]	@ (8008c3c <RCCEx_PLL3_Config+0x15c>)
 8008bc4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008bc8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008bca:	683b      	ldr	r3, [r7, #0]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d106      	bne.n	8008bde <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008bd0:	4b1a      	ldr	r3, [pc, #104]	@ (8008c3c <RCCEx_PLL3_Config+0x15c>)
 8008bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bd4:	4a19      	ldr	r2, [pc, #100]	@ (8008c3c <RCCEx_PLL3_Config+0x15c>)
 8008bd6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008bda:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008bdc:	e00f      	b.n	8008bfe <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	2b01      	cmp	r3, #1
 8008be2:	d106      	bne.n	8008bf2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008be4:	4b15      	ldr	r3, [pc, #84]	@ (8008c3c <RCCEx_PLL3_Config+0x15c>)
 8008be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008be8:	4a14      	ldr	r2, [pc, #80]	@ (8008c3c <RCCEx_PLL3_Config+0x15c>)
 8008bea:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008bee:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008bf0:	e005      	b.n	8008bfe <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008bf2:	4b12      	ldr	r3, [pc, #72]	@ (8008c3c <RCCEx_PLL3_Config+0x15c>)
 8008bf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bf6:	4a11      	ldr	r2, [pc, #68]	@ (8008c3c <RCCEx_PLL3_Config+0x15c>)
 8008bf8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008bfc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008bfe:	4b0f      	ldr	r3, [pc, #60]	@ (8008c3c <RCCEx_PLL3_Config+0x15c>)
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	4a0e      	ldr	r2, [pc, #56]	@ (8008c3c <RCCEx_PLL3_Config+0x15c>)
 8008c04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008c08:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008c0a:	f7fa fae7 	bl	80031dc <HAL_GetTick>
 8008c0e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008c10:	e008      	b.n	8008c24 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008c12:	f7fa fae3 	bl	80031dc <HAL_GetTick>
 8008c16:	4602      	mov	r2, r0
 8008c18:	68bb      	ldr	r3, [r7, #8]
 8008c1a:	1ad3      	subs	r3, r2, r3
 8008c1c:	2b02      	cmp	r3, #2
 8008c1e:	d901      	bls.n	8008c24 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008c20:	2303      	movs	r3, #3
 8008c22:	e006      	b.n	8008c32 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008c24:	4b05      	ldr	r3, [pc, #20]	@ (8008c3c <RCCEx_PLL3_Config+0x15c>)
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d0f0      	beq.n	8008c12 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008c30:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c32:	4618      	mov	r0, r3
 8008c34:	3710      	adds	r7, #16
 8008c36:	46bd      	mov	sp, r7
 8008c38:	bd80      	pop	{r7, pc}
 8008c3a:	bf00      	nop
 8008c3c:	58024400 	.word	0x58024400
 8008c40:	ffff0007 	.word	0xffff0007

08008c44 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008c44:	b580      	push	{r7, lr}
 8008c46:	b084      	sub	sp, #16
 8008c48:	af00      	add	r7, sp, #0
 8008c4a:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d101      	bne.n	8008c56 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008c52:	2301      	movs	r3, #1
 8008c54:	e10f      	b.n	8008e76 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	2200      	movs	r2, #0
 8008c5a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	4a87      	ldr	r2, [pc, #540]	@ (8008e80 <HAL_SPI_Init+0x23c>)
 8008c62:	4293      	cmp	r3, r2
 8008c64:	d00f      	beq.n	8008c86 <HAL_SPI_Init+0x42>
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	4a86      	ldr	r2, [pc, #536]	@ (8008e84 <HAL_SPI_Init+0x240>)
 8008c6c:	4293      	cmp	r3, r2
 8008c6e:	d00a      	beq.n	8008c86 <HAL_SPI_Init+0x42>
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	4a84      	ldr	r2, [pc, #528]	@ (8008e88 <HAL_SPI_Init+0x244>)
 8008c76:	4293      	cmp	r3, r2
 8008c78:	d005      	beq.n	8008c86 <HAL_SPI_Init+0x42>
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	68db      	ldr	r3, [r3, #12]
 8008c7e:	2b0f      	cmp	r3, #15
 8008c80:	d901      	bls.n	8008c86 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8008c82:	2301      	movs	r3, #1
 8008c84:	e0f7      	b.n	8008e76 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8008c86:	6878      	ldr	r0, [r7, #4]
 8008c88:	f000 fdd6 	bl	8009838 <SPI_GetPacketSize>
 8008c8c:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	4a7b      	ldr	r2, [pc, #492]	@ (8008e80 <HAL_SPI_Init+0x23c>)
 8008c94:	4293      	cmp	r3, r2
 8008c96:	d00c      	beq.n	8008cb2 <HAL_SPI_Init+0x6e>
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	4a79      	ldr	r2, [pc, #484]	@ (8008e84 <HAL_SPI_Init+0x240>)
 8008c9e:	4293      	cmp	r3, r2
 8008ca0:	d007      	beq.n	8008cb2 <HAL_SPI_Init+0x6e>
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	4a78      	ldr	r2, [pc, #480]	@ (8008e88 <HAL_SPI_Init+0x244>)
 8008ca8:	4293      	cmp	r3, r2
 8008caa:	d002      	beq.n	8008cb2 <HAL_SPI_Init+0x6e>
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	2b08      	cmp	r3, #8
 8008cb0:	d811      	bhi.n	8008cd6 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008cb6:	4a72      	ldr	r2, [pc, #456]	@ (8008e80 <HAL_SPI_Init+0x23c>)
 8008cb8:	4293      	cmp	r3, r2
 8008cba:	d009      	beq.n	8008cd0 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	4a70      	ldr	r2, [pc, #448]	@ (8008e84 <HAL_SPI_Init+0x240>)
 8008cc2:	4293      	cmp	r3, r2
 8008cc4:	d004      	beq.n	8008cd0 <HAL_SPI_Init+0x8c>
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	4a6f      	ldr	r2, [pc, #444]	@ (8008e88 <HAL_SPI_Init+0x244>)
 8008ccc:	4293      	cmp	r3, r2
 8008cce:	d104      	bne.n	8008cda <HAL_SPI_Init+0x96>
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	2b10      	cmp	r3, #16
 8008cd4:	d901      	bls.n	8008cda <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8008cd6:	2301      	movs	r3, #1
 8008cd8:	e0cd      	b.n	8008e76 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008ce0:	b2db      	uxtb	r3, r3
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d106      	bne.n	8008cf4 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	2200      	movs	r2, #0
 8008cea:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008cee:	6878      	ldr	r0, [r7, #4]
 8008cf0:	f7f7 ff86 	bl	8000c00 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	2202      	movs	r2, #2
 8008cf8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	681a      	ldr	r2, [r3, #0]
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	f022 0201 	bic.w	r2, r2, #1
 8008d0a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	689b      	ldr	r3, [r3, #8]
 8008d12:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8008d16:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	699b      	ldr	r3, [r3, #24]
 8008d1c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008d20:	d119      	bne.n	8008d56 <HAL_SPI_Init+0x112>
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	685b      	ldr	r3, [r3, #4]
 8008d26:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008d2a:	d103      	bne.n	8008d34 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d008      	beq.n	8008d46 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d10c      	bne.n	8008d56 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008d40:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d44:	d107      	bne.n	8008d56 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	681a      	ldr	r2, [r3, #0]
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008d54:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	685b      	ldr	r3, [r3, #4]
 8008d5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d00f      	beq.n	8008d82 <HAL_SPI_Init+0x13e>
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	68db      	ldr	r3, [r3, #12]
 8008d66:	2b06      	cmp	r3, #6
 8008d68:	d90b      	bls.n	8008d82 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	430a      	orrs	r2, r1
 8008d7e:	601a      	str	r2, [r3, #0]
 8008d80:	e007      	b.n	8008d92 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	681a      	ldr	r2, [r3, #0]
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008d90:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	69da      	ldr	r2, [r3, #28]
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d9a:	431a      	orrs	r2, r3
 8008d9c:	68bb      	ldr	r3, [r7, #8]
 8008d9e:	431a      	orrs	r2, r3
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008da4:	ea42 0103 	orr.w	r1, r2, r3
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	68da      	ldr	r2, [r3, #12]
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	430a      	orrs	r2, r1
 8008db2:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008dbc:	431a      	orrs	r2, r3
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008dc2:	431a      	orrs	r2, r3
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	699b      	ldr	r3, [r3, #24]
 8008dc8:	431a      	orrs	r2, r3
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	691b      	ldr	r3, [r3, #16]
 8008dce:	431a      	orrs	r2, r3
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	695b      	ldr	r3, [r3, #20]
 8008dd4:	431a      	orrs	r2, r3
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	6a1b      	ldr	r3, [r3, #32]
 8008dda:	431a      	orrs	r2, r3
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	685b      	ldr	r3, [r3, #4]
 8008de0:	431a      	orrs	r2, r3
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008de6:	431a      	orrs	r2, r3
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	689b      	ldr	r3, [r3, #8]
 8008dec:	431a      	orrs	r2, r3
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008df2:	ea42 0103 	orr.w	r1, r2, r3
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	430a      	orrs	r2, r1
 8008e00:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	685b      	ldr	r3, [r3, #4]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d113      	bne.n	8008e32 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	689b      	ldr	r3, [r3, #8]
 8008e10:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008e1c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	689b      	ldr	r3, [r3, #8]
 8008e24:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008e30:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	f022 0201 	bic.w	r2, r2, #1
 8008e40:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	685b      	ldr	r3, [r3, #4]
 8008e46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d00a      	beq.n	8008e64 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	68db      	ldr	r3, [r3, #12]
 8008e54:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	430a      	orrs	r2, r1
 8008e62:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	2200      	movs	r2, #0
 8008e68:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	2201      	movs	r2, #1
 8008e70:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8008e74:	2300      	movs	r3, #0
}
 8008e76:	4618      	mov	r0, r3
 8008e78:	3710      	adds	r7, #16
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	bd80      	pop	{r7, pc}
 8008e7e:	bf00      	nop
 8008e80:	40013000 	.word	0x40013000
 8008e84:	40003800 	.word	0x40003800
 8008e88:	40003c00 	.word	0x40003c00

08008e8c <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008e8c:	b580      	push	{r7, lr}
 8008e8e:	b088      	sub	sp, #32
 8008e90:	af02      	add	r7, sp, #8
 8008e92:	60f8      	str	r0, [r7, #12]
 8008e94:	60b9      	str	r1, [r7, #8]
 8008e96:	603b      	str	r3, [r7, #0]
 8008e98:	4613      	mov	r3, r2
 8008e9a:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	3320      	adds	r3, #32
 8008ea2:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008ea4:	f7fa f99a 	bl	80031dc <HAL_GetTick>
 8008ea8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008eb0:	b2db      	uxtb	r3, r3
 8008eb2:	2b01      	cmp	r3, #1
 8008eb4:	d001      	beq.n	8008eba <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 8008eb6:	2302      	movs	r3, #2
 8008eb8:	e1d1      	b.n	800925e <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 8008eba:	68bb      	ldr	r3, [r7, #8]
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d002      	beq.n	8008ec6 <HAL_SPI_Transmit+0x3a>
 8008ec0:	88fb      	ldrh	r3, [r7, #6]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d101      	bne.n	8008eca <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 8008ec6:	2301      	movs	r3, #1
 8008ec8:	e1c9      	b.n	800925e <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8008ed0:	2b01      	cmp	r3, #1
 8008ed2:	d101      	bne.n	8008ed8 <HAL_SPI_Transmit+0x4c>
 8008ed4:	2302      	movs	r3, #2
 8008ed6:	e1c2      	b.n	800925e <HAL_SPI_Transmit+0x3d2>
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	2201      	movs	r2, #1
 8008edc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	2203      	movs	r2, #3
 8008ee4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	2200      	movs	r2, #0
 8008eec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	68ba      	ldr	r2, [r7, #8]
 8008ef4:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	88fa      	ldrh	r2, [r7, #6]
 8008efa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	88fa      	ldrh	r2, [r7, #6]
 8008f02:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	2200      	movs	r2, #0
 8008f0a:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	2200      	movs	r2, #0
 8008f10:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	2200      	movs	r2, #0
 8008f18:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	2200      	movs	r2, #0
 8008f20:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	2200      	movs	r2, #0
 8008f26:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	689b      	ldr	r3, [r3, #8]
 8008f2c:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8008f30:	d108      	bne.n	8008f44 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	681a      	ldr	r2, [r3, #0]
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008f40:	601a      	str	r2, [r3, #0]
 8008f42:	e009      	b.n	8008f58 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	68db      	ldr	r3, [r3, #12]
 8008f4a:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8008f56:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	685a      	ldr	r2, [r3, #4]
 8008f5e:	4b96      	ldr	r3, [pc, #600]	@ (80091b8 <HAL_SPI_Transmit+0x32c>)
 8008f60:	4013      	ands	r3, r2
 8008f62:	88f9      	ldrh	r1, [r7, #6]
 8008f64:	68fa      	ldr	r2, [r7, #12]
 8008f66:	6812      	ldr	r2, [r2, #0]
 8008f68:	430b      	orrs	r3, r1
 8008f6a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	681a      	ldr	r2, [r3, #0]
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	f042 0201 	orr.w	r2, r2, #1
 8008f7a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	685b      	ldr	r3, [r3, #4]
 8008f80:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008f84:	d107      	bne.n	8008f96 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	681a      	ldr	r2, [r3, #0]
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008f94:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	68db      	ldr	r3, [r3, #12]
 8008f9a:	2b0f      	cmp	r3, #15
 8008f9c:	d947      	bls.n	800902e <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8008f9e:	e03f      	b.n	8009020 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	695b      	ldr	r3, [r3, #20]
 8008fa6:	f003 0302 	and.w	r3, r3, #2
 8008faa:	2b02      	cmp	r3, #2
 8008fac:	d114      	bne.n	8008fd8 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	6812      	ldr	r2, [r2, #0]
 8008fb8:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008fbe:	1d1a      	adds	r2, r3, #4
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008fca:	b29b      	uxth	r3, r3
 8008fcc:	3b01      	subs	r3, #1
 8008fce:	b29a      	uxth	r2, r3
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8008fd6:	e023      	b.n	8009020 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008fd8:	f7fa f900 	bl	80031dc <HAL_GetTick>
 8008fdc:	4602      	mov	r2, r0
 8008fde:	693b      	ldr	r3, [r7, #16]
 8008fe0:	1ad3      	subs	r3, r2, r3
 8008fe2:	683a      	ldr	r2, [r7, #0]
 8008fe4:	429a      	cmp	r2, r3
 8008fe6:	d803      	bhi.n	8008ff0 <HAL_SPI_Transmit+0x164>
 8008fe8:	683b      	ldr	r3, [r7, #0]
 8008fea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fee:	d102      	bne.n	8008ff6 <HAL_SPI_Transmit+0x16a>
 8008ff0:	683b      	ldr	r3, [r7, #0]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d114      	bne.n	8009020 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008ff6:	68f8      	ldr	r0, [r7, #12]
 8008ff8:	f000 fb50 	bl	800969c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009002:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	2201      	movs	r2, #1
 8009010:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	2200      	movs	r2, #0
 8009018:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800901c:	2303      	movs	r3, #3
 800901e:	e11e      	b.n	800925e <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009026:	b29b      	uxth	r3, r3
 8009028:	2b00      	cmp	r3, #0
 800902a:	d1b9      	bne.n	8008fa0 <HAL_SPI_Transmit+0x114>
 800902c:	e0f1      	b.n	8009212 <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	68db      	ldr	r3, [r3, #12]
 8009032:	2b07      	cmp	r3, #7
 8009034:	f240 80e6 	bls.w	8009204 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8009038:	e05d      	b.n	80090f6 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	695b      	ldr	r3, [r3, #20]
 8009040:	f003 0302 	and.w	r3, r3, #2
 8009044:	2b02      	cmp	r3, #2
 8009046:	d132      	bne.n	80090ae <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800904e:	b29b      	uxth	r3, r3
 8009050:	2b01      	cmp	r3, #1
 8009052:	d918      	bls.n	8009086 <HAL_SPI_Transmit+0x1fa>
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009058:	2b00      	cmp	r3, #0
 800905a:	d014      	beq.n	8009086 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	6812      	ldr	r2, [r2, #0]
 8009066:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800906c:	1d1a      	adds	r2, r3, #4
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009078:	b29b      	uxth	r3, r3
 800907a:	3b02      	subs	r3, #2
 800907c:	b29a      	uxth	r2, r3
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8009084:	e037      	b.n	80090f6 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800908a:	881a      	ldrh	r2, [r3, #0]
 800908c:	697b      	ldr	r3, [r7, #20]
 800908e:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009094:	1c9a      	adds	r2, r3, #2
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80090a0:	b29b      	uxth	r3, r3
 80090a2:	3b01      	subs	r3, #1
 80090a4:	b29a      	uxth	r2, r3
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80090ac:	e023      	b.n	80090f6 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80090ae:	f7fa f895 	bl	80031dc <HAL_GetTick>
 80090b2:	4602      	mov	r2, r0
 80090b4:	693b      	ldr	r3, [r7, #16]
 80090b6:	1ad3      	subs	r3, r2, r3
 80090b8:	683a      	ldr	r2, [r7, #0]
 80090ba:	429a      	cmp	r2, r3
 80090bc:	d803      	bhi.n	80090c6 <HAL_SPI_Transmit+0x23a>
 80090be:	683b      	ldr	r3, [r7, #0]
 80090c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090c4:	d102      	bne.n	80090cc <HAL_SPI_Transmit+0x240>
 80090c6:	683b      	ldr	r3, [r7, #0]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d114      	bne.n	80090f6 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80090cc:	68f8      	ldr	r0, [r7, #12]
 80090ce:	f000 fae5 	bl	800969c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80090d8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	2201      	movs	r2, #1
 80090e6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	2200      	movs	r2, #0
 80090ee:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80090f2:	2303      	movs	r3, #3
 80090f4:	e0b3      	b.n	800925e <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80090fc:	b29b      	uxth	r3, r3
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d19b      	bne.n	800903a <HAL_SPI_Transmit+0x1ae>
 8009102:	e086      	b.n	8009212 <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	695b      	ldr	r3, [r3, #20]
 800910a:	f003 0302 	and.w	r3, r3, #2
 800910e:	2b02      	cmp	r3, #2
 8009110:	d154      	bne.n	80091bc <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009118:	b29b      	uxth	r3, r3
 800911a:	2b03      	cmp	r3, #3
 800911c:	d918      	bls.n	8009150 <HAL_SPI_Transmit+0x2c4>
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009122:	2b40      	cmp	r3, #64	@ 0x40
 8009124:	d914      	bls.n	8009150 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	6812      	ldr	r2, [r2, #0]
 8009130:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009136:	1d1a      	adds	r2, r3, #4
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009142:	b29b      	uxth	r3, r3
 8009144:	3b04      	subs	r3, #4
 8009146:	b29a      	uxth	r2, r3
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800914e:	e059      	b.n	8009204 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009156:	b29b      	uxth	r3, r3
 8009158:	2b01      	cmp	r3, #1
 800915a:	d917      	bls.n	800918c <HAL_SPI_Transmit+0x300>
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009160:	2b00      	cmp	r3, #0
 8009162:	d013      	beq.n	800918c <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009168:	881a      	ldrh	r2, [r3, #0]
 800916a:	697b      	ldr	r3, [r7, #20]
 800916c:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009172:	1c9a      	adds	r2, r3, #2
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800917e:	b29b      	uxth	r3, r3
 8009180:	3b02      	subs	r3, #2
 8009182:	b29a      	uxth	r2, r3
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800918a:	e03b      	b.n	8009204 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	3320      	adds	r3, #32
 8009196:	7812      	ldrb	r2, [r2, #0]
 8009198:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800919e:	1c5a      	adds	r2, r3, #1
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80091aa:	b29b      	uxth	r3, r3
 80091ac:	3b01      	subs	r3, #1
 80091ae:	b29a      	uxth	r2, r3
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80091b6:	e025      	b.n	8009204 <HAL_SPI_Transmit+0x378>
 80091b8:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80091bc:	f7fa f80e 	bl	80031dc <HAL_GetTick>
 80091c0:	4602      	mov	r2, r0
 80091c2:	693b      	ldr	r3, [r7, #16]
 80091c4:	1ad3      	subs	r3, r2, r3
 80091c6:	683a      	ldr	r2, [r7, #0]
 80091c8:	429a      	cmp	r2, r3
 80091ca:	d803      	bhi.n	80091d4 <HAL_SPI_Transmit+0x348>
 80091cc:	683b      	ldr	r3, [r7, #0]
 80091ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091d2:	d102      	bne.n	80091da <HAL_SPI_Transmit+0x34e>
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d114      	bne.n	8009204 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80091da:	68f8      	ldr	r0, [r7, #12]
 80091dc:	f000 fa5e 	bl	800969c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80091e6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	2201      	movs	r2, #1
 80091f4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	2200      	movs	r2, #0
 80091fc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8009200:	2303      	movs	r3, #3
 8009202:	e02c      	b.n	800925e <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800920a:	b29b      	uxth	r3, r3
 800920c:	2b00      	cmp	r3, #0
 800920e:	f47f af79 	bne.w	8009104 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8009212:	693b      	ldr	r3, [r7, #16]
 8009214:	9300      	str	r3, [sp, #0]
 8009216:	683b      	ldr	r3, [r7, #0]
 8009218:	2200      	movs	r2, #0
 800921a:	2108      	movs	r1, #8
 800921c:	68f8      	ldr	r0, [r7, #12]
 800921e:	f000 fadd 	bl	80097dc <SPI_WaitOnFlagUntilTimeout>
 8009222:	4603      	mov	r3, r0
 8009224:	2b00      	cmp	r3, #0
 8009226:	d007      	beq.n	8009238 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800922e:	f043 0220 	orr.w	r2, r3, #32
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8009238:	68f8      	ldr	r0, [r7, #12]
 800923a:	f000 fa2f 	bl	800969c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	2201      	movs	r2, #1
 8009242:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	2200      	movs	r2, #0
 800924a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009254:	2b00      	cmp	r3, #0
 8009256:	d001      	beq.n	800925c <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8009258:	2301      	movs	r3, #1
 800925a:	e000      	b.n	800925e <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 800925c:	2300      	movs	r3, #0
  }
}
 800925e:	4618      	mov	r0, r3
 8009260:	3718      	adds	r7, #24
 8009262:	46bd      	mov	sp, r7
 8009264:	bd80      	pop	{r7, pc}
 8009266:	bf00      	nop

08009268 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009268:	b580      	push	{r7, lr}
 800926a:	b08a      	sub	sp, #40	@ 0x28
 800926c:	af00      	add	r7, sp, #0
 800926e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	691b      	ldr	r3, [r3, #16]
 8009276:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	695b      	ldr	r3, [r3, #20]
 800927e:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8009280:	6a3a      	ldr	r2, [r7, #32]
 8009282:	69fb      	ldr	r3, [r7, #28]
 8009284:	4013      	ands	r3, r2
 8009286:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	689b      	ldr	r3, [r3, #8]
 800928e:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8009290:	2300      	movs	r3, #0
 8009292:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800929a:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	3330      	adds	r3, #48	@ 0x30
 80092a2:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 80092a4:	69fb      	ldr	r3, [r7, #28]
 80092a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d010      	beq.n	80092d0 <HAL_SPI_IRQHandler+0x68>
 80092ae:	6a3b      	ldr	r3, [r7, #32]
 80092b0:	f003 0308 	and.w	r3, r3, #8
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d00b      	beq.n	80092d0 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	699a      	ldr	r2, [r3, #24]
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80092c6:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 80092c8:	6878      	ldr	r0, [r7, #4]
 80092ca:	f000 f9c3 	bl	8009654 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 80092ce:	e192      	b.n	80095f6 <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 80092d0:	69bb      	ldr	r3, [r7, #24]
 80092d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d113      	bne.n	8009302 <HAL_SPI_IRQHandler+0x9a>
 80092da:	69bb      	ldr	r3, [r7, #24]
 80092dc:	f003 0320 	and.w	r3, r3, #32
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d10e      	bne.n	8009302 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 80092e4:	69bb      	ldr	r3, [r7, #24]
 80092e6:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d009      	beq.n	8009302 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80092f2:	6878      	ldr	r0, [r7, #4]
 80092f4:	4798      	blx	r3
    hspi->RxISR(hspi);
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80092fa:	6878      	ldr	r0, [r7, #4]
 80092fc:	4798      	blx	r3
    handled = 1UL;
 80092fe:	2301      	movs	r3, #1
 8009300:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8009302:	69bb      	ldr	r3, [r7, #24]
 8009304:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009308:	2b00      	cmp	r3, #0
 800930a:	d10f      	bne.n	800932c <HAL_SPI_IRQHandler+0xc4>
 800930c:	69bb      	ldr	r3, [r7, #24]
 800930e:	f003 0301 	and.w	r3, r3, #1
 8009312:	2b00      	cmp	r3, #0
 8009314:	d00a      	beq.n	800932c <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8009316:	69bb      	ldr	r3, [r7, #24]
 8009318:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800931c:	2b00      	cmp	r3, #0
 800931e:	d105      	bne.n	800932c <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009324:	6878      	ldr	r0, [r7, #4]
 8009326:	4798      	blx	r3
    handled = 1UL;
 8009328:	2301      	movs	r3, #1
 800932a:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800932c:	69bb      	ldr	r3, [r7, #24]
 800932e:	f003 0320 	and.w	r3, r3, #32
 8009332:	2b00      	cmp	r3, #0
 8009334:	d10f      	bne.n	8009356 <HAL_SPI_IRQHandler+0xee>
 8009336:	69bb      	ldr	r3, [r7, #24]
 8009338:	f003 0302 	and.w	r3, r3, #2
 800933c:	2b00      	cmp	r3, #0
 800933e:	d00a      	beq.n	8009356 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8009340:	69bb      	ldr	r3, [r7, #24]
 8009342:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8009346:	2b00      	cmp	r3, #0
 8009348:	d105      	bne.n	8009356 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800934e:	6878      	ldr	r0, [r7, #4]
 8009350:	4798      	blx	r3
    handled = 1UL;
 8009352:	2301      	movs	r3, #1
 8009354:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8009356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009358:	2b00      	cmp	r3, #0
 800935a:	f040 8147 	bne.w	80095ec <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800935e:	69bb      	ldr	r3, [r7, #24]
 8009360:	f003 0308 	and.w	r3, r3, #8
 8009364:	2b00      	cmp	r3, #0
 8009366:	f000 808b 	beq.w	8009480 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	699a      	ldr	r2, [r3, #24]
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	f042 0208 	orr.w	r2, r2, #8
 8009378:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	699a      	ldr	r2, [r3, #24]
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	f042 0210 	orr.w	r2, r2, #16
 8009388:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	699a      	ldr	r2, [r3, #24]
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009398:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	691a      	ldr	r2, [r3, #16]
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	f022 0208 	bic.w	r2, r2, #8
 80093a8:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	689b      	ldr	r3, [r3, #8]
 80093b0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d13d      	bne.n	8009434 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 80093b8:	e036      	b.n	8009428 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	68db      	ldr	r3, [r3, #12]
 80093be:	2b0f      	cmp	r3, #15
 80093c0:	d90b      	bls.n	80093da <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681a      	ldr	r2, [r3, #0]
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80093ca:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80093cc:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80093d2:	1d1a      	adds	r2, r3, #4
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	665a      	str	r2, [r3, #100]	@ 0x64
 80093d8:	e01d      	b.n	8009416 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	68db      	ldr	r3, [r3, #12]
 80093de:	2b07      	cmp	r3, #7
 80093e0:	d90b      	bls.n	80093fa <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80093e6:	68fa      	ldr	r2, [r7, #12]
 80093e8:	8812      	ldrh	r2, [r2, #0]
 80093ea:	b292      	uxth	r2, r2
 80093ec:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80093f2:	1c9a      	adds	r2, r3, #2
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	665a      	str	r2, [r3, #100]	@ 0x64
 80093f8:	e00d      	b.n	8009416 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009406:	7812      	ldrb	r2, [r2, #0]
 8009408:	b2d2      	uxtb	r2, r2
 800940a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009410:	1c5a      	adds	r2, r3, #1
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800941c:	b29b      	uxth	r3, r3
 800941e:	3b01      	subs	r3, #1
 8009420:	b29a      	uxth	r2, r3
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800942e:	b29b      	uxth	r3, r3
 8009430:	2b00      	cmp	r3, #0
 8009432:	d1c2      	bne.n	80093ba <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8009434:	6878      	ldr	r0, [r7, #4]
 8009436:	f000 f931 	bl	800969c <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	2201      	movs	r2, #1
 800943e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009448:	2b00      	cmp	r3, #0
 800944a:	d003      	beq.n	8009454 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800944c:	6878      	ldr	r0, [r7, #4]
 800944e:	f000 f8f7 	bl	8009640 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8009452:	e0d0      	b.n	80095f6 <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8009454:	7cfb      	ldrb	r3, [r7, #19]
 8009456:	2b05      	cmp	r3, #5
 8009458:	d103      	bne.n	8009462 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 800945a:	6878      	ldr	r0, [r7, #4]
 800945c:	f000 f8e6 	bl	800962c <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 8009460:	e0c6      	b.n	80095f0 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8009462:	7cfb      	ldrb	r3, [r7, #19]
 8009464:	2b04      	cmp	r3, #4
 8009466:	d103      	bne.n	8009470 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 8009468:	6878      	ldr	r0, [r7, #4]
 800946a:	f000 f8d5 	bl	8009618 <HAL_SPI_RxCpltCallback>
    return;
 800946e:	e0bf      	b.n	80095f0 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8009470:	7cfb      	ldrb	r3, [r7, #19]
 8009472:	2b03      	cmp	r3, #3
 8009474:	f040 80bc 	bne.w	80095f0 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 8009478:	6878      	ldr	r0, [r7, #4]
 800947a:	f000 f8c3 	bl	8009604 <HAL_SPI_TxCpltCallback>
    return;
 800947e:	e0b7      	b.n	80095f0 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8009480:	69bb      	ldr	r3, [r7, #24]
 8009482:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8009486:	2b00      	cmp	r3, #0
 8009488:	f000 80b5 	beq.w	80095f6 <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 800948c:	69bb      	ldr	r3, [r7, #24]
 800948e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009492:	2b00      	cmp	r3, #0
 8009494:	d00f      	beq.n	80094b6 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800949c:	f043 0204 	orr.w	r2, r3, #4
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	699a      	ldr	r2, [r3, #24]
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80094b4:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 80094b6:	69bb      	ldr	r3, [r7, #24]
 80094b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d00f      	beq.n	80094e0 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80094c6:	f043 0201 	orr.w	r2, r3, #1
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	699a      	ldr	r2, [r3, #24]
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80094de:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 80094e0:	69bb      	ldr	r3, [r7, #24]
 80094e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d00f      	beq.n	800950a <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80094f0:	f043 0208 	orr.w	r2, r3, #8
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	699a      	ldr	r2, [r3, #24]
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009508:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800950a:	69bb      	ldr	r3, [r7, #24]
 800950c:	f003 0320 	and.w	r3, r3, #32
 8009510:	2b00      	cmp	r3, #0
 8009512:	d00f      	beq.n	8009534 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800951a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	699a      	ldr	r2, [r3, #24]
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	f042 0220 	orr.w	r2, r2, #32
 8009532:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800953a:	2b00      	cmp	r3, #0
 800953c:	d05a      	beq.n	80095f4 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	681a      	ldr	r2, [r3, #0]
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	f022 0201 	bic.w	r2, r2, #1
 800954c:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	6919      	ldr	r1, [r3, #16]
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681a      	ldr	r2, [r3, #0]
 8009558:	4b28      	ldr	r3, [pc, #160]	@ (80095fc <HAL_SPI_IRQHandler+0x394>)
 800955a:	400b      	ands	r3, r1
 800955c:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800955e:	697b      	ldr	r3, [r7, #20]
 8009560:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8009564:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009568:	d138      	bne.n	80095dc <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	689a      	ldr	r2, [r3, #8]
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8009578:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800957e:	2b00      	cmp	r3, #0
 8009580:	d013      	beq.n	80095aa <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009586:	4a1e      	ldr	r2, [pc, #120]	@ (8009600 <HAL_SPI_IRQHandler+0x398>)
 8009588:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800958e:	4618      	mov	r0, r3
 8009590:	f7fa fe62 	bl	8004258 <HAL_DMA_Abort_IT>
 8009594:	4603      	mov	r3, r0
 8009596:	2b00      	cmp	r3, #0
 8009598:	d007      	beq.n	80095aa <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80095a0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d020      	beq.n	80095f4 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80095b6:	4a12      	ldr	r2, [pc, #72]	@ (8009600 <HAL_SPI_IRQHandler+0x398>)
 80095b8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80095be:	4618      	mov	r0, r3
 80095c0:	f7fa fe4a 	bl	8004258 <HAL_DMA_Abort_IT>
 80095c4:	4603      	mov	r3, r0
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d014      	beq.n	80095f4 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80095d0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80095da:	e00b      	b.n	80095f4 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	2201      	movs	r2, #1
 80095e0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 80095e4:	6878      	ldr	r0, [r7, #4]
 80095e6:	f000 f82b 	bl	8009640 <HAL_SPI_ErrorCallback>
    return;
 80095ea:	e003      	b.n	80095f4 <HAL_SPI_IRQHandler+0x38c>
    return;
 80095ec:	bf00      	nop
 80095ee:	e002      	b.n	80095f6 <HAL_SPI_IRQHandler+0x38e>
    return;
 80095f0:	bf00      	nop
 80095f2:	e000      	b.n	80095f6 <HAL_SPI_IRQHandler+0x38e>
    return;
 80095f4:	bf00      	nop
  }
}
 80095f6:	3728      	adds	r7, #40	@ 0x28
 80095f8:	46bd      	mov	sp, r7
 80095fa:	bd80      	pop	{r7, pc}
 80095fc:	fffffc94 	.word	0xfffffc94
 8009600:	08009669 	.word	0x08009669

08009604 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009604:	b480      	push	{r7}
 8009606:	b083      	sub	sp, #12
 8009608:	af00      	add	r7, sp, #0
 800960a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800960c:	bf00      	nop
 800960e:	370c      	adds	r7, #12
 8009610:	46bd      	mov	sp, r7
 8009612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009616:	4770      	bx	lr

08009618 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009618:	b480      	push	{r7}
 800961a:	b083      	sub	sp, #12
 800961c:	af00      	add	r7, sp, #0
 800961e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8009620:	bf00      	nop
 8009622:	370c      	adds	r7, #12
 8009624:	46bd      	mov	sp, r7
 8009626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800962a:	4770      	bx	lr

0800962c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800962c:	b480      	push	{r7}
 800962e:	b083      	sub	sp, #12
 8009630:	af00      	add	r7, sp, #0
 8009632:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8009634:	bf00      	nop
 8009636:	370c      	adds	r7, #12
 8009638:	46bd      	mov	sp, r7
 800963a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963e:	4770      	bx	lr

08009640 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009640:	b480      	push	{r7}
 8009642:	b083      	sub	sp, #12
 8009644:	af00      	add	r7, sp, #0
 8009646:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8009648:	bf00      	nop
 800964a:	370c      	adds	r7, #12
 800964c:	46bd      	mov	sp, r7
 800964e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009652:	4770      	bx	lr

08009654 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009654:	b480      	push	{r7}
 8009656:	b083      	sub	sp, #12
 8009658:	af00      	add	r7, sp, #0
 800965a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 800965c:	bf00      	nop
 800965e:	370c      	adds	r7, #12
 8009660:	46bd      	mov	sp, r7
 8009662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009666:	4770      	bx	lr

08009668 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009668:	b580      	push	{r7, lr}
 800966a:	b084      	sub	sp, #16
 800966c:	af00      	add	r7, sp, #0
 800966e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009674:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	2200      	movs	r2, #0
 800967a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	2200      	movs	r2, #0
 8009682:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	2201      	movs	r2, #1
 800968a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800968e:	68f8      	ldr	r0, [r7, #12]
 8009690:	f7ff ffd6 	bl	8009640 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009694:	bf00      	nop
 8009696:	3710      	adds	r7, #16
 8009698:	46bd      	mov	sp, r7
 800969a:	bd80      	pop	{r7, pc}

0800969c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800969c:	b480      	push	{r7}
 800969e:	b085      	sub	sp, #20
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	695b      	ldr	r3, [r3, #20]
 80096aa:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	699a      	ldr	r2, [r3, #24]
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	f042 0208 	orr.w	r2, r2, #8
 80096ba:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	699a      	ldr	r2, [r3, #24]
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	f042 0210 	orr.w	r2, r2, #16
 80096ca:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	681a      	ldr	r2, [r3, #0]
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	f022 0201 	bic.w	r2, r2, #1
 80096da:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	6919      	ldr	r1, [r3, #16]
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681a      	ldr	r2, [r3, #0]
 80096e6:	4b3c      	ldr	r3, [pc, #240]	@ (80097d8 <SPI_CloseTransfer+0x13c>)
 80096e8:	400b      	ands	r3, r1
 80096ea:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	689a      	ldr	r2, [r3, #8]
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80096fa:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009702:	b2db      	uxtb	r3, r3
 8009704:	2b04      	cmp	r3, #4
 8009706:	d014      	beq.n	8009732 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	f003 0320 	and.w	r3, r3, #32
 800970e:	2b00      	cmp	r3, #0
 8009710:	d00f      	beq.n	8009732 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009718:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	699a      	ldr	r2, [r3, #24]
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	f042 0220 	orr.w	r2, r2, #32
 8009730:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009738:	b2db      	uxtb	r3, r3
 800973a:	2b03      	cmp	r3, #3
 800973c:	d014      	beq.n	8009768 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009744:	2b00      	cmp	r3, #0
 8009746:	d00f      	beq.n	8009768 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800974e:	f043 0204 	orr.w	r2, r3, #4
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	699a      	ldr	r2, [r3, #24]
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009766:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800976e:	2b00      	cmp	r3, #0
 8009770:	d00f      	beq.n	8009792 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009778:	f043 0201 	orr.w	r2, r3, #1
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	699a      	ldr	r2, [r3, #24]
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009790:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009798:	2b00      	cmp	r3, #0
 800979a:	d00f      	beq.n	80097bc <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80097a2:	f043 0208 	orr.w	r2, r3, #8
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	699a      	ldr	r2, [r3, #24]
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80097ba:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	2200      	movs	r2, #0
 80097c0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	2200      	movs	r2, #0
 80097c8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 80097cc:	bf00      	nop
 80097ce:	3714      	adds	r7, #20
 80097d0:	46bd      	mov	sp, r7
 80097d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d6:	4770      	bx	lr
 80097d8:	fffffc90 	.word	0xfffffc90

080097dc <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80097dc:	b580      	push	{r7, lr}
 80097de:	b084      	sub	sp, #16
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	60f8      	str	r0, [r7, #12]
 80097e4:	60b9      	str	r1, [r7, #8]
 80097e6:	603b      	str	r3, [r7, #0]
 80097e8:	4613      	mov	r3, r2
 80097ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80097ec:	e010      	b.n	8009810 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80097ee:	f7f9 fcf5 	bl	80031dc <HAL_GetTick>
 80097f2:	4602      	mov	r2, r0
 80097f4:	69bb      	ldr	r3, [r7, #24]
 80097f6:	1ad3      	subs	r3, r2, r3
 80097f8:	683a      	ldr	r2, [r7, #0]
 80097fa:	429a      	cmp	r2, r3
 80097fc:	d803      	bhi.n	8009806 <SPI_WaitOnFlagUntilTimeout+0x2a>
 80097fe:	683b      	ldr	r3, [r7, #0]
 8009800:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009804:	d102      	bne.n	800980c <SPI_WaitOnFlagUntilTimeout+0x30>
 8009806:	683b      	ldr	r3, [r7, #0]
 8009808:	2b00      	cmp	r3, #0
 800980a:	d101      	bne.n	8009810 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800980c:	2303      	movs	r3, #3
 800980e:	e00f      	b.n	8009830 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	695a      	ldr	r2, [r3, #20]
 8009816:	68bb      	ldr	r3, [r7, #8]
 8009818:	4013      	ands	r3, r2
 800981a:	68ba      	ldr	r2, [r7, #8]
 800981c:	429a      	cmp	r2, r3
 800981e:	bf0c      	ite	eq
 8009820:	2301      	moveq	r3, #1
 8009822:	2300      	movne	r3, #0
 8009824:	b2db      	uxtb	r3, r3
 8009826:	461a      	mov	r2, r3
 8009828:	79fb      	ldrb	r3, [r7, #7]
 800982a:	429a      	cmp	r2, r3
 800982c:	d0df      	beq.n	80097ee <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800982e:	2300      	movs	r3, #0
}
 8009830:	4618      	mov	r0, r3
 8009832:	3710      	adds	r7, #16
 8009834:	46bd      	mov	sp, r7
 8009836:	bd80      	pop	{r7, pc}

08009838 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8009838:	b480      	push	{r7}
 800983a:	b085      	sub	sp, #20
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009844:	095b      	lsrs	r3, r3, #5
 8009846:	3301      	adds	r3, #1
 8009848:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	68db      	ldr	r3, [r3, #12]
 800984e:	3301      	adds	r3, #1
 8009850:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8009852:	68bb      	ldr	r3, [r7, #8]
 8009854:	3307      	adds	r3, #7
 8009856:	08db      	lsrs	r3, r3, #3
 8009858:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800985a:	68bb      	ldr	r3, [r7, #8]
 800985c:	68fa      	ldr	r2, [r7, #12]
 800985e:	fb02 f303 	mul.w	r3, r2, r3
}
 8009862:	4618      	mov	r0, r3
 8009864:	3714      	adds	r7, #20
 8009866:	46bd      	mov	sp, r7
 8009868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800986c:	4770      	bx	lr

0800986e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800986e:	b580      	push	{r7, lr}
 8009870:	b084      	sub	sp, #16
 8009872:	af00      	add	r7, sp, #0
 8009874:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	68db      	ldr	r3, [r3, #12]
 800987c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	691b      	ldr	r3, [r3, #16]
 8009884:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009886:	68bb      	ldr	r3, [r7, #8]
 8009888:	f003 0302 	and.w	r3, r3, #2
 800988c:	2b00      	cmp	r3, #0
 800988e:	d020      	beq.n	80098d2 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	f003 0302 	and.w	r3, r3, #2
 8009896:	2b00      	cmp	r3, #0
 8009898:	d01b      	beq.n	80098d2 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	f06f 0202 	mvn.w	r2, #2
 80098a2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	2201      	movs	r2, #1
 80098a8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	699b      	ldr	r3, [r3, #24]
 80098b0:	f003 0303 	and.w	r3, r3, #3
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d003      	beq.n	80098c0 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80098b8:	6878      	ldr	r0, [r7, #4]
 80098ba:	f000 f8f3 	bl	8009aa4 <HAL_TIM_IC_CaptureCallback>
 80098be:	e005      	b.n	80098cc <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80098c0:	6878      	ldr	r0, [r7, #4]
 80098c2:	f000 f8e5 	bl	8009a90 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80098c6:	6878      	ldr	r0, [r7, #4]
 80098c8:	f000 f8f6 	bl	8009ab8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	2200      	movs	r2, #0
 80098d0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80098d2:	68bb      	ldr	r3, [r7, #8]
 80098d4:	f003 0304 	and.w	r3, r3, #4
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d020      	beq.n	800991e <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	f003 0304 	and.w	r3, r3, #4
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d01b      	beq.n	800991e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	f06f 0204 	mvn.w	r2, #4
 80098ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	2202      	movs	r2, #2
 80098f4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	699b      	ldr	r3, [r3, #24]
 80098fc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009900:	2b00      	cmp	r3, #0
 8009902:	d003      	beq.n	800990c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009904:	6878      	ldr	r0, [r7, #4]
 8009906:	f000 f8cd 	bl	8009aa4 <HAL_TIM_IC_CaptureCallback>
 800990a:	e005      	b.n	8009918 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800990c:	6878      	ldr	r0, [r7, #4]
 800990e:	f000 f8bf 	bl	8009a90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009912:	6878      	ldr	r0, [r7, #4]
 8009914:	f000 f8d0 	bl	8009ab8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	2200      	movs	r2, #0
 800991c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800991e:	68bb      	ldr	r3, [r7, #8]
 8009920:	f003 0308 	and.w	r3, r3, #8
 8009924:	2b00      	cmp	r3, #0
 8009926:	d020      	beq.n	800996a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	f003 0308 	and.w	r3, r3, #8
 800992e:	2b00      	cmp	r3, #0
 8009930:	d01b      	beq.n	800996a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	f06f 0208 	mvn.w	r2, #8
 800993a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	2204      	movs	r2, #4
 8009940:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	69db      	ldr	r3, [r3, #28]
 8009948:	f003 0303 	and.w	r3, r3, #3
 800994c:	2b00      	cmp	r3, #0
 800994e:	d003      	beq.n	8009958 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009950:	6878      	ldr	r0, [r7, #4]
 8009952:	f000 f8a7 	bl	8009aa4 <HAL_TIM_IC_CaptureCallback>
 8009956:	e005      	b.n	8009964 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009958:	6878      	ldr	r0, [r7, #4]
 800995a:	f000 f899 	bl	8009a90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800995e:	6878      	ldr	r0, [r7, #4]
 8009960:	f000 f8aa 	bl	8009ab8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	2200      	movs	r2, #0
 8009968:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800996a:	68bb      	ldr	r3, [r7, #8]
 800996c:	f003 0310 	and.w	r3, r3, #16
 8009970:	2b00      	cmp	r3, #0
 8009972:	d020      	beq.n	80099b6 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	f003 0310 	and.w	r3, r3, #16
 800997a:	2b00      	cmp	r3, #0
 800997c:	d01b      	beq.n	80099b6 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	f06f 0210 	mvn.w	r2, #16
 8009986:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	2208      	movs	r2, #8
 800998c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	69db      	ldr	r3, [r3, #28]
 8009994:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009998:	2b00      	cmp	r3, #0
 800999a:	d003      	beq.n	80099a4 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800999c:	6878      	ldr	r0, [r7, #4]
 800999e:	f000 f881 	bl	8009aa4 <HAL_TIM_IC_CaptureCallback>
 80099a2:	e005      	b.n	80099b0 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80099a4:	6878      	ldr	r0, [r7, #4]
 80099a6:	f000 f873 	bl	8009a90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80099aa:	6878      	ldr	r0, [r7, #4]
 80099ac:	f000 f884 	bl	8009ab8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	2200      	movs	r2, #0
 80099b4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80099b6:	68bb      	ldr	r3, [r7, #8]
 80099b8:	f003 0301 	and.w	r3, r3, #1
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d00c      	beq.n	80099da <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	f003 0301 	and.w	r3, r3, #1
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d007      	beq.n	80099da <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	f06f 0201 	mvn.w	r2, #1
 80099d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80099d4:	6878      	ldr	r0, [r7, #4]
 80099d6:	f000 f851 	bl	8009a7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80099da:	68bb      	ldr	r3, [r7, #8]
 80099dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d104      	bne.n	80099ee <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80099e4:	68bb      	ldr	r3, [r7, #8]
 80099e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d00c      	beq.n	8009a08 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d007      	beq.n	8009a08 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8009a00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009a02:	6878      	ldr	r0, [r7, #4]
 8009a04:	f000 f876 	bl	8009af4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8009a08:	68bb      	ldr	r3, [r7, #8]
 8009a0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d00c      	beq.n	8009a2c <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d007      	beq.n	8009a2c <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8009a24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009a26:	6878      	ldr	r0, [r7, #4]
 8009a28:	f000 f86e 	bl	8009b08 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009a2c:	68bb      	ldr	r3, [r7, #8]
 8009a2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d00c      	beq.n	8009a50 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d007      	beq.n	8009a50 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009a48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009a4a:	6878      	ldr	r0, [r7, #4]
 8009a4c:	f000 f83e 	bl	8009acc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009a50:	68bb      	ldr	r3, [r7, #8]
 8009a52:	f003 0320 	and.w	r3, r3, #32
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d00c      	beq.n	8009a74 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	f003 0320 	and.w	r3, r3, #32
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d007      	beq.n	8009a74 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	f06f 0220 	mvn.w	r2, #32
 8009a6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009a6e:	6878      	ldr	r0, [r7, #4]
 8009a70:	f000 f836 	bl	8009ae0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009a74:	bf00      	nop
 8009a76:	3710      	adds	r7, #16
 8009a78:	46bd      	mov	sp, r7
 8009a7a:	bd80      	pop	{r7, pc}

08009a7c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009a7c:	b480      	push	{r7}
 8009a7e:	b083      	sub	sp, #12
 8009a80:	af00      	add	r7, sp, #0
 8009a82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8009a84:	bf00      	nop
 8009a86:	370c      	adds	r7, #12
 8009a88:	46bd      	mov	sp, r7
 8009a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a8e:	4770      	bx	lr

08009a90 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009a90:	b480      	push	{r7}
 8009a92:	b083      	sub	sp, #12
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009a98:	bf00      	nop
 8009a9a:	370c      	adds	r7, #12
 8009a9c:	46bd      	mov	sp, r7
 8009a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa2:	4770      	bx	lr

08009aa4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009aa4:	b480      	push	{r7}
 8009aa6:	b083      	sub	sp, #12
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009aac:	bf00      	nop
 8009aae:	370c      	adds	r7, #12
 8009ab0:	46bd      	mov	sp, r7
 8009ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab6:	4770      	bx	lr

08009ab8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009ab8:	b480      	push	{r7}
 8009aba:	b083      	sub	sp, #12
 8009abc:	af00      	add	r7, sp, #0
 8009abe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009ac0:	bf00      	nop
 8009ac2:	370c      	adds	r7, #12
 8009ac4:	46bd      	mov	sp, r7
 8009ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aca:	4770      	bx	lr

08009acc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009acc:	b480      	push	{r7}
 8009ace:	b083      	sub	sp, #12
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009ad4:	bf00      	nop
 8009ad6:	370c      	adds	r7, #12
 8009ad8:	46bd      	mov	sp, r7
 8009ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ade:	4770      	bx	lr

08009ae0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009ae0:	b480      	push	{r7}
 8009ae2:	b083      	sub	sp, #12
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009ae8:	bf00      	nop
 8009aea:	370c      	adds	r7, #12
 8009aec:	46bd      	mov	sp, r7
 8009aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af2:	4770      	bx	lr

08009af4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009af4:	b480      	push	{r7}
 8009af6:	b083      	sub	sp, #12
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009afc:	bf00      	nop
 8009afe:	370c      	adds	r7, #12
 8009b00:	46bd      	mov	sp, r7
 8009b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b06:	4770      	bx	lr

08009b08 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009b08:	b480      	push	{r7}
 8009b0a:	b083      	sub	sp, #12
 8009b0c:	af00      	add	r7, sp, #0
 8009b0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009b10:	bf00      	nop
 8009b12:	370c      	adds	r7, #12
 8009b14:	46bd      	mov	sp, r7
 8009b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1a:	4770      	bx	lr

08009b1c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009b1c:	b580      	push	{r7, lr}
 8009b1e:	b082      	sub	sp, #8
 8009b20:	af00      	add	r7, sp, #0
 8009b22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d101      	bne.n	8009b2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009b2a:	2301      	movs	r3, #1
 8009b2c:	e042      	b.n	8009bb4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d106      	bne.n	8009b46 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	2200      	movs	r2, #0
 8009b3c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009b40:	6878      	ldr	r0, [r7, #4]
 8009b42:	f7f7 fb83 	bl	800124c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	2224      	movs	r2, #36	@ 0x24
 8009b4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	681a      	ldr	r2, [r3, #0]
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	f022 0201 	bic.w	r2, r2, #1
 8009b5c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d002      	beq.n	8009b6c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8009b66:	6878      	ldr	r0, [r7, #4]
 8009b68:	f001 f986 	bl	800ae78 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009b6c:	6878      	ldr	r0, [r7, #4]
 8009b6e:	f000 fc1b 	bl	800a3a8 <UART_SetConfig>
 8009b72:	4603      	mov	r3, r0
 8009b74:	2b01      	cmp	r3, #1
 8009b76:	d101      	bne.n	8009b7c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009b78:	2301      	movs	r3, #1
 8009b7a:	e01b      	b.n	8009bb4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	685a      	ldr	r2, [r3, #4]
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009b8a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	689a      	ldr	r2, [r3, #8]
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009b9a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	681a      	ldr	r2, [r3, #0]
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	f042 0201 	orr.w	r2, r2, #1
 8009baa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009bac:	6878      	ldr	r0, [r7, #4]
 8009bae:	f001 fa05 	bl	800afbc <UART_CheckIdleState>
 8009bb2:	4603      	mov	r3, r0
}
 8009bb4:	4618      	mov	r0, r3
 8009bb6:	3708      	adds	r7, #8
 8009bb8:	46bd      	mov	sp, r7
 8009bba:	bd80      	pop	{r7, pc}

08009bbc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009bbc:	b580      	push	{r7, lr}
 8009bbe:	b0ba      	sub	sp, #232	@ 0xe8
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	69db      	ldr	r3, [r3, #28]
 8009bca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	689b      	ldr	r3, [r3, #8]
 8009bde:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009be2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8009be6:	f640 030f 	movw	r3, #2063	@ 0x80f
 8009bea:	4013      	ands	r3, r2
 8009bec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8009bf0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d11b      	bne.n	8009c30 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009bf8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009bfc:	f003 0320 	and.w	r3, r3, #32
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d015      	beq.n	8009c30 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009c04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c08:	f003 0320 	and.w	r3, r3, #32
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d105      	bne.n	8009c1c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009c10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009c14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d009      	beq.n	8009c30 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	f000 8393 	beq.w	800a34c <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009c2a:	6878      	ldr	r0, [r7, #4]
 8009c2c:	4798      	blx	r3
      }
      return;
 8009c2e:	e38d      	b.n	800a34c <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009c30:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	f000 8123 	beq.w	8009e80 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009c3a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009c3e:	4b8d      	ldr	r3, [pc, #564]	@ (8009e74 <HAL_UART_IRQHandler+0x2b8>)
 8009c40:	4013      	ands	r3, r2
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d106      	bne.n	8009c54 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009c46:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8009c4a:	4b8b      	ldr	r3, [pc, #556]	@ (8009e78 <HAL_UART_IRQHandler+0x2bc>)
 8009c4c:	4013      	ands	r3, r2
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	f000 8116 	beq.w	8009e80 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009c54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c58:	f003 0301 	and.w	r3, r3, #1
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d011      	beq.n	8009c84 <HAL_UART_IRQHandler+0xc8>
 8009c60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d00b      	beq.n	8009c84 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	2201      	movs	r2, #1
 8009c72:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c7a:	f043 0201 	orr.w	r2, r3, #1
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009c84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c88:	f003 0302 	and.w	r3, r3, #2
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d011      	beq.n	8009cb4 <HAL_UART_IRQHandler+0xf8>
 8009c90:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009c94:	f003 0301 	and.w	r3, r3, #1
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d00b      	beq.n	8009cb4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	2202      	movs	r2, #2
 8009ca2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009caa:	f043 0204 	orr.w	r2, r3, #4
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009cb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009cb8:	f003 0304 	and.w	r3, r3, #4
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d011      	beq.n	8009ce4 <HAL_UART_IRQHandler+0x128>
 8009cc0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009cc4:	f003 0301 	and.w	r3, r3, #1
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d00b      	beq.n	8009ce4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	2204      	movs	r2, #4
 8009cd2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009cda:	f043 0202 	orr.w	r2, r3, #2
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009ce4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ce8:	f003 0308 	and.w	r3, r3, #8
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d017      	beq.n	8009d20 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009cf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009cf4:	f003 0320 	and.w	r3, r3, #32
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d105      	bne.n	8009d08 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8009cfc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009d00:	4b5c      	ldr	r3, [pc, #368]	@ (8009e74 <HAL_UART_IRQHandler+0x2b8>)
 8009d02:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d00b      	beq.n	8009d20 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	2208      	movs	r2, #8
 8009d0e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d16:	f043 0208 	orr.w	r2, r3, #8
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009d20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009d24:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d012      	beq.n	8009d52 <HAL_UART_IRQHandler+0x196>
 8009d2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009d30:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d00c      	beq.n	8009d52 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009d40:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d48:	f043 0220 	orr.w	r2, r3, #32
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	f000 82f9 	beq.w	800a350 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009d5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009d62:	f003 0320 	and.w	r3, r3, #32
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d013      	beq.n	8009d92 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009d6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009d6e:	f003 0320 	and.w	r3, r3, #32
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d105      	bne.n	8009d82 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009d76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009d7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d007      	beq.n	8009d92 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d003      	beq.n	8009d92 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009d8e:	6878      	ldr	r0, [r7, #4]
 8009d90:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d98:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	689b      	ldr	r3, [r3, #8]
 8009da2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009da6:	2b40      	cmp	r3, #64	@ 0x40
 8009da8:	d005      	beq.n	8009db6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009daa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009dae:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d054      	beq.n	8009e60 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009db6:	6878      	ldr	r0, [r7, #4]
 8009db8:	f001 fa18 	bl	800b1ec <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	689b      	ldr	r3, [r3, #8]
 8009dc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009dc6:	2b40      	cmp	r3, #64	@ 0x40
 8009dc8:	d146      	bne.n	8009e58 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	3308      	adds	r3, #8
 8009dd0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dd4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009dd8:	e853 3f00 	ldrex	r3, [r3]
 8009ddc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009de0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009de4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009de8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	3308      	adds	r3, #8
 8009df2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009df6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009dfa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dfe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009e02:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009e06:	e841 2300 	strex	r3, r2, [r1]
 8009e0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009e0e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d1d9      	bne.n	8009dca <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d017      	beq.n	8009e50 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009e26:	4a15      	ldr	r2, [pc, #84]	@ (8009e7c <HAL_UART_IRQHandler+0x2c0>)
 8009e28:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009e30:	4618      	mov	r0, r3
 8009e32:	f7fa fa11 	bl	8004258 <HAL_DMA_Abort_IT>
 8009e36:	4603      	mov	r3, r0
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d019      	beq.n	8009e70 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009e42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e44:	687a      	ldr	r2, [r7, #4]
 8009e46:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8009e4a:	4610      	mov	r0, r2
 8009e4c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e4e:	e00f      	b.n	8009e70 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009e50:	6878      	ldr	r0, [r7, #4]
 8009e52:	f000 fa93 	bl	800a37c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e56:	e00b      	b.n	8009e70 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009e58:	6878      	ldr	r0, [r7, #4]
 8009e5a:	f000 fa8f 	bl	800a37c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e5e:	e007      	b.n	8009e70 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009e60:	6878      	ldr	r0, [r7, #4]
 8009e62:	f000 fa8b 	bl	800a37c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	2200      	movs	r2, #0
 8009e6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8009e6e:	e26f      	b.n	800a350 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e70:	bf00      	nop
    return;
 8009e72:	e26d      	b.n	800a350 <HAL_UART_IRQHandler+0x794>
 8009e74:	10000001 	.word	0x10000001
 8009e78:	04000120 	.word	0x04000120
 8009e7c:	0800b2b9 	.word	0x0800b2b9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e84:	2b01      	cmp	r3, #1
 8009e86:	f040 8203 	bne.w	800a290 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009e8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e8e:	f003 0310 	and.w	r3, r3, #16
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	f000 81fc 	beq.w	800a290 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009e98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009e9c:	f003 0310 	and.w	r3, r3, #16
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	f000 81f5 	beq.w	800a290 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	2210      	movs	r2, #16
 8009eac:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	689b      	ldr	r3, [r3, #8]
 8009eb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009eb8:	2b40      	cmp	r3, #64	@ 0x40
 8009eba:	f040 816d 	bne.w	800a198 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	4aa4      	ldr	r2, [pc, #656]	@ (800a158 <HAL_UART_IRQHandler+0x59c>)
 8009ec8:	4293      	cmp	r3, r2
 8009eca:	d068      	beq.n	8009f9e <HAL_UART_IRQHandler+0x3e2>
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	4aa1      	ldr	r2, [pc, #644]	@ (800a15c <HAL_UART_IRQHandler+0x5a0>)
 8009ed6:	4293      	cmp	r3, r2
 8009ed8:	d061      	beq.n	8009f9e <HAL_UART_IRQHandler+0x3e2>
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	4a9f      	ldr	r2, [pc, #636]	@ (800a160 <HAL_UART_IRQHandler+0x5a4>)
 8009ee4:	4293      	cmp	r3, r2
 8009ee6:	d05a      	beq.n	8009f9e <HAL_UART_IRQHandler+0x3e2>
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	4a9c      	ldr	r2, [pc, #624]	@ (800a164 <HAL_UART_IRQHandler+0x5a8>)
 8009ef2:	4293      	cmp	r3, r2
 8009ef4:	d053      	beq.n	8009f9e <HAL_UART_IRQHandler+0x3e2>
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	4a9a      	ldr	r2, [pc, #616]	@ (800a168 <HAL_UART_IRQHandler+0x5ac>)
 8009f00:	4293      	cmp	r3, r2
 8009f02:	d04c      	beq.n	8009f9e <HAL_UART_IRQHandler+0x3e2>
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	4a97      	ldr	r2, [pc, #604]	@ (800a16c <HAL_UART_IRQHandler+0x5b0>)
 8009f0e:	4293      	cmp	r3, r2
 8009f10:	d045      	beq.n	8009f9e <HAL_UART_IRQHandler+0x3e2>
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	4a95      	ldr	r2, [pc, #596]	@ (800a170 <HAL_UART_IRQHandler+0x5b4>)
 8009f1c:	4293      	cmp	r3, r2
 8009f1e:	d03e      	beq.n	8009f9e <HAL_UART_IRQHandler+0x3e2>
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	4a92      	ldr	r2, [pc, #584]	@ (800a174 <HAL_UART_IRQHandler+0x5b8>)
 8009f2a:	4293      	cmp	r3, r2
 8009f2c:	d037      	beq.n	8009f9e <HAL_UART_IRQHandler+0x3e2>
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	4a90      	ldr	r2, [pc, #576]	@ (800a178 <HAL_UART_IRQHandler+0x5bc>)
 8009f38:	4293      	cmp	r3, r2
 8009f3a:	d030      	beq.n	8009f9e <HAL_UART_IRQHandler+0x3e2>
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	4a8d      	ldr	r2, [pc, #564]	@ (800a17c <HAL_UART_IRQHandler+0x5c0>)
 8009f46:	4293      	cmp	r3, r2
 8009f48:	d029      	beq.n	8009f9e <HAL_UART_IRQHandler+0x3e2>
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	4a8b      	ldr	r2, [pc, #556]	@ (800a180 <HAL_UART_IRQHandler+0x5c4>)
 8009f54:	4293      	cmp	r3, r2
 8009f56:	d022      	beq.n	8009f9e <HAL_UART_IRQHandler+0x3e2>
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	4a88      	ldr	r2, [pc, #544]	@ (800a184 <HAL_UART_IRQHandler+0x5c8>)
 8009f62:	4293      	cmp	r3, r2
 8009f64:	d01b      	beq.n	8009f9e <HAL_UART_IRQHandler+0x3e2>
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	4a86      	ldr	r2, [pc, #536]	@ (800a188 <HAL_UART_IRQHandler+0x5cc>)
 8009f70:	4293      	cmp	r3, r2
 8009f72:	d014      	beq.n	8009f9e <HAL_UART_IRQHandler+0x3e2>
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	4a83      	ldr	r2, [pc, #524]	@ (800a18c <HAL_UART_IRQHandler+0x5d0>)
 8009f7e:	4293      	cmp	r3, r2
 8009f80:	d00d      	beq.n	8009f9e <HAL_UART_IRQHandler+0x3e2>
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	4a81      	ldr	r2, [pc, #516]	@ (800a190 <HAL_UART_IRQHandler+0x5d4>)
 8009f8c:	4293      	cmp	r3, r2
 8009f8e:	d006      	beq.n	8009f9e <HAL_UART_IRQHandler+0x3e2>
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	4a7e      	ldr	r2, [pc, #504]	@ (800a194 <HAL_UART_IRQHandler+0x5d8>)
 8009f9a:	4293      	cmp	r3, r2
 8009f9c:	d106      	bne.n	8009fac <HAL_UART_IRQHandler+0x3f0>
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	685b      	ldr	r3, [r3, #4]
 8009fa8:	b29b      	uxth	r3, r3
 8009faa:	e005      	b.n	8009fb8 <HAL_UART_IRQHandler+0x3fc>
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	685b      	ldr	r3, [r3, #4]
 8009fb6:	b29b      	uxth	r3, r3
 8009fb8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009fbc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	f000 80ad 	beq.w	800a120 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009fcc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009fd0:	429a      	cmp	r2, r3
 8009fd2:	f080 80a5 	bcs.w	800a120 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009fdc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009fe6:	69db      	ldr	r3, [r3, #28]
 8009fe8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009fec:	f000 8087 	beq.w	800a0fe <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ff8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009ffc:	e853 3f00 	ldrex	r3, [r3]
 800a000:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a004:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a008:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a00c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	461a      	mov	r2, r3
 800a016:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a01a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a01e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a022:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a026:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a02a:	e841 2300 	strex	r3, r2, [r1]
 800a02e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a032:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a036:	2b00      	cmp	r3, #0
 800a038:	d1da      	bne.n	8009ff0 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	3308      	adds	r3, #8
 800a040:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a042:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a044:	e853 3f00 	ldrex	r3, [r3]
 800a048:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a04a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a04c:	f023 0301 	bic.w	r3, r3, #1
 800a050:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	3308      	adds	r3, #8
 800a05a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a05e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a062:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a064:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a066:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a06a:	e841 2300 	strex	r3, r2, [r1]
 800a06e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a070:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a072:	2b00      	cmp	r3, #0
 800a074:	d1e1      	bne.n	800a03a <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	3308      	adds	r3, #8
 800a07c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a07e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a080:	e853 3f00 	ldrex	r3, [r3]
 800a084:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a086:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a088:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a08c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	3308      	adds	r3, #8
 800a096:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a09a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a09c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a09e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a0a0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a0a2:	e841 2300 	strex	r3, r2, [r1]
 800a0a6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a0a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d1e3      	bne.n	800a076 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	2220      	movs	r2, #32
 800a0b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a0c4:	e853 3f00 	ldrex	r3, [r3]
 800a0c8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a0ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a0cc:	f023 0310 	bic.w	r3, r3, #16
 800a0d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	461a      	mov	r2, r3
 800a0da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a0de:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a0e0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0e2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a0e4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a0e6:	e841 2300 	strex	r3, r2, [r1]
 800a0ea:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a0ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d1e4      	bne.n	800a0bc <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a0f8:	4618      	mov	r0, r3
 800a0fa:	f7f9 fd8f 	bl	8003c1c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	2202      	movs	r2, #2
 800a102:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a110:	b29b      	uxth	r3, r3
 800a112:	1ad3      	subs	r3, r2, r3
 800a114:	b29b      	uxth	r3, r3
 800a116:	4619      	mov	r1, r3
 800a118:	6878      	ldr	r0, [r7, #4]
 800a11a:	f000 f939 	bl	800a390 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800a11e:	e119      	b.n	800a354 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a126:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a12a:	429a      	cmp	r2, r3
 800a12c:	f040 8112 	bne.w	800a354 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a136:	69db      	ldr	r3, [r3, #28]
 800a138:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a13c:	f040 810a 	bne.w	800a354 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	2202      	movs	r2, #2
 800a144:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a14c:	4619      	mov	r1, r3
 800a14e:	6878      	ldr	r0, [r7, #4]
 800a150:	f000 f91e 	bl	800a390 <HAL_UARTEx_RxEventCallback>
      return;
 800a154:	e0fe      	b.n	800a354 <HAL_UART_IRQHandler+0x798>
 800a156:	bf00      	nop
 800a158:	40020010 	.word	0x40020010
 800a15c:	40020028 	.word	0x40020028
 800a160:	40020040 	.word	0x40020040
 800a164:	40020058 	.word	0x40020058
 800a168:	40020070 	.word	0x40020070
 800a16c:	40020088 	.word	0x40020088
 800a170:	400200a0 	.word	0x400200a0
 800a174:	400200b8 	.word	0x400200b8
 800a178:	40020410 	.word	0x40020410
 800a17c:	40020428 	.word	0x40020428
 800a180:	40020440 	.word	0x40020440
 800a184:	40020458 	.word	0x40020458
 800a188:	40020470 	.word	0x40020470
 800a18c:	40020488 	.word	0x40020488
 800a190:	400204a0 	.word	0x400204a0
 800a194:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a1a4:	b29b      	uxth	r3, r3
 800a1a6:	1ad3      	subs	r3, r2, r3
 800a1a8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a1b2:	b29b      	uxth	r3, r3
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	f000 80cf 	beq.w	800a358 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800a1ba:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	f000 80ca 	beq.w	800a358 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1cc:	e853 3f00 	ldrex	r3, [r3]
 800a1d0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a1d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1d4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a1d8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	461a      	mov	r2, r3
 800a1e2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a1e6:	647b      	str	r3, [r7, #68]	@ 0x44
 800a1e8:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1ea:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a1ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a1ee:	e841 2300 	strex	r3, r2, [r1]
 800a1f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a1f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d1e4      	bne.n	800a1c4 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	3308      	adds	r3, #8
 800a200:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a204:	e853 3f00 	ldrex	r3, [r3]
 800a208:	623b      	str	r3, [r7, #32]
   return(result);
 800a20a:	6a3a      	ldr	r2, [r7, #32]
 800a20c:	4b55      	ldr	r3, [pc, #340]	@ (800a364 <HAL_UART_IRQHandler+0x7a8>)
 800a20e:	4013      	ands	r3, r2
 800a210:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	3308      	adds	r3, #8
 800a21a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a21e:	633a      	str	r2, [r7, #48]	@ 0x30
 800a220:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a222:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a224:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a226:	e841 2300 	strex	r3, r2, [r1]
 800a22a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a22c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d1e3      	bne.n	800a1fa <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	2220      	movs	r2, #32
 800a236:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	2200      	movs	r2, #0
 800a23e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	2200      	movs	r2, #0
 800a244:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a24c:	693b      	ldr	r3, [r7, #16]
 800a24e:	e853 3f00 	ldrex	r3, [r3]
 800a252:	60fb      	str	r3, [r7, #12]
   return(result);
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	f023 0310 	bic.w	r3, r3, #16
 800a25a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	461a      	mov	r2, r3
 800a264:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a268:	61fb      	str	r3, [r7, #28]
 800a26a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a26c:	69b9      	ldr	r1, [r7, #24]
 800a26e:	69fa      	ldr	r2, [r7, #28]
 800a270:	e841 2300 	strex	r3, r2, [r1]
 800a274:	617b      	str	r3, [r7, #20]
   return(result);
 800a276:	697b      	ldr	r3, [r7, #20]
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d1e4      	bne.n	800a246 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	2202      	movs	r2, #2
 800a280:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a282:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a286:	4619      	mov	r1, r3
 800a288:	6878      	ldr	r0, [r7, #4]
 800a28a:	f000 f881 	bl	800a390 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a28e:	e063      	b.n	800a358 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a290:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a294:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d00e      	beq.n	800a2ba <HAL_UART_IRQHandler+0x6fe>
 800a29c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a2a0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d008      	beq.n	800a2ba <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800a2b0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800a2b2:	6878      	ldr	r0, [r7, #4]
 800a2b4:	f001 f83d 	bl	800b332 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a2b8:	e051      	b.n	800a35e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800a2ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a2be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d014      	beq.n	800a2f0 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800a2c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a2ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d105      	bne.n	800a2de <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a2d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a2d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d008      	beq.n	800a2f0 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d03a      	beq.n	800a35c <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a2ea:	6878      	ldr	r0, [r7, #4]
 800a2ec:	4798      	blx	r3
    }
    return;
 800a2ee:	e035      	b.n	800a35c <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a2f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a2f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d009      	beq.n	800a310 <HAL_UART_IRQHandler+0x754>
 800a2fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a300:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a304:	2b00      	cmp	r3, #0
 800a306:	d003      	beq.n	800a310 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800a308:	6878      	ldr	r0, [r7, #4]
 800a30a:	f000 ffe7 	bl	800b2dc <UART_EndTransmit_IT>
    return;
 800a30e:	e026      	b.n	800a35e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a310:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a314:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d009      	beq.n	800a330 <HAL_UART_IRQHandler+0x774>
 800a31c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a320:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a324:	2b00      	cmp	r3, #0
 800a326:	d003      	beq.n	800a330 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800a328:	6878      	ldr	r0, [r7, #4]
 800a32a:	f001 f816 	bl	800b35a <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a32e:	e016      	b.n	800a35e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a330:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a334:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d010      	beq.n	800a35e <HAL_UART_IRQHandler+0x7a2>
 800a33c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a340:	2b00      	cmp	r3, #0
 800a342:	da0c      	bge.n	800a35e <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a344:	6878      	ldr	r0, [r7, #4]
 800a346:	f000 fffe 	bl	800b346 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a34a:	e008      	b.n	800a35e <HAL_UART_IRQHandler+0x7a2>
      return;
 800a34c:	bf00      	nop
 800a34e:	e006      	b.n	800a35e <HAL_UART_IRQHandler+0x7a2>
    return;
 800a350:	bf00      	nop
 800a352:	e004      	b.n	800a35e <HAL_UART_IRQHandler+0x7a2>
      return;
 800a354:	bf00      	nop
 800a356:	e002      	b.n	800a35e <HAL_UART_IRQHandler+0x7a2>
      return;
 800a358:	bf00      	nop
 800a35a:	e000      	b.n	800a35e <HAL_UART_IRQHandler+0x7a2>
    return;
 800a35c:	bf00      	nop
  }
}
 800a35e:	37e8      	adds	r7, #232	@ 0xe8
 800a360:	46bd      	mov	sp, r7
 800a362:	bd80      	pop	{r7, pc}
 800a364:	effffffe 	.word	0xeffffffe

0800a368 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a368:	b480      	push	{r7}
 800a36a:	b083      	sub	sp, #12
 800a36c:	af00      	add	r7, sp, #0
 800a36e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a370:	bf00      	nop
 800a372:	370c      	adds	r7, #12
 800a374:	46bd      	mov	sp, r7
 800a376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a37a:	4770      	bx	lr

0800a37c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a37c:	b480      	push	{r7}
 800a37e:	b083      	sub	sp, #12
 800a380:	af00      	add	r7, sp, #0
 800a382:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a384:	bf00      	nop
 800a386:	370c      	adds	r7, #12
 800a388:	46bd      	mov	sp, r7
 800a38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38e:	4770      	bx	lr

0800a390 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a390:	b480      	push	{r7}
 800a392:	b083      	sub	sp, #12
 800a394:	af00      	add	r7, sp, #0
 800a396:	6078      	str	r0, [r7, #4]
 800a398:	460b      	mov	r3, r1
 800a39a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a39c:	bf00      	nop
 800a39e:	370c      	adds	r7, #12
 800a3a0:	46bd      	mov	sp, r7
 800a3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a6:	4770      	bx	lr

0800a3a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a3a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a3ac:	b092      	sub	sp, #72	@ 0x48
 800a3ae:	af00      	add	r7, sp, #0
 800a3b0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a3b2:	2300      	movs	r3, #0
 800a3b4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a3b8:	697b      	ldr	r3, [r7, #20]
 800a3ba:	689a      	ldr	r2, [r3, #8]
 800a3bc:	697b      	ldr	r3, [r7, #20]
 800a3be:	691b      	ldr	r3, [r3, #16]
 800a3c0:	431a      	orrs	r2, r3
 800a3c2:	697b      	ldr	r3, [r7, #20]
 800a3c4:	695b      	ldr	r3, [r3, #20]
 800a3c6:	431a      	orrs	r2, r3
 800a3c8:	697b      	ldr	r3, [r7, #20]
 800a3ca:	69db      	ldr	r3, [r3, #28]
 800a3cc:	4313      	orrs	r3, r2
 800a3ce:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a3d0:	697b      	ldr	r3, [r7, #20]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	681a      	ldr	r2, [r3, #0]
 800a3d6:	4bbe      	ldr	r3, [pc, #760]	@ (800a6d0 <UART_SetConfig+0x328>)
 800a3d8:	4013      	ands	r3, r2
 800a3da:	697a      	ldr	r2, [r7, #20]
 800a3dc:	6812      	ldr	r2, [r2, #0]
 800a3de:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a3e0:	430b      	orrs	r3, r1
 800a3e2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a3e4:	697b      	ldr	r3, [r7, #20]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	685b      	ldr	r3, [r3, #4]
 800a3ea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a3ee:	697b      	ldr	r3, [r7, #20]
 800a3f0:	68da      	ldr	r2, [r3, #12]
 800a3f2:	697b      	ldr	r3, [r7, #20]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	430a      	orrs	r2, r1
 800a3f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a3fa:	697b      	ldr	r3, [r7, #20]
 800a3fc:	699b      	ldr	r3, [r3, #24]
 800a3fe:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a400:	697b      	ldr	r3, [r7, #20]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	4ab3      	ldr	r2, [pc, #716]	@ (800a6d4 <UART_SetConfig+0x32c>)
 800a406:	4293      	cmp	r3, r2
 800a408:	d004      	beq.n	800a414 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a40a:	697b      	ldr	r3, [r7, #20]
 800a40c:	6a1b      	ldr	r3, [r3, #32]
 800a40e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a410:	4313      	orrs	r3, r2
 800a412:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a414:	697b      	ldr	r3, [r7, #20]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	689a      	ldr	r2, [r3, #8]
 800a41a:	4baf      	ldr	r3, [pc, #700]	@ (800a6d8 <UART_SetConfig+0x330>)
 800a41c:	4013      	ands	r3, r2
 800a41e:	697a      	ldr	r2, [r7, #20]
 800a420:	6812      	ldr	r2, [r2, #0]
 800a422:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a424:	430b      	orrs	r3, r1
 800a426:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a428:	697b      	ldr	r3, [r7, #20]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a42e:	f023 010f 	bic.w	r1, r3, #15
 800a432:	697b      	ldr	r3, [r7, #20]
 800a434:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a436:	697b      	ldr	r3, [r7, #20]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	430a      	orrs	r2, r1
 800a43c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a43e:	697b      	ldr	r3, [r7, #20]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	4aa6      	ldr	r2, [pc, #664]	@ (800a6dc <UART_SetConfig+0x334>)
 800a444:	4293      	cmp	r3, r2
 800a446:	d177      	bne.n	800a538 <UART_SetConfig+0x190>
 800a448:	4ba5      	ldr	r3, [pc, #660]	@ (800a6e0 <UART_SetConfig+0x338>)
 800a44a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a44c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a450:	2b28      	cmp	r3, #40	@ 0x28
 800a452:	d86d      	bhi.n	800a530 <UART_SetConfig+0x188>
 800a454:	a201      	add	r2, pc, #4	@ (adr r2, 800a45c <UART_SetConfig+0xb4>)
 800a456:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a45a:	bf00      	nop
 800a45c:	0800a501 	.word	0x0800a501
 800a460:	0800a531 	.word	0x0800a531
 800a464:	0800a531 	.word	0x0800a531
 800a468:	0800a531 	.word	0x0800a531
 800a46c:	0800a531 	.word	0x0800a531
 800a470:	0800a531 	.word	0x0800a531
 800a474:	0800a531 	.word	0x0800a531
 800a478:	0800a531 	.word	0x0800a531
 800a47c:	0800a509 	.word	0x0800a509
 800a480:	0800a531 	.word	0x0800a531
 800a484:	0800a531 	.word	0x0800a531
 800a488:	0800a531 	.word	0x0800a531
 800a48c:	0800a531 	.word	0x0800a531
 800a490:	0800a531 	.word	0x0800a531
 800a494:	0800a531 	.word	0x0800a531
 800a498:	0800a531 	.word	0x0800a531
 800a49c:	0800a511 	.word	0x0800a511
 800a4a0:	0800a531 	.word	0x0800a531
 800a4a4:	0800a531 	.word	0x0800a531
 800a4a8:	0800a531 	.word	0x0800a531
 800a4ac:	0800a531 	.word	0x0800a531
 800a4b0:	0800a531 	.word	0x0800a531
 800a4b4:	0800a531 	.word	0x0800a531
 800a4b8:	0800a531 	.word	0x0800a531
 800a4bc:	0800a519 	.word	0x0800a519
 800a4c0:	0800a531 	.word	0x0800a531
 800a4c4:	0800a531 	.word	0x0800a531
 800a4c8:	0800a531 	.word	0x0800a531
 800a4cc:	0800a531 	.word	0x0800a531
 800a4d0:	0800a531 	.word	0x0800a531
 800a4d4:	0800a531 	.word	0x0800a531
 800a4d8:	0800a531 	.word	0x0800a531
 800a4dc:	0800a521 	.word	0x0800a521
 800a4e0:	0800a531 	.word	0x0800a531
 800a4e4:	0800a531 	.word	0x0800a531
 800a4e8:	0800a531 	.word	0x0800a531
 800a4ec:	0800a531 	.word	0x0800a531
 800a4f0:	0800a531 	.word	0x0800a531
 800a4f4:	0800a531 	.word	0x0800a531
 800a4f8:	0800a531 	.word	0x0800a531
 800a4fc:	0800a529 	.word	0x0800a529
 800a500:	2301      	movs	r3, #1
 800a502:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a506:	e222      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a508:	2304      	movs	r3, #4
 800a50a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a50e:	e21e      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a510:	2308      	movs	r3, #8
 800a512:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a516:	e21a      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a518:	2310      	movs	r3, #16
 800a51a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a51e:	e216      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a520:	2320      	movs	r3, #32
 800a522:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a526:	e212      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a528:	2340      	movs	r3, #64	@ 0x40
 800a52a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a52e:	e20e      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a530:	2380      	movs	r3, #128	@ 0x80
 800a532:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a536:	e20a      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a538:	697b      	ldr	r3, [r7, #20]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	4a69      	ldr	r2, [pc, #420]	@ (800a6e4 <UART_SetConfig+0x33c>)
 800a53e:	4293      	cmp	r3, r2
 800a540:	d130      	bne.n	800a5a4 <UART_SetConfig+0x1fc>
 800a542:	4b67      	ldr	r3, [pc, #412]	@ (800a6e0 <UART_SetConfig+0x338>)
 800a544:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a546:	f003 0307 	and.w	r3, r3, #7
 800a54a:	2b05      	cmp	r3, #5
 800a54c:	d826      	bhi.n	800a59c <UART_SetConfig+0x1f4>
 800a54e:	a201      	add	r2, pc, #4	@ (adr r2, 800a554 <UART_SetConfig+0x1ac>)
 800a550:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a554:	0800a56d 	.word	0x0800a56d
 800a558:	0800a575 	.word	0x0800a575
 800a55c:	0800a57d 	.word	0x0800a57d
 800a560:	0800a585 	.word	0x0800a585
 800a564:	0800a58d 	.word	0x0800a58d
 800a568:	0800a595 	.word	0x0800a595
 800a56c:	2300      	movs	r3, #0
 800a56e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a572:	e1ec      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a574:	2304      	movs	r3, #4
 800a576:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a57a:	e1e8      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a57c:	2308      	movs	r3, #8
 800a57e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a582:	e1e4      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a584:	2310      	movs	r3, #16
 800a586:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a58a:	e1e0      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a58c:	2320      	movs	r3, #32
 800a58e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a592:	e1dc      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a594:	2340      	movs	r3, #64	@ 0x40
 800a596:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a59a:	e1d8      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a59c:	2380      	movs	r3, #128	@ 0x80
 800a59e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5a2:	e1d4      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a5a4:	697b      	ldr	r3, [r7, #20]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	4a4f      	ldr	r2, [pc, #316]	@ (800a6e8 <UART_SetConfig+0x340>)
 800a5aa:	4293      	cmp	r3, r2
 800a5ac:	d130      	bne.n	800a610 <UART_SetConfig+0x268>
 800a5ae:	4b4c      	ldr	r3, [pc, #304]	@ (800a6e0 <UART_SetConfig+0x338>)
 800a5b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a5b2:	f003 0307 	and.w	r3, r3, #7
 800a5b6:	2b05      	cmp	r3, #5
 800a5b8:	d826      	bhi.n	800a608 <UART_SetConfig+0x260>
 800a5ba:	a201      	add	r2, pc, #4	@ (adr r2, 800a5c0 <UART_SetConfig+0x218>)
 800a5bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5c0:	0800a5d9 	.word	0x0800a5d9
 800a5c4:	0800a5e1 	.word	0x0800a5e1
 800a5c8:	0800a5e9 	.word	0x0800a5e9
 800a5cc:	0800a5f1 	.word	0x0800a5f1
 800a5d0:	0800a5f9 	.word	0x0800a5f9
 800a5d4:	0800a601 	.word	0x0800a601
 800a5d8:	2300      	movs	r3, #0
 800a5da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5de:	e1b6      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a5e0:	2304      	movs	r3, #4
 800a5e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5e6:	e1b2      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a5e8:	2308      	movs	r3, #8
 800a5ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5ee:	e1ae      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a5f0:	2310      	movs	r3, #16
 800a5f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5f6:	e1aa      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a5f8:	2320      	movs	r3, #32
 800a5fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5fe:	e1a6      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a600:	2340      	movs	r3, #64	@ 0x40
 800a602:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a606:	e1a2      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a608:	2380      	movs	r3, #128	@ 0x80
 800a60a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a60e:	e19e      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a610:	697b      	ldr	r3, [r7, #20]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	4a35      	ldr	r2, [pc, #212]	@ (800a6ec <UART_SetConfig+0x344>)
 800a616:	4293      	cmp	r3, r2
 800a618:	d130      	bne.n	800a67c <UART_SetConfig+0x2d4>
 800a61a:	4b31      	ldr	r3, [pc, #196]	@ (800a6e0 <UART_SetConfig+0x338>)
 800a61c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a61e:	f003 0307 	and.w	r3, r3, #7
 800a622:	2b05      	cmp	r3, #5
 800a624:	d826      	bhi.n	800a674 <UART_SetConfig+0x2cc>
 800a626:	a201      	add	r2, pc, #4	@ (adr r2, 800a62c <UART_SetConfig+0x284>)
 800a628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a62c:	0800a645 	.word	0x0800a645
 800a630:	0800a64d 	.word	0x0800a64d
 800a634:	0800a655 	.word	0x0800a655
 800a638:	0800a65d 	.word	0x0800a65d
 800a63c:	0800a665 	.word	0x0800a665
 800a640:	0800a66d 	.word	0x0800a66d
 800a644:	2300      	movs	r3, #0
 800a646:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a64a:	e180      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a64c:	2304      	movs	r3, #4
 800a64e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a652:	e17c      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a654:	2308      	movs	r3, #8
 800a656:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a65a:	e178      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a65c:	2310      	movs	r3, #16
 800a65e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a662:	e174      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a664:	2320      	movs	r3, #32
 800a666:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a66a:	e170      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a66c:	2340      	movs	r3, #64	@ 0x40
 800a66e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a672:	e16c      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a674:	2380      	movs	r3, #128	@ 0x80
 800a676:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a67a:	e168      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a67c:	697b      	ldr	r3, [r7, #20]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	4a1b      	ldr	r2, [pc, #108]	@ (800a6f0 <UART_SetConfig+0x348>)
 800a682:	4293      	cmp	r3, r2
 800a684:	d142      	bne.n	800a70c <UART_SetConfig+0x364>
 800a686:	4b16      	ldr	r3, [pc, #88]	@ (800a6e0 <UART_SetConfig+0x338>)
 800a688:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a68a:	f003 0307 	and.w	r3, r3, #7
 800a68e:	2b05      	cmp	r3, #5
 800a690:	d838      	bhi.n	800a704 <UART_SetConfig+0x35c>
 800a692:	a201      	add	r2, pc, #4	@ (adr r2, 800a698 <UART_SetConfig+0x2f0>)
 800a694:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a698:	0800a6b1 	.word	0x0800a6b1
 800a69c:	0800a6b9 	.word	0x0800a6b9
 800a6a0:	0800a6c1 	.word	0x0800a6c1
 800a6a4:	0800a6c9 	.word	0x0800a6c9
 800a6a8:	0800a6f5 	.word	0x0800a6f5
 800a6ac:	0800a6fd 	.word	0x0800a6fd
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a6b6:	e14a      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a6b8:	2304      	movs	r3, #4
 800a6ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a6be:	e146      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a6c0:	2308      	movs	r3, #8
 800a6c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a6c6:	e142      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a6c8:	2310      	movs	r3, #16
 800a6ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a6ce:	e13e      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a6d0:	cfff69f3 	.word	0xcfff69f3
 800a6d4:	58000c00 	.word	0x58000c00
 800a6d8:	11fff4ff 	.word	0x11fff4ff
 800a6dc:	40011000 	.word	0x40011000
 800a6e0:	58024400 	.word	0x58024400
 800a6e4:	40004400 	.word	0x40004400
 800a6e8:	40004800 	.word	0x40004800
 800a6ec:	40004c00 	.word	0x40004c00
 800a6f0:	40005000 	.word	0x40005000
 800a6f4:	2320      	movs	r3, #32
 800a6f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a6fa:	e128      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a6fc:	2340      	movs	r3, #64	@ 0x40
 800a6fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a702:	e124      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a704:	2380      	movs	r3, #128	@ 0x80
 800a706:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a70a:	e120      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a70c:	697b      	ldr	r3, [r7, #20]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	4acb      	ldr	r2, [pc, #812]	@ (800aa40 <UART_SetConfig+0x698>)
 800a712:	4293      	cmp	r3, r2
 800a714:	d176      	bne.n	800a804 <UART_SetConfig+0x45c>
 800a716:	4bcb      	ldr	r3, [pc, #812]	@ (800aa44 <UART_SetConfig+0x69c>)
 800a718:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a71a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a71e:	2b28      	cmp	r3, #40	@ 0x28
 800a720:	d86c      	bhi.n	800a7fc <UART_SetConfig+0x454>
 800a722:	a201      	add	r2, pc, #4	@ (adr r2, 800a728 <UART_SetConfig+0x380>)
 800a724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a728:	0800a7cd 	.word	0x0800a7cd
 800a72c:	0800a7fd 	.word	0x0800a7fd
 800a730:	0800a7fd 	.word	0x0800a7fd
 800a734:	0800a7fd 	.word	0x0800a7fd
 800a738:	0800a7fd 	.word	0x0800a7fd
 800a73c:	0800a7fd 	.word	0x0800a7fd
 800a740:	0800a7fd 	.word	0x0800a7fd
 800a744:	0800a7fd 	.word	0x0800a7fd
 800a748:	0800a7d5 	.word	0x0800a7d5
 800a74c:	0800a7fd 	.word	0x0800a7fd
 800a750:	0800a7fd 	.word	0x0800a7fd
 800a754:	0800a7fd 	.word	0x0800a7fd
 800a758:	0800a7fd 	.word	0x0800a7fd
 800a75c:	0800a7fd 	.word	0x0800a7fd
 800a760:	0800a7fd 	.word	0x0800a7fd
 800a764:	0800a7fd 	.word	0x0800a7fd
 800a768:	0800a7dd 	.word	0x0800a7dd
 800a76c:	0800a7fd 	.word	0x0800a7fd
 800a770:	0800a7fd 	.word	0x0800a7fd
 800a774:	0800a7fd 	.word	0x0800a7fd
 800a778:	0800a7fd 	.word	0x0800a7fd
 800a77c:	0800a7fd 	.word	0x0800a7fd
 800a780:	0800a7fd 	.word	0x0800a7fd
 800a784:	0800a7fd 	.word	0x0800a7fd
 800a788:	0800a7e5 	.word	0x0800a7e5
 800a78c:	0800a7fd 	.word	0x0800a7fd
 800a790:	0800a7fd 	.word	0x0800a7fd
 800a794:	0800a7fd 	.word	0x0800a7fd
 800a798:	0800a7fd 	.word	0x0800a7fd
 800a79c:	0800a7fd 	.word	0x0800a7fd
 800a7a0:	0800a7fd 	.word	0x0800a7fd
 800a7a4:	0800a7fd 	.word	0x0800a7fd
 800a7a8:	0800a7ed 	.word	0x0800a7ed
 800a7ac:	0800a7fd 	.word	0x0800a7fd
 800a7b0:	0800a7fd 	.word	0x0800a7fd
 800a7b4:	0800a7fd 	.word	0x0800a7fd
 800a7b8:	0800a7fd 	.word	0x0800a7fd
 800a7bc:	0800a7fd 	.word	0x0800a7fd
 800a7c0:	0800a7fd 	.word	0x0800a7fd
 800a7c4:	0800a7fd 	.word	0x0800a7fd
 800a7c8:	0800a7f5 	.word	0x0800a7f5
 800a7cc:	2301      	movs	r3, #1
 800a7ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a7d2:	e0bc      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a7d4:	2304      	movs	r3, #4
 800a7d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a7da:	e0b8      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a7dc:	2308      	movs	r3, #8
 800a7de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a7e2:	e0b4      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a7e4:	2310      	movs	r3, #16
 800a7e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a7ea:	e0b0      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a7ec:	2320      	movs	r3, #32
 800a7ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a7f2:	e0ac      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a7f4:	2340      	movs	r3, #64	@ 0x40
 800a7f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a7fa:	e0a8      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a7fc:	2380      	movs	r3, #128	@ 0x80
 800a7fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a802:	e0a4      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a804:	697b      	ldr	r3, [r7, #20]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	4a8f      	ldr	r2, [pc, #572]	@ (800aa48 <UART_SetConfig+0x6a0>)
 800a80a:	4293      	cmp	r3, r2
 800a80c:	d130      	bne.n	800a870 <UART_SetConfig+0x4c8>
 800a80e:	4b8d      	ldr	r3, [pc, #564]	@ (800aa44 <UART_SetConfig+0x69c>)
 800a810:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a812:	f003 0307 	and.w	r3, r3, #7
 800a816:	2b05      	cmp	r3, #5
 800a818:	d826      	bhi.n	800a868 <UART_SetConfig+0x4c0>
 800a81a:	a201      	add	r2, pc, #4	@ (adr r2, 800a820 <UART_SetConfig+0x478>)
 800a81c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a820:	0800a839 	.word	0x0800a839
 800a824:	0800a841 	.word	0x0800a841
 800a828:	0800a849 	.word	0x0800a849
 800a82c:	0800a851 	.word	0x0800a851
 800a830:	0800a859 	.word	0x0800a859
 800a834:	0800a861 	.word	0x0800a861
 800a838:	2300      	movs	r3, #0
 800a83a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a83e:	e086      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a840:	2304      	movs	r3, #4
 800a842:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a846:	e082      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a848:	2308      	movs	r3, #8
 800a84a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a84e:	e07e      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a850:	2310      	movs	r3, #16
 800a852:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a856:	e07a      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a858:	2320      	movs	r3, #32
 800a85a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a85e:	e076      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a860:	2340      	movs	r3, #64	@ 0x40
 800a862:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a866:	e072      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a868:	2380      	movs	r3, #128	@ 0x80
 800a86a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a86e:	e06e      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a870:	697b      	ldr	r3, [r7, #20]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	4a75      	ldr	r2, [pc, #468]	@ (800aa4c <UART_SetConfig+0x6a4>)
 800a876:	4293      	cmp	r3, r2
 800a878:	d130      	bne.n	800a8dc <UART_SetConfig+0x534>
 800a87a:	4b72      	ldr	r3, [pc, #456]	@ (800aa44 <UART_SetConfig+0x69c>)
 800a87c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a87e:	f003 0307 	and.w	r3, r3, #7
 800a882:	2b05      	cmp	r3, #5
 800a884:	d826      	bhi.n	800a8d4 <UART_SetConfig+0x52c>
 800a886:	a201      	add	r2, pc, #4	@ (adr r2, 800a88c <UART_SetConfig+0x4e4>)
 800a888:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a88c:	0800a8a5 	.word	0x0800a8a5
 800a890:	0800a8ad 	.word	0x0800a8ad
 800a894:	0800a8b5 	.word	0x0800a8b5
 800a898:	0800a8bd 	.word	0x0800a8bd
 800a89c:	0800a8c5 	.word	0x0800a8c5
 800a8a0:	0800a8cd 	.word	0x0800a8cd
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8aa:	e050      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a8ac:	2304      	movs	r3, #4
 800a8ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8b2:	e04c      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a8b4:	2308      	movs	r3, #8
 800a8b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8ba:	e048      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a8bc:	2310      	movs	r3, #16
 800a8be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8c2:	e044      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a8c4:	2320      	movs	r3, #32
 800a8c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8ca:	e040      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a8cc:	2340      	movs	r3, #64	@ 0x40
 800a8ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8d2:	e03c      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a8d4:	2380      	movs	r3, #128	@ 0x80
 800a8d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8da:	e038      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a8dc:	697b      	ldr	r3, [r7, #20]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	4a5b      	ldr	r2, [pc, #364]	@ (800aa50 <UART_SetConfig+0x6a8>)
 800a8e2:	4293      	cmp	r3, r2
 800a8e4:	d130      	bne.n	800a948 <UART_SetConfig+0x5a0>
 800a8e6:	4b57      	ldr	r3, [pc, #348]	@ (800aa44 <UART_SetConfig+0x69c>)
 800a8e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a8ea:	f003 0307 	and.w	r3, r3, #7
 800a8ee:	2b05      	cmp	r3, #5
 800a8f0:	d826      	bhi.n	800a940 <UART_SetConfig+0x598>
 800a8f2:	a201      	add	r2, pc, #4	@ (adr r2, 800a8f8 <UART_SetConfig+0x550>)
 800a8f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8f8:	0800a911 	.word	0x0800a911
 800a8fc:	0800a919 	.word	0x0800a919
 800a900:	0800a921 	.word	0x0800a921
 800a904:	0800a929 	.word	0x0800a929
 800a908:	0800a931 	.word	0x0800a931
 800a90c:	0800a939 	.word	0x0800a939
 800a910:	2302      	movs	r3, #2
 800a912:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a916:	e01a      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a918:	2304      	movs	r3, #4
 800a91a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a91e:	e016      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a920:	2308      	movs	r3, #8
 800a922:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a926:	e012      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a928:	2310      	movs	r3, #16
 800a92a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a92e:	e00e      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a930:	2320      	movs	r3, #32
 800a932:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a936:	e00a      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a938:	2340      	movs	r3, #64	@ 0x40
 800a93a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a93e:	e006      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a940:	2380      	movs	r3, #128	@ 0x80
 800a942:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a946:	e002      	b.n	800a94e <UART_SetConfig+0x5a6>
 800a948:	2380      	movs	r3, #128	@ 0x80
 800a94a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a94e:	697b      	ldr	r3, [r7, #20]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	4a3f      	ldr	r2, [pc, #252]	@ (800aa50 <UART_SetConfig+0x6a8>)
 800a954:	4293      	cmp	r3, r2
 800a956:	f040 80f8 	bne.w	800ab4a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a95a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a95e:	2b20      	cmp	r3, #32
 800a960:	dc46      	bgt.n	800a9f0 <UART_SetConfig+0x648>
 800a962:	2b02      	cmp	r3, #2
 800a964:	f2c0 8082 	blt.w	800aa6c <UART_SetConfig+0x6c4>
 800a968:	3b02      	subs	r3, #2
 800a96a:	2b1e      	cmp	r3, #30
 800a96c:	d87e      	bhi.n	800aa6c <UART_SetConfig+0x6c4>
 800a96e:	a201      	add	r2, pc, #4	@ (adr r2, 800a974 <UART_SetConfig+0x5cc>)
 800a970:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a974:	0800a9f7 	.word	0x0800a9f7
 800a978:	0800aa6d 	.word	0x0800aa6d
 800a97c:	0800a9ff 	.word	0x0800a9ff
 800a980:	0800aa6d 	.word	0x0800aa6d
 800a984:	0800aa6d 	.word	0x0800aa6d
 800a988:	0800aa6d 	.word	0x0800aa6d
 800a98c:	0800aa0f 	.word	0x0800aa0f
 800a990:	0800aa6d 	.word	0x0800aa6d
 800a994:	0800aa6d 	.word	0x0800aa6d
 800a998:	0800aa6d 	.word	0x0800aa6d
 800a99c:	0800aa6d 	.word	0x0800aa6d
 800a9a0:	0800aa6d 	.word	0x0800aa6d
 800a9a4:	0800aa6d 	.word	0x0800aa6d
 800a9a8:	0800aa6d 	.word	0x0800aa6d
 800a9ac:	0800aa1f 	.word	0x0800aa1f
 800a9b0:	0800aa6d 	.word	0x0800aa6d
 800a9b4:	0800aa6d 	.word	0x0800aa6d
 800a9b8:	0800aa6d 	.word	0x0800aa6d
 800a9bc:	0800aa6d 	.word	0x0800aa6d
 800a9c0:	0800aa6d 	.word	0x0800aa6d
 800a9c4:	0800aa6d 	.word	0x0800aa6d
 800a9c8:	0800aa6d 	.word	0x0800aa6d
 800a9cc:	0800aa6d 	.word	0x0800aa6d
 800a9d0:	0800aa6d 	.word	0x0800aa6d
 800a9d4:	0800aa6d 	.word	0x0800aa6d
 800a9d8:	0800aa6d 	.word	0x0800aa6d
 800a9dc:	0800aa6d 	.word	0x0800aa6d
 800a9e0:	0800aa6d 	.word	0x0800aa6d
 800a9e4:	0800aa6d 	.word	0x0800aa6d
 800a9e8:	0800aa6d 	.word	0x0800aa6d
 800a9ec:	0800aa5f 	.word	0x0800aa5f
 800a9f0:	2b40      	cmp	r3, #64	@ 0x40
 800a9f2:	d037      	beq.n	800aa64 <UART_SetConfig+0x6bc>
 800a9f4:	e03a      	b.n	800aa6c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800a9f6:	f7fd fd03 	bl	8008400 <HAL_RCCEx_GetD3PCLK1Freq>
 800a9fa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a9fc:	e03c      	b.n	800aa78 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a9fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aa02:	4618      	mov	r0, r3
 800aa04:	f7fd fd12 	bl	800842c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800aa08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa0c:	e034      	b.n	800aa78 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aa0e:	f107 0318 	add.w	r3, r7, #24
 800aa12:	4618      	mov	r0, r3
 800aa14:	f7fd fe5e 	bl	80086d4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800aa18:	69fb      	ldr	r3, [r7, #28]
 800aa1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa1c:	e02c      	b.n	800aa78 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aa1e:	4b09      	ldr	r3, [pc, #36]	@ (800aa44 <UART_SetConfig+0x69c>)
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	f003 0320 	and.w	r3, r3, #32
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d016      	beq.n	800aa58 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800aa2a:	4b06      	ldr	r3, [pc, #24]	@ (800aa44 <UART_SetConfig+0x69c>)
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	08db      	lsrs	r3, r3, #3
 800aa30:	f003 0303 	and.w	r3, r3, #3
 800aa34:	4a07      	ldr	r2, [pc, #28]	@ (800aa54 <UART_SetConfig+0x6ac>)
 800aa36:	fa22 f303 	lsr.w	r3, r2, r3
 800aa3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800aa3c:	e01c      	b.n	800aa78 <UART_SetConfig+0x6d0>
 800aa3e:	bf00      	nop
 800aa40:	40011400 	.word	0x40011400
 800aa44:	58024400 	.word	0x58024400
 800aa48:	40007800 	.word	0x40007800
 800aa4c:	40007c00 	.word	0x40007c00
 800aa50:	58000c00 	.word	0x58000c00
 800aa54:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800aa58:	4b9d      	ldr	r3, [pc, #628]	@ (800acd0 <UART_SetConfig+0x928>)
 800aa5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa5c:	e00c      	b.n	800aa78 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800aa5e:	4b9d      	ldr	r3, [pc, #628]	@ (800acd4 <UART_SetConfig+0x92c>)
 800aa60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa62:	e009      	b.n	800aa78 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aa64:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aa68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa6a:	e005      	b.n	800aa78 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800aa6c:	2300      	movs	r3, #0
 800aa6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800aa70:	2301      	movs	r3, #1
 800aa72:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800aa76:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800aa78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	f000 81de 	beq.w	800ae3c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800aa80:	697b      	ldr	r3, [r7, #20]
 800aa82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa84:	4a94      	ldr	r2, [pc, #592]	@ (800acd8 <UART_SetConfig+0x930>)
 800aa86:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aa8a:	461a      	mov	r2, r3
 800aa8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa8e:	fbb3 f3f2 	udiv	r3, r3, r2
 800aa92:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800aa94:	697b      	ldr	r3, [r7, #20]
 800aa96:	685a      	ldr	r2, [r3, #4]
 800aa98:	4613      	mov	r3, r2
 800aa9a:	005b      	lsls	r3, r3, #1
 800aa9c:	4413      	add	r3, r2
 800aa9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aaa0:	429a      	cmp	r2, r3
 800aaa2:	d305      	bcc.n	800aab0 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800aaa4:	697b      	ldr	r3, [r7, #20]
 800aaa6:	685b      	ldr	r3, [r3, #4]
 800aaa8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800aaaa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aaac:	429a      	cmp	r2, r3
 800aaae:	d903      	bls.n	800aab8 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800aab0:	2301      	movs	r3, #1
 800aab2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800aab6:	e1c1      	b.n	800ae3c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aab8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aaba:	2200      	movs	r2, #0
 800aabc:	60bb      	str	r3, [r7, #8]
 800aabe:	60fa      	str	r2, [r7, #12]
 800aac0:	697b      	ldr	r3, [r7, #20]
 800aac2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aac4:	4a84      	ldr	r2, [pc, #528]	@ (800acd8 <UART_SetConfig+0x930>)
 800aac6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aaca:	b29b      	uxth	r3, r3
 800aacc:	2200      	movs	r2, #0
 800aace:	603b      	str	r3, [r7, #0]
 800aad0:	607a      	str	r2, [r7, #4]
 800aad2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aad6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800aada:	f7f5 fbfd 	bl	80002d8 <__aeabi_uldivmod>
 800aade:	4602      	mov	r2, r0
 800aae0:	460b      	mov	r3, r1
 800aae2:	4610      	mov	r0, r2
 800aae4:	4619      	mov	r1, r3
 800aae6:	f04f 0200 	mov.w	r2, #0
 800aaea:	f04f 0300 	mov.w	r3, #0
 800aaee:	020b      	lsls	r3, r1, #8
 800aaf0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800aaf4:	0202      	lsls	r2, r0, #8
 800aaf6:	6979      	ldr	r1, [r7, #20]
 800aaf8:	6849      	ldr	r1, [r1, #4]
 800aafa:	0849      	lsrs	r1, r1, #1
 800aafc:	2000      	movs	r0, #0
 800aafe:	460c      	mov	r4, r1
 800ab00:	4605      	mov	r5, r0
 800ab02:	eb12 0804 	adds.w	r8, r2, r4
 800ab06:	eb43 0905 	adc.w	r9, r3, r5
 800ab0a:	697b      	ldr	r3, [r7, #20]
 800ab0c:	685b      	ldr	r3, [r3, #4]
 800ab0e:	2200      	movs	r2, #0
 800ab10:	469a      	mov	sl, r3
 800ab12:	4693      	mov	fp, r2
 800ab14:	4652      	mov	r2, sl
 800ab16:	465b      	mov	r3, fp
 800ab18:	4640      	mov	r0, r8
 800ab1a:	4649      	mov	r1, r9
 800ab1c:	f7f5 fbdc 	bl	80002d8 <__aeabi_uldivmod>
 800ab20:	4602      	mov	r2, r0
 800ab22:	460b      	mov	r3, r1
 800ab24:	4613      	mov	r3, r2
 800ab26:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ab28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab2a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ab2e:	d308      	bcc.n	800ab42 <UART_SetConfig+0x79a>
 800ab30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab32:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ab36:	d204      	bcs.n	800ab42 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800ab38:	697b      	ldr	r3, [r7, #20]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ab3e:	60da      	str	r2, [r3, #12]
 800ab40:	e17c      	b.n	800ae3c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800ab42:	2301      	movs	r3, #1
 800ab44:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ab48:	e178      	b.n	800ae3c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ab4a:	697b      	ldr	r3, [r7, #20]
 800ab4c:	69db      	ldr	r3, [r3, #28]
 800ab4e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ab52:	f040 80c5 	bne.w	800ace0 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800ab56:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ab5a:	2b20      	cmp	r3, #32
 800ab5c:	dc48      	bgt.n	800abf0 <UART_SetConfig+0x848>
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	db7b      	blt.n	800ac5a <UART_SetConfig+0x8b2>
 800ab62:	2b20      	cmp	r3, #32
 800ab64:	d879      	bhi.n	800ac5a <UART_SetConfig+0x8b2>
 800ab66:	a201      	add	r2, pc, #4	@ (adr r2, 800ab6c <UART_SetConfig+0x7c4>)
 800ab68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab6c:	0800abf7 	.word	0x0800abf7
 800ab70:	0800abff 	.word	0x0800abff
 800ab74:	0800ac5b 	.word	0x0800ac5b
 800ab78:	0800ac5b 	.word	0x0800ac5b
 800ab7c:	0800ac07 	.word	0x0800ac07
 800ab80:	0800ac5b 	.word	0x0800ac5b
 800ab84:	0800ac5b 	.word	0x0800ac5b
 800ab88:	0800ac5b 	.word	0x0800ac5b
 800ab8c:	0800ac17 	.word	0x0800ac17
 800ab90:	0800ac5b 	.word	0x0800ac5b
 800ab94:	0800ac5b 	.word	0x0800ac5b
 800ab98:	0800ac5b 	.word	0x0800ac5b
 800ab9c:	0800ac5b 	.word	0x0800ac5b
 800aba0:	0800ac5b 	.word	0x0800ac5b
 800aba4:	0800ac5b 	.word	0x0800ac5b
 800aba8:	0800ac5b 	.word	0x0800ac5b
 800abac:	0800ac27 	.word	0x0800ac27
 800abb0:	0800ac5b 	.word	0x0800ac5b
 800abb4:	0800ac5b 	.word	0x0800ac5b
 800abb8:	0800ac5b 	.word	0x0800ac5b
 800abbc:	0800ac5b 	.word	0x0800ac5b
 800abc0:	0800ac5b 	.word	0x0800ac5b
 800abc4:	0800ac5b 	.word	0x0800ac5b
 800abc8:	0800ac5b 	.word	0x0800ac5b
 800abcc:	0800ac5b 	.word	0x0800ac5b
 800abd0:	0800ac5b 	.word	0x0800ac5b
 800abd4:	0800ac5b 	.word	0x0800ac5b
 800abd8:	0800ac5b 	.word	0x0800ac5b
 800abdc:	0800ac5b 	.word	0x0800ac5b
 800abe0:	0800ac5b 	.word	0x0800ac5b
 800abe4:	0800ac5b 	.word	0x0800ac5b
 800abe8:	0800ac5b 	.word	0x0800ac5b
 800abec:	0800ac4d 	.word	0x0800ac4d
 800abf0:	2b40      	cmp	r3, #64	@ 0x40
 800abf2:	d02e      	beq.n	800ac52 <UART_SetConfig+0x8aa>
 800abf4:	e031      	b.n	800ac5a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800abf6:	f7fc f9cd 	bl	8006f94 <HAL_RCC_GetPCLK1Freq>
 800abfa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800abfc:	e033      	b.n	800ac66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800abfe:	f7fc f9df 	bl	8006fc0 <HAL_RCC_GetPCLK2Freq>
 800ac02:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ac04:	e02f      	b.n	800ac66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ac06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ac0a:	4618      	mov	r0, r3
 800ac0c:	f7fd fc0e 	bl	800842c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ac10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac14:	e027      	b.n	800ac66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ac16:	f107 0318 	add.w	r3, r7, #24
 800ac1a:	4618      	mov	r0, r3
 800ac1c:	f7fd fd5a 	bl	80086d4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ac20:	69fb      	ldr	r3, [r7, #28]
 800ac22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac24:	e01f      	b.n	800ac66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ac26:	4b2d      	ldr	r3, [pc, #180]	@ (800acdc <UART_SetConfig+0x934>)
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	f003 0320 	and.w	r3, r3, #32
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d009      	beq.n	800ac46 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ac32:	4b2a      	ldr	r3, [pc, #168]	@ (800acdc <UART_SetConfig+0x934>)
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	08db      	lsrs	r3, r3, #3
 800ac38:	f003 0303 	and.w	r3, r3, #3
 800ac3c:	4a24      	ldr	r2, [pc, #144]	@ (800acd0 <UART_SetConfig+0x928>)
 800ac3e:	fa22 f303 	lsr.w	r3, r2, r3
 800ac42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ac44:	e00f      	b.n	800ac66 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800ac46:	4b22      	ldr	r3, [pc, #136]	@ (800acd0 <UART_SetConfig+0x928>)
 800ac48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac4a:	e00c      	b.n	800ac66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ac4c:	4b21      	ldr	r3, [pc, #132]	@ (800acd4 <UART_SetConfig+0x92c>)
 800ac4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac50:	e009      	b.n	800ac66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ac52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ac56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac58:	e005      	b.n	800ac66 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800ac5a:	2300      	movs	r3, #0
 800ac5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ac5e:	2301      	movs	r3, #1
 800ac60:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800ac64:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ac66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	f000 80e7 	beq.w	800ae3c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ac6e:	697b      	ldr	r3, [r7, #20]
 800ac70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac72:	4a19      	ldr	r2, [pc, #100]	@ (800acd8 <UART_SetConfig+0x930>)
 800ac74:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ac78:	461a      	mov	r2, r3
 800ac7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac7c:	fbb3 f3f2 	udiv	r3, r3, r2
 800ac80:	005a      	lsls	r2, r3, #1
 800ac82:	697b      	ldr	r3, [r7, #20]
 800ac84:	685b      	ldr	r3, [r3, #4]
 800ac86:	085b      	lsrs	r3, r3, #1
 800ac88:	441a      	add	r2, r3
 800ac8a:	697b      	ldr	r3, [r7, #20]
 800ac8c:	685b      	ldr	r3, [r3, #4]
 800ac8e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac92:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ac94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac96:	2b0f      	cmp	r3, #15
 800ac98:	d916      	bls.n	800acc8 <UART_SetConfig+0x920>
 800ac9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aca0:	d212      	bcs.n	800acc8 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800aca2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aca4:	b29b      	uxth	r3, r3
 800aca6:	f023 030f 	bic.w	r3, r3, #15
 800acaa:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800acac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acae:	085b      	lsrs	r3, r3, #1
 800acb0:	b29b      	uxth	r3, r3
 800acb2:	f003 0307 	and.w	r3, r3, #7
 800acb6:	b29a      	uxth	r2, r3
 800acb8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800acba:	4313      	orrs	r3, r2
 800acbc:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800acbe:	697b      	ldr	r3, [r7, #20]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800acc4:	60da      	str	r2, [r3, #12]
 800acc6:	e0b9      	b.n	800ae3c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800acc8:	2301      	movs	r3, #1
 800acca:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800acce:	e0b5      	b.n	800ae3c <UART_SetConfig+0xa94>
 800acd0:	03d09000 	.word	0x03d09000
 800acd4:	003d0900 	.word	0x003d0900
 800acd8:	0800bed4 	.word	0x0800bed4
 800acdc:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800ace0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ace4:	2b20      	cmp	r3, #32
 800ace6:	dc49      	bgt.n	800ad7c <UART_SetConfig+0x9d4>
 800ace8:	2b00      	cmp	r3, #0
 800acea:	db7c      	blt.n	800ade6 <UART_SetConfig+0xa3e>
 800acec:	2b20      	cmp	r3, #32
 800acee:	d87a      	bhi.n	800ade6 <UART_SetConfig+0xa3e>
 800acf0:	a201      	add	r2, pc, #4	@ (adr r2, 800acf8 <UART_SetConfig+0x950>)
 800acf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acf6:	bf00      	nop
 800acf8:	0800ad83 	.word	0x0800ad83
 800acfc:	0800ad8b 	.word	0x0800ad8b
 800ad00:	0800ade7 	.word	0x0800ade7
 800ad04:	0800ade7 	.word	0x0800ade7
 800ad08:	0800ad93 	.word	0x0800ad93
 800ad0c:	0800ade7 	.word	0x0800ade7
 800ad10:	0800ade7 	.word	0x0800ade7
 800ad14:	0800ade7 	.word	0x0800ade7
 800ad18:	0800ada3 	.word	0x0800ada3
 800ad1c:	0800ade7 	.word	0x0800ade7
 800ad20:	0800ade7 	.word	0x0800ade7
 800ad24:	0800ade7 	.word	0x0800ade7
 800ad28:	0800ade7 	.word	0x0800ade7
 800ad2c:	0800ade7 	.word	0x0800ade7
 800ad30:	0800ade7 	.word	0x0800ade7
 800ad34:	0800ade7 	.word	0x0800ade7
 800ad38:	0800adb3 	.word	0x0800adb3
 800ad3c:	0800ade7 	.word	0x0800ade7
 800ad40:	0800ade7 	.word	0x0800ade7
 800ad44:	0800ade7 	.word	0x0800ade7
 800ad48:	0800ade7 	.word	0x0800ade7
 800ad4c:	0800ade7 	.word	0x0800ade7
 800ad50:	0800ade7 	.word	0x0800ade7
 800ad54:	0800ade7 	.word	0x0800ade7
 800ad58:	0800ade7 	.word	0x0800ade7
 800ad5c:	0800ade7 	.word	0x0800ade7
 800ad60:	0800ade7 	.word	0x0800ade7
 800ad64:	0800ade7 	.word	0x0800ade7
 800ad68:	0800ade7 	.word	0x0800ade7
 800ad6c:	0800ade7 	.word	0x0800ade7
 800ad70:	0800ade7 	.word	0x0800ade7
 800ad74:	0800ade7 	.word	0x0800ade7
 800ad78:	0800add9 	.word	0x0800add9
 800ad7c:	2b40      	cmp	r3, #64	@ 0x40
 800ad7e:	d02e      	beq.n	800adde <UART_SetConfig+0xa36>
 800ad80:	e031      	b.n	800ade6 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ad82:	f7fc f907 	bl	8006f94 <HAL_RCC_GetPCLK1Freq>
 800ad86:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ad88:	e033      	b.n	800adf2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ad8a:	f7fc f919 	bl	8006fc0 <HAL_RCC_GetPCLK2Freq>
 800ad8e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ad90:	e02f      	b.n	800adf2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ad92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ad96:	4618      	mov	r0, r3
 800ad98:	f7fd fb48 	bl	800842c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ad9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ada0:	e027      	b.n	800adf2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ada2:	f107 0318 	add.w	r3, r7, #24
 800ada6:	4618      	mov	r0, r3
 800ada8:	f7fd fc94 	bl	80086d4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800adac:	69fb      	ldr	r3, [r7, #28]
 800adae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800adb0:	e01f      	b.n	800adf2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800adb2:	4b2d      	ldr	r3, [pc, #180]	@ (800ae68 <UART_SetConfig+0xac0>)
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	f003 0320 	and.w	r3, r3, #32
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d009      	beq.n	800add2 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800adbe:	4b2a      	ldr	r3, [pc, #168]	@ (800ae68 <UART_SetConfig+0xac0>)
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	08db      	lsrs	r3, r3, #3
 800adc4:	f003 0303 	and.w	r3, r3, #3
 800adc8:	4a28      	ldr	r2, [pc, #160]	@ (800ae6c <UART_SetConfig+0xac4>)
 800adca:	fa22 f303 	lsr.w	r3, r2, r3
 800adce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800add0:	e00f      	b.n	800adf2 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800add2:	4b26      	ldr	r3, [pc, #152]	@ (800ae6c <UART_SetConfig+0xac4>)
 800add4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800add6:	e00c      	b.n	800adf2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800add8:	4b25      	ldr	r3, [pc, #148]	@ (800ae70 <UART_SetConfig+0xac8>)
 800adda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800addc:	e009      	b.n	800adf2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800adde:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ade2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ade4:	e005      	b.n	800adf2 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800ade6:	2300      	movs	r3, #0
 800ade8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800adea:	2301      	movs	r3, #1
 800adec:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800adf0:	bf00      	nop
    }

    if (pclk != 0U)
 800adf2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d021      	beq.n	800ae3c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800adf8:	697b      	ldr	r3, [r7, #20]
 800adfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800adfc:	4a1d      	ldr	r2, [pc, #116]	@ (800ae74 <UART_SetConfig+0xacc>)
 800adfe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ae02:	461a      	mov	r2, r3
 800ae04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae06:	fbb3 f2f2 	udiv	r2, r3, r2
 800ae0a:	697b      	ldr	r3, [r7, #20]
 800ae0c:	685b      	ldr	r3, [r3, #4]
 800ae0e:	085b      	lsrs	r3, r3, #1
 800ae10:	441a      	add	r2, r3
 800ae12:	697b      	ldr	r3, [r7, #20]
 800ae14:	685b      	ldr	r3, [r3, #4]
 800ae16:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae1a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ae1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae1e:	2b0f      	cmp	r3, #15
 800ae20:	d909      	bls.n	800ae36 <UART_SetConfig+0xa8e>
 800ae22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ae28:	d205      	bcs.n	800ae36 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ae2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae2c:	b29a      	uxth	r2, r3
 800ae2e:	697b      	ldr	r3, [r7, #20]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	60da      	str	r2, [r3, #12]
 800ae34:	e002      	b.n	800ae3c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800ae36:	2301      	movs	r3, #1
 800ae38:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ae3c:	697b      	ldr	r3, [r7, #20]
 800ae3e:	2201      	movs	r2, #1
 800ae40:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800ae44:	697b      	ldr	r3, [r7, #20]
 800ae46:	2201      	movs	r2, #1
 800ae48:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ae4c:	697b      	ldr	r3, [r7, #20]
 800ae4e:	2200      	movs	r2, #0
 800ae50:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800ae52:	697b      	ldr	r3, [r7, #20]
 800ae54:	2200      	movs	r2, #0
 800ae56:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800ae58:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800ae5c:	4618      	mov	r0, r3
 800ae5e:	3748      	adds	r7, #72	@ 0x48
 800ae60:	46bd      	mov	sp, r7
 800ae62:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ae66:	bf00      	nop
 800ae68:	58024400 	.word	0x58024400
 800ae6c:	03d09000 	.word	0x03d09000
 800ae70:	003d0900 	.word	0x003d0900
 800ae74:	0800bed4 	.word	0x0800bed4

0800ae78 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ae78:	b480      	push	{r7}
 800ae7a:	b083      	sub	sp, #12
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae84:	f003 0308 	and.w	r3, r3, #8
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d00a      	beq.n	800aea2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	685b      	ldr	r3, [r3, #4]
 800ae92:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	430a      	orrs	r2, r1
 800aea0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aea6:	f003 0301 	and.w	r3, r3, #1
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d00a      	beq.n	800aec4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	685b      	ldr	r3, [r3, #4]
 800aeb4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	430a      	orrs	r2, r1
 800aec2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aec8:	f003 0302 	and.w	r3, r3, #2
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d00a      	beq.n	800aee6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	685b      	ldr	r3, [r3, #4]
 800aed6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	430a      	orrs	r2, r1
 800aee4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aeea:	f003 0304 	and.w	r3, r3, #4
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d00a      	beq.n	800af08 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	685b      	ldr	r3, [r3, #4]
 800aef8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	430a      	orrs	r2, r1
 800af06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af0c:	f003 0310 	and.w	r3, r3, #16
 800af10:	2b00      	cmp	r3, #0
 800af12:	d00a      	beq.n	800af2a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	689b      	ldr	r3, [r3, #8]
 800af1a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	430a      	orrs	r2, r1
 800af28:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af2e:	f003 0320 	and.w	r3, r3, #32
 800af32:	2b00      	cmp	r3, #0
 800af34:	d00a      	beq.n	800af4c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	689b      	ldr	r3, [r3, #8]
 800af3c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	430a      	orrs	r2, r1
 800af4a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af54:	2b00      	cmp	r3, #0
 800af56:	d01a      	beq.n	800af8e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	685b      	ldr	r3, [r3, #4]
 800af5e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	430a      	orrs	r2, r1
 800af6c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af72:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800af76:	d10a      	bne.n	800af8e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	685b      	ldr	r3, [r3, #4]
 800af7e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	430a      	orrs	r2, r1
 800af8c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800af96:	2b00      	cmp	r3, #0
 800af98:	d00a      	beq.n	800afb0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	685b      	ldr	r3, [r3, #4]
 800afa0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	430a      	orrs	r2, r1
 800afae:	605a      	str	r2, [r3, #4]
  }
}
 800afb0:	bf00      	nop
 800afb2:	370c      	adds	r7, #12
 800afb4:	46bd      	mov	sp, r7
 800afb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afba:	4770      	bx	lr

0800afbc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800afbc:	b580      	push	{r7, lr}
 800afbe:	b098      	sub	sp, #96	@ 0x60
 800afc0:	af02      	add	r7, sp, #8
 800afc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	2200      	movs	r2, #0
 800afc8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800afcc:	f7f8 f906 	bl	80031dc <HAL_GetTick>
 800afd0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	f003 0308 	and.w	r3, r3, #8
 800afdc:	2b08      	cmp	r3, #8
 800afde:	d12f      	bne.n	800b040 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800afe0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800afe4:	9300      	str	r3, [sp, #0]
 800afe6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800afe8:	2200      	movs	r2, #0
 800afea:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800afee:	6878      	ldr	r0, [r7, #4]
 800aff0:	f000 f88e 	bl	800b110 <UART_WaitOnFlagUntilTimeout>
 800aff4:	4603      	mov	r3, r0
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d022      	beq.n	800b040 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b000:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b002:	e853 3f00 	ldrex	r3, [r3]
 800b006:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b008:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b00a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b00e:	653b      	str	r3, [r7, #80]	@ 0x50
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	461a      	mov	r2, r3
 800b016:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b018:	647b      	str	r3, [r7, #68]	@ 0x44
 800b01a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b01c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b01e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b020:	e841 2300 	strex	r3, r2, [r1]
 800b024:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b026:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d1e6      	bne.n	800affa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	2220      	movs	r2, #32
 800b030:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	2200      	movs	r2, #0
 800b038:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b03c:	2303      	movs	r3, #3
 800b03e:	e063      	b.n	800b108 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	f003 0304 	and.w	r3, r3, #4
 800b04a:	2b04      	cmp	r3, #4
 800b04c:	d149      	bne.n	800b0e2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b04e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b052:	9300      	str	r3, [sp, #0]
 800b054:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b056:	2200      	movs	r2, #0
 800b058:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b05c:	6878      	ldr	r0, [r7, #4]
 800b05e:	f000 f857 	bl	800b110 <UART_WaitOnFlagUntilTimeout>
 800b062:	4603      	mov	r3, r0
 800b064:	2b00      	cmp	r3, #0
 800b066:	d03c      	beq.n	800b0e2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b06e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b070:	e853 3f00 	ldrex	r3, [r3]
 800b074:	623b      	str	r3, [r7, #32]
   return(result);
 800b076:	6a3b      	ldr	r3, [r7, #32]
 800b078:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b07c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	461a      	mov	r2, r3
 800b084:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b086:	633b      	str	r3, [r7, #48]	@ 0x30
 800b088:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b08a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b08c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b08e:	e841 2300 	strex	r3, r2, [r1]
 800b092:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b094:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b096:	2b00      	cmp	r3, #0
 800b098:	d1e6      	bne.n	800b068 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	3308      	adds	r3, #8
 800b0a0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0a2:	693b      	ldr	r3, [r7, #16]
 800b0a4:	e853 3f00 	ldrex	r3, [r3]
 800b0a8:	60fb      	str	r3, [r7, #12]
   return(result);
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	f023 0301 	bic.w	r3, r3, #1
 800b0b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	3308      	adds	r3, #8
 800b0b8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b0ba:	61fa      	str	r2, [r7, #28]
 800b0bc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0be:	69b9      	ldr	r1, [r7, #24]
 800b0c0:	69fa      	ldr	r2, [r7, #28]
 800b0c2:	e841 2300 	strex	r3, r2, [r1]
 800b0c6:	617b      	str	r3, [r7, #20]
   return(result);
 800b0c8:	697b      	ldr	r3, [r7, #20]
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d1e5      	bne.n	800b09a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	2220      	movs	r2, #32
 800b0d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	2200      	movs	r2, #0
 800b0da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b0de:	2303      	movs	r3, #3
 800b0e0:	e012      	b.n	800b108 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	2220      	movs	r2, #32
 800b0e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	2220      	movs	r2, #32
 800b0ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	2200      	movs	r2, #0
 800b0f6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	2200      	movs	r2, #0
 800b0fc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	2200      	movs	r2, #0
 800b102:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b106:	2300      	movs	r3, #0
}
 800b108:	4618      	mov	r0, r3
 800b10a:	3758      	adds	r7, #88	@ 0x58
 800b10c:	46bd      	mov	sp, r7
 800b10e:	bd80      	pop	{r7, pc}

0800b110 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b110:	b580      	push	{r7, lr}
 800b112:	b084      	sub	sp, #16
 800b114:	af00      	add	r7, sp, #0
 800b116:	60f8      	str	r0, [r7, #12]
 800b118:	60b9      	str	r1, [r7, #8]
 800b11a:	603b      	str	r3, [r7, #0]
 800b11c:	4613      	mov	r3, r2
 800b11e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b120:	e04f      	b.n	800b1c2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b122:	69bb      	ldr	r3, [r7, #24]
 800b124:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b128:	d04b      	beq.n	800b1c2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b12a:	f7f8 f857 	bl	80031dc <HAL_GetTick>
 800b12e:	4602      	mov	r2, r0
 800b130:	683b      	ldr	r3, [r7, #0]
 800b132:	1ad3      	subs	r3, r2, r3
 800b134:	69ba      	ldr	r2, [r7, #24]
 800b136:	429a      	cmp	r2, r3
 800b138:	d302      	bcc.n	800b140 <UART_WaitOnFlagUntilTimeout+0x30>
 800b13a:	69bb      	ldr	r3, [r7, #24]
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d101      	bne.n	800b144 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b140:	2303      	movs	r3, #3
 800b142:	e04e      	b.n	800b1e2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	f003 0304 	and.w	r3, r3, #4
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d037      	beq.n	800b1c2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b152:	68bb      	ldr	r3, [r7, #8]
 800b154:	2b80      	cmp	r3, #128	@ 0x80
 800b156:	d034      	beq.n	800b1c2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b158:	68bb      	ldr	r3, [r7, #8]
 800b15a:	2b40      	cmp	r3, #64	@ 0x40
 800b15c:	d031      	beq.n	800b1c2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	69db      	ldr	r3, [r3, #28]
 800b164:	f003 0308 	and.w	r3, r3, #8
 800b168:	2b08      	cmp	r3, #8
 800b16a:	d110      	bne.n	800b18e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	2208      	movs	r2, #8
 800b172:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b174:	68f8      	ldr	r0, [r7, #12]
 800b176:	f000 f839 	bl	800b1ec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	2208      	movs	r2, #8
 800b17e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	2200      	movs	r2, #0
 800b186:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b18a:	2301      	movs	r3, #1
 800b18c:	e029      	b.n	800b1e2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	69db      	ldr	r3, [r3, #28]
 800b194:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b198:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b19c:	d111      	bne.n	800b1c2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b1a6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b1a8:	68f8      	ldr	r0, [r7, #12]
 800b1aa:	f000 f81f 	bl	800b1ec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	2220      	movs	r2, #32
 800b1b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	2200      	movs	r2, #0
 800b1ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b1be:	2303      	movs	r3, #3
 800b1c0:	e00f      	b.n	800b1e2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	69da      	ldr	r2, [r3, #28]
 800b1c8:	68bb      	ldr	r3, [r7, #8]
 800b1ca:	4013      	ands	r3, r2
 800b1cc:	68ba      	ldr	r2, [r7, #8]
 800b1ce:	429a      	cmp	r2, r3
 800b1d0:	bf0c      	ite	eq
 800b1d2:	2301      	moveq	r3, #1
 800b1d4:	2300      	movne	r3, #0
 800b1d6:	b2db      	uxtb	r3, r3
 800b1d8:	461a      	mov	r2, r3
 800b1da:	79fb      	ldrb	r3, [r7, #7]
 800b1dc:	429a      	cmp	r2, r3
 800b1de:	d0a0      	beq.n	800b122 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b1e0:	2300      	movs	r3, #0
}
 800b1e2:	4618      	mov	r0, r3
 800b1e4:	3710      	adds	r7, #16
 800b1e6:	46bd      	mov	sp, r7
 800b1e8:	bd80      	pop	{r7, pc}
	...

0800b1ec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b1ec:	b480      	push	{r7}
 800b1ee:	b095      	sub	sp, #84	@ 0x54
 800b1f0:	af00      	add	r7, sp, #0
 800b1f2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1fc:	e853 3f00 	ldrex	r3, [r3]
 800b200:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b204:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b208:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	461a      	mov	r2, r3
 800b210:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b212:	643b      	str	r3, [r7, #64]	@ 0x40
 800b214:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b216:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b218:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b21a:	e841 2300 	strex	r3, r2, [r1]
 800b21e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b222:	2b00      	cmp	r3, #0
 800b224:	d1e6      	bne.n	800b1f4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	3308      	adds	r3, #8
 800b22c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b22e:	6a3b      	ldr	r3, [r7, #32]
 800b230:	e853 3f00 	ldrex	r3, [r3]
 800b234:	61fb      	str	r3, [r7, #28]
   return(result);
 800b236:	69fa      	ldr	r2, [r7, #28]
 800b238:	4b1e      	ldr	r3, [pc, #120]	@ (800b2b4 <UART_EndRxTransfer+0xc8>)
 800b23a:	4013      	ands	r3, r2
 800b23c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	3308      	adds	r3, #8
 800b244:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b246:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b248:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b24a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b24c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b24e:	e841 2300 	strex	r3, r2, [r1]
 800b252:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b256:	2b00      	cmp	r3, #0
 800b258:	d1e5      	bne.n	800b226 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b25e:	2b01      	cmp	r3, #1
 800b260:	d118      	bne.n	800b294 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	e853 3f00 	ldrex	r3, [r3]
 800b26e:	60bb      	str	r3, [r7, #8]
   return(result);
 800b270:	68bb      	ldr	r3, [r7, #8]
 800b272:	f023 0310 	bic.w	r3, r3, #16
 800b276:	647b      	str	r3, [r7, #68]	@ 0x44
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	461a      	mov	r2, r3
 800b27e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b280:	61bb      	str	r3, [r7, #24]
 800b282:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b284:	6979      	ldr	r1, [r7, #20]
 800b286:	69ba      	ldr	r2, [r7, #24]
 800b288:	e841 2300 	strex	r3, r2, [r1]
 800b28c:	613b      	str	r3, [r7, #16]
   return(result);
 800b28e:	693b      	ldr	r3, [r7, #16]
 800b290:	2b00      	cmp	r3, #0
 800b292:	d1e6      	bne.n	800b262 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	2220      	movs	r2, #32
 800b298:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	2200      	movs	r2, #0
 800b2a0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	2200      	movs	r2, #0
 800b2a6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b2a8:	bf00      	nop
 800b2aa:	3754      	adds	r7, #84	@ 0x54
 800b2ac:	46bd      	mov	sp, r7
 800b2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b2:	4770      	bx	lr
 800b2b4:	effffffe 	.word	0xeffffffe

0800b2b8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b2b8:	b580      	push	{r7, lr}
 800b2ba:	b084      	sub	sp, #16
 800b2bc:	af00      	add	r7, sp, #0
 800b2be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2c4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	2200      	movs	r2, #0
 800b2ca:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b2ce:	68f8      	ldr	r0, [r7, #12]
 800b2d0:	f7ff f854 	bl	800a37c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b2d4:	bf00      	nop
 800b2d6:	3710      	adds	r7, #16
 800b2d8:	46bd      	mov	sp, r7
 800b2da:	bd80      	pop	{r7, pc}

0800b2dc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b2dc:	b580      	push	{r7, lr}
 800b2de:	b088      	sub	sp, #32
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	e853 3f00 	ldrex	r3, [r3]
 800b2f0:	60bb      	str	r3, [r7, #8]
   return(result);
 800b2f2:	68bb      	ldr	r3, [r7, #8]
 800b2f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b2f8:	61fb      	str	r3, [r7, #28]
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	461a      	mov	r2, r3
 800b300:	69fb      	ldr	r3, [r7, #28]
 800b302:	61bb      	str	r3, [r7, #24]
 800b304:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b306:	6979      	ldr	r1, [r7, #20]
 800b308:	69ba      	ldr	r2, [r7, #24]
 800b30a:	e841 2300 	strex	r3, r2, [r1]
 800b30e:	613b      	str	r3, [r7, #16]
   return(result);
 800b310:	693b      	ldr	r3, [r7, #16]
 800b312:	2b00      	cmp	r3, #0
 800b314:	d1e6      	bne.n	800b2e4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	2220      	movs	r2, #32
 800b31a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	2200      	movs	r2, #0
 800b322:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b324:	6878      	ldr	r0, [r7, #4]
 800b326:	f7ff f81f 	bl	800a368 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b32a:	bf00      	nop
 800b32c:	3720      	adds	r7, #32
 800b32e:	46bd      	mov	sp, r7
 800b330:	bd80      	pop	{r7, pc}

0800b332 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b332:	b480      	push	{r7}
 800b334:	b083      	sub	sp, #12
 800b336:	af00      	add	r7, sp, #0
 800b338:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b33a:	bf00      	nop
 800b33c:	370c      	adds	r7, #12
 800b33e:	46bd      	mov	sp, r7
 800b340:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b344:	4770      	bx	lr

0800b346 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800b346:	b480      	push	{r7}
 800b348:	b083      	sub	sp, #12
 800b34a:	af00      	add	r7, sp, #0
 800b34c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800b34e:	bf00      	nop
 800b350:	370c      	adds	r7, #12
 800b352:	46bd      	mov	sp, r7
 800b354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b358:	4770      	bx	lr

0800b35a <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800b35a:	b480      	push	{r7}
 800b35c:	b083      	sub	sp, #12
 800b35e:	af00      	add	r7, sp, #0
 800b360:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800b362:	bf00      	nop
 800b364:	370c      	adds	r7, #12
 800b366:	46bd      	mov	sp, r7
 800b368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b36c:	4770      	bx	lr

0800b36e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b36e:	b480      	push	{r7}
 800b370:	b085      	sub	sp, #20
 800b372:	af00      	add	r7, sp, #0
 800b374:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b37c:	2b01      	cmp	r3, #1
 800b37e:	d101      	bne.n	800b384 <HAL_UARTEx_DisableFifoMode+0x16>
 800b380:	2302      	movs	r3, #2
 800b382:	e027      	b.n	800b3d4 <HAL_UARTEx_DisableFifoMode+0x66>
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	2201      	movs	r2, #1
 800b388:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	2224      	movs	r2, #36	@ 0x24
 800b390:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	681a      	ldr	r2, [r3, #0]
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	f022 0201 	bic.w	r2, r2, #1
 800b3aa:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b3b2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	2200      	movs	r2, #0
 800b3b8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	68fa      	ldr	r2, [r7, #12]
 800b3c0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	2220      	movs	r2, #32
 800b3c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	2200      	movs	r2, #0
 800b3ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b3d2:	2300      	movs	r3, #0
}
 800b3d4:	4618      	mov	r0, r3
 800b3d6:	3714      	adds	r7, #20
 800b3d8:	46bd      	mov	sp, r7
 800b3da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3de:	4770      	bx	lr

0800b3e0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b3e0:	b580      	push	{r7, lr}
 800b3e2:	b084      	sub	sp, #16
 800b3e4:	af00      	add	r7, sp, #0
 800b3e6:	6078      	str	r0, [r7, #4]
 800b3e8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b3f0:	2b01      	cmp	r3, #1
 800b3f2:	d101      	bne.n	800b3f8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b3f4:	2302      	movs	r3, #2
 800b3f6:	e02d      	b.n	800b454 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	2201      	movs	r2, #1
 800b3fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	2224      	movs	r2, #36	@ 0x24
 800b404:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	681a      	ldr	r2, [r3, #0]
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	f022 0201 	bic.w	r2, r2, #1
 800b41e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	689b      	ldr	r3, [r3, #8]
 800b426:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	683a      	ldr	r2, [r7, #0]
 800b430:	430a      	orrs	r2, r1
 800b432:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b434:	6878      	ldr	r0, [r7, #4]
 800b436:	f000 f84f 	bl	800b4d8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	68fa      	ldr	r2, [r7, #12]
 800b440:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	2220      	movs	r2, #32
 800b446:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	2200      	movs	r2, #0
 800b44e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b452:	2300      	movs	r3, #0
}
 800b454:	4618      	mov	r0, r3
 800b456:	3710      	adds	r7, #16
 800b458:	46bd      	mov	sp, r7
 800b45a:	bd80      	pop	{r7, pc}

0800b45c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b45c:	b580      	push	{r7, lr}
 800b45e:	b084      	sub	sp, #16
 800b460:	af00      	add	r7, sp, #0
 800b462:	6078      	str	r0, [r7, #4]
 800b464:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b46c:	2b01      	cmp	r3, #1
 800b46e:	d101      	bne.n	800b474 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b470:	2302      	movs	r3, #2
 800b472:	e02d      	b.n	800b4d0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	2201      	movs	r2, #1
 800b478:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	2224      	movs	r2, #36	@ 0x24
 800b480:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	681a      	ldr	r2, [r3, #0]
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	f022 0201 	bic.w	r2, r2, #1
 800b49a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	689b      	ldr	r3, [r3, #8]
 800b4a2:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	683a      	ldr	r2, [r7, #0]
 800b4ac:	430a      	orrs	r2, r1
 800b4ae:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b4b0:	6878      	ldr	r0, [r7, #4]
 800b4b2:	f000 f811 	bl	800b4d8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	68fa      	ldr	r2, [r7, #12]
 800b4bc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	2220      	movs	r2, #32
 800b4c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	2200      	movs	r2, #0
 800b4ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b4ce:	2300      	movs	r3, #0
}
 800b4d0:	4618      	mov	r0, r3
 800b4d2:	3710      	adds	r7, #16
 800b4d4:	46bd      	mov	sp, r7
 800b4d6:	bd80      	pop	{r7, pc}

0800b4d8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b4d8:	b480      	push	{r7}
 800b4da:	b085      	sub	sp, #20
 800b4dc:	af00      	add	r7, sp, #0
 800b4de:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d108      	bne.n	800b4fa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	2201      	movs	r2, #1
 800b4ec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	2201      	movs	r2, #1
 800b4f4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b4f8:	e031      	b.n	800b55e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b4fa:	2310      	movs	r3, #16
 800b4fc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b4fe:	2310      	movs	r3, #16
 800b500:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	689b      	ldr	r3, [r3, #8]
 800b508:	0e5b      	lsrs	r3, r3, #25
 800b50a:	b2db      	uxtb	r3, r3
 800b50c:	f003 0307 	and.w	r3, r3, #7
 800b510:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	689b      	ldr	r3, [r3, #8]
 800b518:	0f5b      	lsrs	r3, r3, #29
 800b51a:	b2db      	uxtb	r3, r3
 800b51c:	f003 0307 	and.w	r3, r3, #7
 800b520:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b522:	7bbb      	ldrb	r3, [r7, #14]
 800b524:	7b3a      	ldrb	r2, [r7, #12]
 800b526:	4911      	ldr	r1, [pc, #68]	@ (800b56c <UARTEx_SetNbDataToProcess+0x94>)
 800b528:	5c8a      	ldrb	r2, [r1, r2]
 800b52a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b52e:	7b3a      	ldrb	r2, [r7, #12]
 800b530:	490f      	ldr	r1, [pc, #60]	@ (800b570 <UARTEx_SetNbDataToProcess+0x98>)
 800b532:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b534:	fb93 f3f2 	sdiv	r3, r3, r2
 800b538:	b29a      	uxth	r2, r3
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b540:	7bfb      	ldrb	r3, [r7, #15]
 800b542:	7b7a      	ldrb	r2, [r7, #13]
 800b544:	4909      	ldr	r1, [pc, #36]	@ (800b56c <UARTEx_SetNbDataToProcess+0x94>)
 800b546:	5c8a      	ldrb	r2, [r1, r2]
 800b548:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b54c:	7b7a      	ldrb	r2, [r7, #13]
 800b54e:	4908      	ldr	r1, [pc, #32]	@ (800b570 <UARTEx_SetNbDataToProcess+0x98>)
 800b550:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b552:	fb93 f3f2 	sdiv	r3, r3, r2
 800b556:	b29a      	uxth	r2, r3
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b55e:	bf00      	nop
 800b560:	3714      	adds	r7, #20
 800b562:	46bd      	mov	sp, r7
 800b564:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b568:	4770      	bx	lr
 800b56a:	bf00      	nop
 800b56c:	0800beec 	.word	0x0800beec
 800b570:	0800bef4 	.word	0x0800bef4

0800b574 <memset>:
 800b574:	4402      	add	r2, r0
 800b576:	4603      	mov	r3, r0
 800b578:	4293      	cmp	r3, r2
 800b57a:	d100      	bne.n	800b57e <memset+0xa>
 800b57c:	4770      	bx	lr
 800b57e:	f803 1b01 	strb.w	r1, [r3], #1
 800b582:	e7f9      	b.n	800b578 <memset+0x4>

0800b584 <__libc_init_array>:
 800b584:	b570      	push	{r4, r5, r6, lr}
 800b586:	4d0d      	ldr	r5, [pc, #52]	@ (800b5bc <__libc_init_array+0x38>)
 800b588:	4c0d      	ldr	r4, [pc, #52]	@ (800b5c0 <__libc_init_array+0x3c>)
 800b58a:	1b64      	subs	r4, r4, r5
 800b58c:	10a4      	asrs	r4, r4, #2
 800b58e:	2600      	movs	r6, #0
 800b590:	42a6      	cmp	r6, r4
 800b592:	d109      	bne.n	800b5a8 <__libc_init_array+0x24>
 800b594:	4d0b      	ldr	r5, [pc, #44]	@ (800b5c4 <__libc_init_array+0x40>)
 800b596:	4c0c      	ldr	r4, [pc, #48]	@ (800b5c8 <__libc_init_array+0x44>)
 800b598:	f000 f818 	bl	800b5cc <_init>
 800b59c:	1b64      	subs	r4, r4, r5
 800b59e:	10a4      	asrs	r4, r4, #2
 800b5a0:	2600      	movs	r6, #0
 800b5a2:	42a6      	cmp	r6, r4
 800b5a4:	d105      	bne.n	800b5b2 <__libc_init_array+0x2e>
 800b5a6:	bd70      	pop	{r4, r5, r6, pc}
 800b5a8:	f855 3b04 	ldr.w	r3, [r5], #4
 800b5ac:	4798      	blx	r3
 800b5ae:	3601      	adds	r6, #1
 800b5b0:	e7ee      	b.n	800b590 <__libc_init_array+0xc>
 800b5b2:	f855 3b04 	ldr.w	r3, [r5], #4
 800b5b6:	4798      	blx	r3
 800b5b8:	3601      	adds	r6, #1
 800b5ba:	e7f2      	b.n	800b5a2 <__libc_init_array+0x1e>
 800b5bc:	0800bf04 	.word	0x0800bf04
 800b5c0:	0800bf04 	.word	0x0800bf04
 800b5c4:	0800bf04 	.word	0x0800bf04
 800b5c8:	0800bf08 	.word	0x0800bf08

0800b5cc <_init>:
 800b5cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5ce:	bf00      	nop
 800b5d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b5d2:	bc08      	pop	{r3}
 800b5d4:	469e      	mov	lr, r3
 800b5d6:	4770      	bx	lr

0800b5d8 <_fini>:
 800b5d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5da:	bf00      	nop
 800b5dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b5de:	bc08      	pop	{r3}
 800b5e0:	469e      	mov	lr, r3
 800b5e2:	4770      	bx	lr
