--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml my_ALU.twx my_ALU.ncd -o my_ALU.twr my_ALU.pcf -ucf
papilio_pro_ALU_constraints.ucf

Design file:              my_ALU.ncd
Physical constraint file: my_ALU.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock i_CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
i_A<0>      |   13.227(R)|      SLOW  |   -1.616(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_A<1>      |   13.075(R)|      SLOW  |   -1.473(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_A<2>      |   17.450(R)|      SLOW  |   -1.911(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_A<3>      |   20.402(R)|      SLOW  |   -1.760(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_A<4>      |   24.608(R)|      SLOW  |   -2.355(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_A<5>      |   28.303(R)|      SLOW  |   -2.535(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_A<6>      |   28.065(R)|      SLOW  |   -1.729(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_A<7>      |   27.649(R)|      SLOW  |   -1.656(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_ALU_sel<0>|    8.688(R)|      SLOW  |   -0.972(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_ALU_sel<1>|   10.053(R)|      SLOW  |   -0.906(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_ALU_sel<2>|    9.282(R)|      SLOW  |   -0.991(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_ALU_sel<3>|    7.761(R)|      SLOW  |   -0.876(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_B<0>      |   29.936(R)|      SLOW  |   -2.173(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_B<1>      |   28.371(R)|      SLOW  |   -2.272(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_B<2>      |   28.196(R)|      SLOW  |   -1.863(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_B<3>      |   28.877(R)|      SLOW  |   -2.277(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_B<4>      |   30.926(R)|      SLOW  |   -2.776(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_B<5>      |   28.721(R)|      SLOW  |   -2.266(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_B<6>      |   29.411(R)|      SLOW  |   -2.469(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_B<7>      |   29.184(R)|      SLOW  |   -1.652(R)|      FAST  |i_CLK_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock i_CLK to Pad
-------------------+-----------------+------------+-----------------+------------+------------------+--------+
                   |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination        |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------------+-----------------+------------+-----------------+------------+------------------+--------+
o_ALU_negative_flag|         7.895(R)|      SLOW  |         2.931(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ALU_out<0>       |         8.594(R)|      SLOW  |         3.597(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ALU_out<1>       |         8.594(R)|      SLOW  |         3.597(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ALU_out<2>       |         8.645(R)|      SLOW  |         3.648(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ALU_out<3>       |         8.645(R)|      SLOW  |         3.648(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ALU_out<4>       |         8.566(R)|      SLOW  |         3.569(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ALU_out<5>       |         8.566(R)|      SLOW  |         3.569(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ALU_out<6>       |         8.616(R)|      SLOW  |         3.619(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ALU_out<7>       |         7.897(R)|      SLOW  |         2.933(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ALU_overflow_flag|         9.712(R)|      SLOW  |         4.195(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ALU_zero_flag    |         9.373(R)|      SLOW  |         3.905(R)|      FAST  |i_CLK_BUFGP       |   0.000|
-------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock i_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_CLK          |    3.035|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+----------------+---------+
Source Pad     |Destination Pad |  Delay  |
---------------+----------------+---------+
i_A<0>         |o_ALU_carry_flag|   11.229|
i_A<1>         |o_ALU_carry_flag|   11.217|
i_A<2>         |o_ALU_carry_flag|   12.309|
i_A<3>         |o_ALU_carry_flag|   12.124|
i_A<4>         |o_ALU_carry_flag|   12.014|
i_A<5>         |o_ALU_carry_flag|   14.219|
i_A<6>         |o_ALU_carry_flag|   11.123|
i_A<7>         |o_ALU_carry_flag|   12.054|
i_B<0>         |o_ALU_carry_flag|   12.114|
i_B<1>         |o_ALU_carry_flag|   11.803|
i_B<2>         |o_ALU_carry_flag|   11.668|
i_B<3>         |o_ALU_carry_flag|   11.313|
i_B<4>         |o_ALU_carry_flag|   13.327|
i_B<5>         |o_ALU_carry_flag|   11.684|
i_B<6>         |o_ALU_carry_flag|   11.478|
i_B<7>         |o_ALU_carry_flag|   11.409|
---------------+----------------+---------+


Analysis completed Wed Mar 27 20:50:36 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



