{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "4ade0126",
   "metadata": {},
   "source": [
    "## Generate Weights Verilog Modules from CSV"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "8c6567d8",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "--- START CONVERSION (Source: data/model_csv/model_1 -> Dest: rtl/weights) ---\n",
      "Processing: ENC1...\n",
      "  [Error] Bias file not found: data/model_csv/model_1/enc1_bias.csv\n",
      "Processing: ENC2...\n",
      "  [Error] Bias file not found: data/model_csv/model_1/enc2_bias.csv\n",
      "Processing: ENC3...\n",
      "  [Error] Bias file not found: data/model_csv/model_1/enc3_bias.csv\n",
      "Processing: DEC1...\n",
      "  [Error] Bias file not found: data/model_csv/model_1/dec1_bias.csv\n",
      "Processing: DEC2...\n",
      "  [Error] Bias file not found: data/model_csv/model_1/dec2_bias.csv\n",
      "Processing: OUT...\n",
      "  [Error] Bias file not found: data/model_csv/model_1/out_bias.csv\n",
      "--- DONE ---\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "import math\n",
    "\n",
    "# --- KONFIGURASI FOLDER & FORMAT ---\n",
    "FOLDER_A = \"data/model_csv/model_1\"   # FOLDER INPUT: Tempat file .csv berada\n",
    "FOLDER_B = \"rtl/weights\"   # FOLDER OUTPUT: Tempat file .v akan disimpan\n",
    "\n",
    "DATA_WIDTH = 16    # Lebar bit\n",
    "SCALE = 1024.0     # Q6.10 (2^10 = 1024)\n",
    "\n",
    "# Pastikan folder output ada\n",
    "os.makedirs(FOLDER_A, exist_ok=True)\n",
    "os.makedirs(FOLDER_B, exist_ok=True)\n",
    "\n",
    "def to_q6_10(val):\n",
    "    \"\"\"Mengubah float ke Hex String Fixed-Point Q6.10 (Two's Complement)\"\"\"\n",
    "    try:\n",
    "        # Scale & Round\n",
    "        int_val = int(round(val * SCALE))\n",
    "        \n",
    "        # Saturate (Clamp) agar tidak overflow\n",
    "        max_val = (1 << (DATA_WIDTH - 1)) - 1  # 32767\n",
    "        min_val = -(1 << (DATA_WIDTH - 1))     # -32768\n",
    "        int_val = max(min(int_val, max_val), min_val)\n",
    "        \n",
    "        # Format ke 4-digit Hex (handle negatif dengan masking)\n",
    "        return f\"{int_val & 0xFFFF:04x}\"\n",
    "    except Exception as e:\n",
    "        print(f\"[Warn] Gagal konversi nilai {val}: {e}\")\n",
    "        return \"0000\"\n",
    "\n",
    "def generate_verilog(module_suffix, weight_csv, bias_csv):\n",
    "    \"\"\"Membaca sepasang CSV dan menulis file Verilog .v\"\"\"\n",
    "    \n",
    "    # Path file\n",
    "    path_w = os.path.join(FOLDER_A, weight_csv)\n",
    "    path_b = os.path.join(FOLDER_A, bias_csv)\n",
    "    path_v = os.path.join(FOLDER_B, f\"w_{module_suffix}.v\")\n",
    "    \n",
    "    print(f\"Processing: {module_suffix.upper()}...\")\n",
    "\n",
    "    # 1. BACA BIAS\n",
    "    try:\n",
    "        with open(path_b, 'r') as f:\n",
    "            # Asumsi bias adalah satu nilai float\n",
    "            bias_val = float(f.read().strip())\n",
    "    except FileNotFoundError:\n",
    "        print(f\"  [Error] Bias file not found: {path_b}\")\n",
    "        return\n",
    "    except ValueError:\n",
    "        print(f\"  [Error] Invalid data in bias file: {path_b}\")\n",
    "        return\n",
    "\n",
    "    # 2. BACA WEIGHTS\n",
    "    try:\n",
    "        with open(path_w, 'r') as f:\n",
    "            # Baca semua teks, ganti newline dengan koma (untuk safety), lalu split\n",
    "            raw_text = f.read().replace('\\n', ',')\n",
    "            # Filter string kosong dan convert ke float\n",
    "            weights = [float(x) for x in raw_text.split(',') if x.strip()]\n",
    "    except FileNotFoundError:\n",
    "        print(f\"  [Error] Weight file not found: {path_w}\")\n",
    "        return\n",
    "\n",
    "    # 3. TULIS VERILOG\n",
    "    try:\n",
    "        with open(path_v, 'w') as f:\n",
    "            f.write(f\"module w_{module_suffix} #(parameter DATA_WIDTH={DATA_WIDTH})(\\n\")\n",
    "            \n",
    "            # Deklarasi Output Ports\n",
    "            ports = [f\"output wire signed [DATA_WIDTH-1:0] w{i}\" for i in range(len(weights))]\n",
    "            ports.append(\"output wire signed [DATA_WIDTH-1:0] bias\")\n",
    "            f.write(\"    \" + \", \".join(ports) + \"\\n);\\n\\n\")\n",
    "            \n",
    "            # Assign Weights\n",
    "            for i, val in enumerate(weights):\n",
    "                hex_val = to_q6_10(val)\n",
    "                f.write(f\"    assign w{i} = {DATA_WIDTH}'h{hex_val}; // {val}\\n\")\n",
    "            \n",
    "            # Assign Bias\n",
    "            hex_bias = to_q6_10(bias_val)\n",
    "            f.write(f\"    assign bias = {DATA_WIDTH}'h{hex_bias}; // {bias_val}\\n\")\n",
    "            \n",
    "            f.write(\"endmodule\\n\")\n",
    "            \n",
    "        print(f\"  -> Generated: {path_v} ({len(weights)} weights)\")\n",
    "        \n",
    "    except Exception as e:\n",
    "        print(f\"  [Error] Gagal menulis file verilog: {e}\")\n",
    "\n",
    "# --- DAFTAR FILE YANG AKAN DIPROSES ---\n",
    "# Format: (Suffix Module, Nama File Weight, Nama File Bias)\n",
    "# Sesuai dengan screenshot file explorer kamu\n",
    "batch_list = [\n",
    "    (\"enc1\", \"enc1_weight.csv\", \"enc1_bias.csv\"),\n",
    "    (\"enc2\", \"enc2_weight.csv\", \"enc2_bias.csv\"),\n",
    "    (\"enc3\", \"enc3_weight.csv\", \"enc3_bias.csv\"),\n",
    "    (\"dec1\", \"dec1_weight.csv\", \"dec1_bias.csv\"),\n",
    "    (\"dec2\", \"dec2_weight.csv\", \"dec2_bias.csv\"),\n",
    "    (\"out\",  \"out_weight.csv\",  \"out_bias.csv\")\n",
    "]\n",
    "\n",
    "# Eksekusi Batch\n",
    "print(f\"--- START CONVERSION (Source: {FOLDER_A} -> Dest: {FOLDER_B}) ---\")\n",
    "for module, w_file, b_file in batch_list:\n",
    "    generate_verilog(module, w_file, b_file)\n",
    "print(\"--- DONE ---\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "fec34971",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Generating Full-Range Tanh LUT: ../rtl/memory/tanh_lut.mem ...\n",
      "  [Check] Idx 0    (In: -4.00) -> Tanh: -0.9993 -> Hex: fc01\n",
      "  [Check] Idx 512  (In: 0.00) -> Tanh: 0.0000 -> Hex: 0000\n",
      "  [Check] Idx 1023 (In: 3.99) -> Tanh: 0.9993 -> Hex: 03ff\n",
      "  -> Done.\n"
     ]
    }
   ],
   "source": [
    "import numpy as np\n",
    "import math\n",
    "import os\n",
    "\n",
    "# --- KONFIGURASI ---\n",
    "FOLDER_MEM = \"../rtl/memory\"\n",
    "LUT_FILENAME = \"tanh_lut.mem\"\n",
    "\n",
    "# Setup parameter sesuai RTL\n",
    "DATA_WIDTH = 16\n",
    "SCALE = 1024.0\n",
    "LUT_DEPTH = 1024\n",
    "\n",
    "# Parameter Batas RTL (Wajib Match dengan Verilog!)\n",
    "MIN_IN_VAL = -4096  # Representasi -4.0 dalam Q6.10\n",
    "# RTL logic: index = (data_in - MIN_IN) >> 3\n",
    "# Artinya setiap kenaikan 1 index, data_in bertambah 8 poin\n",
    "STEP_SIZE = 8       \n",
    "\n",
    "os.makedirs(FOLDER_MEM, exist_ok=True)\n",
    "\n",
    "def to_q6_10(val):\n",
    "    \"\"\"Helper convert float to hex Q6.10\"\"\"\n",
    "    try:\n",
    "        int_val = int(round(val * SCALE))\n",
    "        max_val = (1 << (DATA_WIDTH - 1)) - 1\n",
    "        min_val = -(1 << (DATA_WIDTH - 1))\n",
    "        int_val = max(min(int_val, max_val), min_val)\n",
    "        return f\"{int_val & 0xFFFF:04x}\"\n",
    "    except:\n",
    "        return \"0000\"\n",
    "\n",
    "def generate_full_range_tanh_lut():\n",
    "    path_mem = os.path.join(FOLDER_MEM, LUT_FILENAME)\n",
    "    print(f\"Generating Full-Range Tanh LUT: {path_mem} ...\")\n",
    "    \n",
    "    with open(path_mem, 'w') as f:\n",
    "        f.write(f\"// Tanh LUT Full Range (-4.0 to 4.0)\\n\")\n",
    "        f.write(f\"// Q6.10 Format. Depth: {LUT_DEPTH}\\n\")\n",
    "        \n",
    "        for i in range(LUT_DEPTH):\n",
    "            # 1. Hitung Nilai Input X dari Index i\n",
    "            # Rumus RTL: index = (input - MIN) / 8\n",
    "            # Balik Rumusnya: input = (index * 8) + MIN\n",
    "            input_fixed = (i * STEP_SIZE) + MIN_IN_VAL\n",
    "            \n",
    "            # Konversi ke float untuk dihitung math.tanh\n",
    "            x_float = input_fixed / SCALE\n",
    "            \n",
    "            # 2. Hitung Output Tanh\n",
    "            y_float = math.tanh(x_float)\n",
    "            \n",
    "            # 3. Konversi ke Hex\n",
    "            hex_val = to_q6_10(y_float)\n",
    "            \n",
    "            f.write(f\"{hex_val}\\n\")\n",
    "            \n",
    "            # Debugging (Opsional - print index 0, 512, dan 1023 buat cek bener gak)\n",
    "            if i == 0:\n",
    "                print(f\"  [Check] Idx 0    (In: {x_float:.2f}) -> Tanh: {y_float:.4f} -> Hex: {hex_val}\")\n",
    "            elif i == 512:\n",
    "                print(f\"  [Check] Idx 512  (In: {x_float:.2f}) -> Tanh: {y_float:.4f} -> Hex: {hex_val}\")\n",
    "            elif i == 1023:\n",
    "                print(f\"  [Check] Idx 1023 (In: {x_float:.2f}) -> Tanh: {y_float:.4f} -> Hex: {hex_val}\")\n",
    "\n",
    "    print(f\"  -> Done.\")\n",
    "\n",
    "# --- EKSEKUSI ---\n",
    "generate_full_range_tanh_lut()"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
