From 4b66ccebd4e4286fc2bba09b5a4462d62ba042d5 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?=E9=BB=84=E6=B6=9B?= <huangtao@rock-chips.com>
Date: Wed, 30 Mar 2011 16:05:20 +0800
Subject: [PATCH] rk29: pm: dump gpio inten for debug

---
 arch/arm/mach-rk29/pm.c | 35 ++++++++++++++++++++++++++++++-----
 1 file changed, 30 insertions(+), 5 deletions(-)

diff --git a/arch/arm/mach-rk29/pm.c b/arch/arm/mach-rk29/pm.c
index b5ef46173b6c..bdadd7cbed9e 100755
--- a/arch/arm/mach-rk29/pm.c
+++ b/arch/arm/mach-rk29/pm.c
@@ -266,8 +266,9 @@ static void __sramfunc rk29_sram_suspend(void)
 {
 	u32 clksel0;
 
-    if((ddr_debug == 1)||(ddr_debug == 2))
-        ddr_testmode();
+	if ((ddr_debug == 1) || (ddr_debug == 2))
+		ddr_testmode();
+
 	printch('5');
 	ddr_suspend();
 
@@ -327,15 +328,39 @@ static void dump_irq(void)
 		printk("wakeup gpio6: %08x\n", readl(RK29_GPIO6_BASE + GPIO_INT_STATUS));
 }
 
+#define DUMP_GPIO_INTEN(ID) \
+do { \
+	u32 en = readl(RK29_GPIO##ID##_BASE + GPIO_INTEN); \
+	if (en) { \
+		printascii("GPIO" #ID "_INTEN: "); \
+		printhex(en); \
+		printch('\n'); \
+	} \
+} while (0)
+
+static void dump_inten(void)
+{
+	DUMP_GPIO_INTEN(0);
+	DUMP_GPIO_INTEN(1);
+	DUMP_GPIO_INTEN(2);
+	DUMP_GPIO_INTEN(3);
+	DUMP_GPIO_INTEN(4);
+	DUMP_GPIO_INTEN(5);
+	DUMP_GPIO_INTEN(6);
+}
+
 static int rk29_pm_enter(suspend_state_t state)
 {
 	u32 apll, cpll, gpll, mode, clksel0;
 	u32 clkgate[4];
 
 	// memory teseter
-    if(ddr_debug == 3)
-        ddr_testmode();
-        
+	if (ddr_debug == 3)
+		ddr_testmode();
+
+	// dump GPIO INTEN for debug
+	dump_inten();
+
 	printch('0');
 
 #ifdef CONFIG_RK29_PWM_REGULATOR
-- 
2.35.3

