7Signals	selALUOp	A	B	ALUOut	branch	Delay	TestNo	Note
Mode	in	in	in	out	out	None	None	None
Radix	4'h	32'h	32'h	32'h	1'b	None	None	None
=	=	=	=	=	=	=	=	=
	0	5a5a5a5a	00000000	70000000	0	1	1	sgnA + sgnB
	0	15a5a5a6	5a5a5a5a	70000000	0	1	2	sgnA + sgnB
	0	ffffffff	40000000	3fffffff	0	1	3	
	1	ffffffff	fffffffe	00000001	0	1	4	sgnA - sgnB
	2	f0c3a596	1f7e8ab4	10428094	0	1	5	A and B
	3	f0c3a596	1f7e8ab4	ffffafb6	0	1	6	A or B
	4	f0c3a596	1f7e8ab4	efbd2f22	0	1	7	A xor B
	5	f0c3a596	00000008	c3a59600	0	1	8	A << B(4:0) shift left logical
	6	f0c3a596	00000008	00f0c3a5	0	1	9	A >> B(4:0) shift right logical
	7	f0c3a596	00000		fff0c3a5	0	1	10	A >>> B(4:0) shift right arithmetic
	8	f0c3a596	1f7e8ab4	00000001	0	1	11	1 if sgn A < sgn B
	9	f0c3a596	1f7e8ab4	00000000	0	1	12	1 if uns A < uns B
	a	f0c3a596	1f7e8ab4	00000001	0	1	13	branch = 1 if A = B
	a	f0c3a596	f0c3a596	00000002	1	1	14	branch = 1 if A = B
	b	f0c3a596	1f7e8ab4	00000003	1	1	15	branch = 1 if A != B
	b	f0c3a596	f0c3a596	00000004	0	1	16	
	c	f0c3a596	1f7e8ab4	00000005	1	1	17	branch = 1 if sgn A < sgnB
	c	f0c3a596	f0c3a596	00000006	0	1	18	
	d	f0c3a596	1f7e8ab4	00000007	0	1	19	branch = 1 if sgn A >= sgnB
	d	f0c3a596	f0c3a596	00000008	1	1	20	
	e	f0c3a596	1f7e8ab4	00000009	0	1	21	branch = 1 if uns A < uns B
	e	f0c3a593	f0c3a596	00000010	1	1	22	
	f	f0c3a596	1f7e8ab4	00000011	1	1	23	branch = 1 if uns A >= uns B
	f	f0c3a596	f0c3a596	00000012	1	1	24	
# Example of a comment - comments are ignored by the testplan generator								
# HDLGen-ChatGPT Test Specification								
# Title: RV32I RISC-V Arithmetic Logic Unit (ALU)								
# Created by: Fearghal Morgan								
# Date: 22/02/2024								
# Component type: Register-Transfer Logic