#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Apr  6 01:22:26 2021
# Process ID: 17302
# Current directory: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.runs/synth_1
# Command line: vivado -log conv.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source conv.tcl
# Log file: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.runs/synth_1/conv.vds
# Journal file: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source conv.tcl -notrace
Command: synth_design -top conv -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17365 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1965.570 ; gain = 201.715 ; free physical = 672 ; free virtual = 4855
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'conv' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/sources_1/new/conv.v:23]
	Parameter data_width bound to: 7 - type: integer 
	Parameter addr_width bound to: 4 - type: integer 
	Parameter row bound to: 3 - type: integer 
	Parameter col bound to: 3 - type: integer 
	Parameter n_cols bound to: 5'b00011 
	Parameter n_rows bound to: 5'b00011 
	Parameter n_elements bound to: 10'b0000001001 
INFO: [Synth 8-6157] synthesizing module 'wrapper_memory' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/sources_1/new/wrapper_memory.v:23]
	Parameter data_width bound to: 7 - type: integer 
	Parameter addr_width bound to: 4 - type: integer 
	Parameter elemnt_matrix bound to: 784 - type: integer 
	Parameter row bound to: 28 - type: integer 
	Parameter col bound to: 28 - type: integer 
	Parameter n_cols bound to: 5'b11100 
	Parameter n_rows bound to: 5'b11100 
	Parameter n_elements bound to: 10'b1100010000 
INFO: [Synth 8-6157] synthesizing module 'memory_image' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/sources_1/imports/01_memory_image/memory_image.v:22]
	Parameter data_width bound to: 7 - type: integer 
	Parameter addr_width bound to: 4 - type: integer 
	Parameter elemnt_matrix bound to: 784 - type: integer 
	Parameter row bound to: 28 - type: integer 
	Parameter col bound to: 28 - type: integer 
	Parameter n_cols bound to: 5'b11100 
	Parameter n_rows bound to: 5'b11100 
	Parameter n_elements bound to: 10'b1100010000 
WARNING: [Synth 8-5856] 3D RAM register_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'memory_image' (1#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/sources_1/imports/01_memory_image/memory_image.v:22]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_memory' (2#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/sources_1/new/wrapper_memory.v:23]
WARNING: [Synth 8-567] referenced signal 'full' should be on the sensitivity list [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/sources_1/new/conv.v:114]
WARNING: [Synth 8-567] referenced signal 'flag' should be on the sensitivity list [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/sources_1/new/conv.v:114]
WARNING: [Synth 8-567] referenced signal 'i' should be on the sensitivity list [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/sources_1/new/conv.v:114]
WARNING: [Synth 8-567] referenced signal 'f1' should be on the sensitivity list [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/sources_1/new/conv.v:114]
WARNING: [Synth 8-567] referenced signal 'j' should be on the sensitivity list [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/sources_1/new/conv.v:114]
WARNING: [Synth 8-567] referenced signal 'f2' should be on the sensitivity list [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/sources_1/new/conv.v:114]
WARNING: [Synth 8-567] referenced signal 'rdata' should be on the sensitivity list [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/sources_1/new/conv.v:114]
WARNING: [Synth 8-5856] 3D RAM register_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'conv' (3#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/sources_1/new/conv.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2104.320 ; gain = 340.465 ; free physical = 599 ; free virtual = 4795
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2119.164 ; gain = 355.309 ; free physical = 620 ; free virtual = 4816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2119.164 ; gain = 355.309 ; free physical = 620 ; free virtual = 4816
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2119.164 ; gain = 0.000 ; free physical = 606 ; free virtual = 4802
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/constrs_1/imports/01_memory_image/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/constrs_1/imports/01_memory_image/Zybo-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/constrs_1/imports/01_memory_image/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/conv_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/conv_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2285.945 ; gain = 0.000 ; free physical = 506 ; free virtual = 4696
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2285.945 ; gain = 0.000 ; free physical = 506 ; free virtual = 4696
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2285.945 ; gain = 522.090 ; free physical = 611 ; free virtual = 4795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2285.945 ; gain = 522.090 ; free physical = 611 ; free virtual = 4795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2285.945 ; gain = 522.090 ; free physical = 611 ; free virtual = 4795
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[0][0]' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/sources_1/new/conv.v:142]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[0][1]' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/sources_1/new/conv.v:142]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[0][2]' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/sources_1/new/conv.v:142]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[1][0]' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/sources_1/new/conv.v:142]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[1][1]' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/sources_1/new/conv.v:142]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[1][2]' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/sources_1/new/conv.v:142]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[2][0]' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/sources_1/new/conv.v:142]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[2][1]' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/sources_1/new/conv.v:142]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[2][2]' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/sources_1/new/conv.v:142]
WARNING: [Synth 8-327] inferring latch for variable 'i_reg' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/sources_1/new/conv.v:104]
WARNING: [Synth 8-327] inferring latch for variable 'j_reg' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/sources_1/new/conv.v:105]
WARNING: [Synth 8-327] inferring latch for variable 'f2_reg' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/sources_1/new/conv.v:123]
WARNING: [Synth 8-327] inferring latch for variable 'flag_reg' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/sources_1/new/conv.v:116]
WARNING: [Synth 8-327] inferring latch for variable 'f1_reg' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/sources_1/new/conv.v:122]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2285.945 ; gain = 522.090 ; free physical = 609 ; free virtual = 4795
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 785   
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	 785 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 3953  
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module memory_image 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 784   
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3920  
Module wrapper_memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	 785 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fill_image/sel_reg )
INFO: [Synth 8-3886] merging instance 'j_reg[2]' (LD) to 'j_reg[3]'
INFO: [Synth 8-3886] merging instance 'j_reg[3]' (LD) to 'j_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\j_reg[4] )
INFO: [Synth 8-3886] merging instance 'i_reg[2]' (LDC) to 'i_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_reg[3]' (LDC) to 'i_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_reg[4] )
WARNING: [Synth 8-3332] Sequential element (i_reg[4]) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (j_reg[4]) is unused and will be removed from module conv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 2285.945 ; gain = 522.090 ; free physical = 565 ; free virtual = 4765
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 2285.945 ; gain = 522.090 ; free physical = 459 ; free virtual = 4653
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:44 ; elapsed = 00:01:48 . Memory (MB): peak = 2285.945 ; gain = 522.090 ; free physical = 436 ; free virtual = 4630
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:00 ; elapsed = 00:02:05 . Memory (MB): peak = 2285.945 ; gain = 522.090 ; free physical = 434 ; free virtual = 4628
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:03 ; elapsed = 00:02:08 . Memory (MB): peak = 2285.945 ; gain = 522.090 ; free physical = 431 ; free virtual = 4631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:03 ; elapsed = 00:02:08 . Memory (MB): peak = 2285.945 ; gain = 522.090 ; free physical = 431 ; free virtual = 4631
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:03 ; elapsed = 00:02:09 . Memory (MB): peak = 2285.945 ; gain = 522.090 ; free physical = 431 ; free virtual = 4631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:03 ; elapsed = 00:02:09 . Memory (MB): peak = 2285.945 ; gain = 522.090 ; free physical = 431 ; free virtual = 4631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:03 ; elapsed = 00:02:09 . Memory (MB): peak = 2285.945 ; gain = 522.090 ; free physical = 431 ; free virtual = 4631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:03 ; elapsed = 00:02:09 . Memory (MB): peak = 2285.945 ; gain = 522.090 ; free physical = 431 ; free virtual = 4631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |    14|
|4     |LUT3  |    11|
|5     |LUT4  |    47|
|6     |LUT5  |   192|
|7     |LUT6  |  2674|
|8     |MUXF7 |   579|
|9     |MUXF8 |   266|
|10    |FDRE  |  6368|
|11    |LD    |    75|
|12    |LDC   |     2|
|13    |LDCP  |     2|
|14    |IBUF  |     7|
|15    |OBUF  |     8|
+------+------+------+

Report Instance Areas: 
+------+-------------+---------------+------+
|      |Instance     |Module         |Cells |
+------+-------------+---------------+------+
|1     |top          |               | 10247|
|2     |  fill_image |wrapper_memory | 10100|
|3     |    image    |memory_image   |  9811|
+------+-------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:04 ; elapsed = 00:02:09 . Memory (MB): peak = 2285.945 ; gain = 522.090 ; free physical = 431 ; free virtual = 4631
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:01 ; elapsed = 00:02:06 . Memory (MB): peak = 2285.945 ; gain = 355.309 ; free physical = 484 ; free virtual = 4684
Synthesis Optimization Complete : Time (s): cpu = 00:02:04 ; elapsed = 00:02:09 . Memory (MB): peak = 2285.945 ; gain = 522.090 ; free physical = 484 ; free virtual = 4684
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2285.945 ; gain = 0.000 ; free physical = 558 ; free virtual = 4758
INFO: [Netlist 29-17] Analyzing 924 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'conv' is not ideal for floorplanning, since the cellview 'memory_image' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2285.945 ; gain = 0.000 ; free physical = 506 ; free virtual = 4706
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 79 instances were transformed.
  LD => LDCE: 75 instances
  LDC => LDCE: 2 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:10 ; elapsed = 00:02:18 . Memory (MB): peak = 2285.945 ; gain = 773.242 ; free physical = 654 ; free virtual = 4854
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2285.945 ; gain = 0.000 ; free physical = 654 ; free virtual = 4854
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.runs/synth_1/conv.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file conv_utilization_synth.rpt -pb conv_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  6 01:24:52 2021...
