Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Jun  6 16:44:16 2022
| Host         : DESKTOP-7Q8KQ0A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TankWar_timing_summary_routed.rpt -pb TankWar_timing_summary_routed.pb -rpx TankWar_timing_summary_routed.rpx -warn_on_violation
| Design       : TankWar
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                252         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
TIMING-20  Warning           Non-clocked latch                          4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (284)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (424)
5. checking no_input_delay (4)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (284)
--------------------------
 There are 87 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: clock/clk_100hz_reg/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: clock/clk_1khz_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: clock/clk_4Hz_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: clock/clk_8Hz_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mytank/shell_sht_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: relase_flag_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: tank1/shell_sht_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u1/num_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u1/num_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u1/num_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (424)
--------------------------------------------------
 There are 424 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.366        0.000                      0                  317        0.110        0.000                      0                  317        7.000        0.000                       0                   149  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
A/inst/clk_in1        {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 10.101}     20.202          49.500          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
A/inst/clk_in1                                                                                                                                                          7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        9.366        0.000                      0                  317        0.110        0.000                      0                  317        9.601        0.000                       0                   145  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  A/inst/clk_in1
  To Clock:  A/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         A/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { A/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.366ns  (required time - arrival time)
  Source:                 driver_VGA/hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_Base/VGA_data_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.293ns  (logic 2.574ns (25.007%)  route 7.719ns (74.993%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 21.720 - 20.202 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.575     1.575    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.568     1.568    driver_VGA/clk_out1
    SLICE_X12Y7          FDRE                                         r  driver_VGA/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.518     2.086 f  driver_VGA/hcnt_reg[0]/Q
                         net (fo=71, routed)          1.633     3.719    driver_VGA/hcnt_reg[0]_0[0]
    SLICE_X9Y4           LUT5 (Prop_lut5_I3_O)        0.124     3.843 r  driver_VGA/addra[1]_i_6/O
                         net (fo=26, routed)          0.851     4.694    driver_VGA/addra[1]_i_6_n_0
    SLICE_X12Y4          LUT4 (Prop_lut4_I3_O)        0.124     4.818 f  driver_VGA/addra[1]_i_5/O
                         net (fo=3, routed)           0.437     5.255    driver_VGA/addra[1]_i_5_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.379 r  driver_VGA/addra[1]_i_2/O
                         net (fo=74, routed)          1.998     7.377    driver_VGA/hcnt_reg[10]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I0_O)        0.124     7.501 r  driver_VGA/douta0[11]_i_78/O
                         net (fo=2, routed)           0.913     8.414    driver_VGA/douta0[11]_i_78_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     9.047 r  driver_VGA/douta0_reg[11]_i_49__0/CO[3]
                         net (fo=1, routed)           0.000     9.047    tank1/douta0_reg[11]_i_5__0_0[0]
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.161 r  tank1/douta0_reg[11]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000     9.161    tank1/douta0_reg[11]_i_22__0_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.318 r  tank1/douta0_reg[11]_i_5__0/CO[1]
                         net (fo=2, routed)           0.696    10.014    tank1_Base/douta0_reg[11]_0[0]
    SLICE_X7Y8           LUT3 (Prop_lut3_I0_O)        0.324    10.338 r  tank1_Base/douta0[11]_i_2__0/O
                         net (fo=2, routed)           0.281    10.619    tank1/douta0_reg[11]
    SLICE_X7Y8           LUT6 (Prop_lut6_I1_O)        0.332    10.951 r  tank1/VGA_data[11]_i_1__0/O
                         net (fo=12, routed)          0.911    11.862    tank1_Base/SS[0]
    SLICE_X5Y2           FDSE                                         r  tank1_Base/VGA_data_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.457    21.659    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.530 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.111    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.202 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.518    21.720    tank1_Base/clk_out1
    SLICE_X5Y2           FDSE                                         r  tank1_Base/VGA_data_reg[4]/C
                         clock pessimism              0.080    21.800    
                         clock uncertainty           -0.144    21.657    
    SLICE_X5Y2           FDSE (Setup_fdse_C_S)       -0.429    21.228    tank1_Base/VGA_data_reg[4]
  -------------------------------------------------------------------
                         required time                         21.228    
                         arrival time                         -11.862    
  -------------------------------------------------------------------
                         slack                                  9.366    

Slack (MET) :             9.366ns  (required time - arrival time)
  Source:                 driver_VGA/hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_Base/VGA_data_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.293ns  (logic 2.574ns (25.007%)  route 7.719ns (74.993%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 21.720 - 20.202 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.575     1.575    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.568     1.568    driver_VGA/clk_out1
    SLICE_X12Y7          FDRE                                         r  driver_VGA/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.518     2.086 f  driver_VGA/hcnt_reg[0]/Q
                         net (fo=71, routed)          1.633     3.719    driver_VGA/hcnt_reg[0]_0[0]
    SLICE_X9Y4           LUT5 (Prop_lut5_I3_O)        0.124     3.843 r  driver_VGA/addra[1]_i_6/O
                         net (fo=26, routed)          0.851     4.694    driver_VGA/addra[1]_i_6_n_0
    SLICE_X12Y4          LUT4 (Prop_lut4_I3_O)        0.124     4.818 f  driver_VGA/addra[1]_i_5/O
                         net (fo=3, routed)           0.437     5.255    driver_VGA/addra[1]_i_5_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.379 r  driver_VGA/addra[1]_i_2/O
                         net (fo=74, routed)          1.998     7.377    driver_VGA/hcnt_reg[10]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I0_O)        0.124     7.501 r  driver_VGA/douta0[11]_i_78/O
                         net (fo=2, routed)           0.913     8.414    driver_VGA/douta0[11]_i_78_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     9.047 r  driver_VGA/douta0_reg[11]_i_49__0/CO[3]
                         net (fo=1, routed)           0.000     9.047    tank1/douta0_reg[11]_i_5__0_0[0]
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.161 r  tank1/douta0_reg[11]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000     9.161    tank1/douta0_reg[11]_i_22__0_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.318 r  tank1/douta0_reg[11]_i_5__0/CO[1]
                         net (fo=2, routed)           0.696    10.014    tank1_Base/douta0_reg[11]_0[0]
    SLICE_X7Y8           LUT3 (Prop_lut3_I0_O)        0.324    10.338 r  tank1_Base/douta0[11]_i_2__0/O
                         net (fo=2, routed)           0.281    10.619    tank1/douta0_reg[11]
    SLICE_X7Y8           LUT6 (Prop_lut6_I1_O)        0.332    10.951 r  tank1/VGA_data[11]_i_1__0/O
                         net (fo=12, routed)          0.911    11.862    tank1_Base/SS[0]
    SLICE_X5Y2           FDSE                                         r  tank1_Base/VGA_data_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.457    21.659    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.530 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.111    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.202 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.518    21.720    tank1_Base/clk_out1
    SLICE_X5Y2           FDSE                                         r  tank1_Base/VGA_data_reg[8]/C
                         clock pessimism              0.080    21.800    
                         clock uncertainty           -0.144    21.657    
    SLICE_X5Y2           FDSE (Setup_fdse_C_S)       -0.429    21.228    tank1_Base/VGA_data_reg[8]
  -------------------------------------------------------------------
                         required time                         21.228    
                         arrival time                         -11.862    
  -------------------------------------------------------------------
                         slack                                  9.366    

Slack (MET) :             9.400ns  (required time - arrival time)
  Source:                 driver_VGA/hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_Base/VGA_data_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.574ns (25.087%)  route 7.686ns (74.913%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 21.721 - 20.202 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.575     1.575    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.568     1.568    driver_VGA/clk_out1
    SLICE_X12Y7          FDRE                                         r  driver_VGA/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.518     2.086 f  driver_VGA/hcnt_reg[0]/Q
                         net (fo=71, routed)          1.633     3.719    driver_VGA/hcnt_reg[0]_0[0]
    SLICE_X9Y4           LUT5 (Prop_lut5_I3_O)        0.124     3.843 r  driver_VGA/addra[1]_i_6/O
                         net (fo=26, routed)          0.851     4.694    driver_VGA/addra[1]_i_6_n_0
    SLICE_X12Y4          LUT4 (Prop_lut4_I3_O)        0.124     4.818 f  driver_VGA/addra[1]_i_5/O
                         net (fo=3, routed)           0.437     5.255    driver_VGA/addra[1]_i_5_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.379 r  driver_VGA/addra[1]_i_2/O
                         net (fo=74, routed)          1.998     7.377    driver_VGA/hcnt_reg[10]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I0_O)        0.124     7.501 r  driver_VGA/douta0[11]_i_78/O
                         net (fo=2, routed)           0.913     8.414    driver_VGA/douta0[11]_i_78_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     9.047 r  driver_VGA/douta0_reg[11]_i_49__0/CO[3]
                         net (fo=1, routed)           0.000     9.047    tank1/douta0_reg[11]_i_5__0_0[0]
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.161 r  tank1/douta0_reg[11]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000     9.161    tank1/douta0_reg[11]_i_22__0_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.318 r  tank1/douta0_reg[11]_i_5__0/CO[1]
                         net (fo=2, routed)           0.696    10.014    tank1_Base/douta0_reg[11]_0[0]
    SLICE_X7Y8           LUT3 (Prop_lut3_I0_O)        0.324    10.338 r  tank1_Base/douta0[11]_i_2__0/O
                         net (fo=2, routed)           0.281    10.619    tank1/douta0_reg[11]
    SLICE_X7Y8           LUT6 (Prop_lut6_I1_O)        0.332    10.951 r  tank1/VGA_data[11]_i_1__0/O
                         net (fo=12, routed)          0.878    11.829    tank1_Base/SS[0]
    SLICE_X3Y4           FDSE                                         r  tank1_Base/VGA_data_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.457    21.659    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.530 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.111    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.202 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.519    21.721    tank1_Base/clk_out1
    SLICE_X3Y4           FDSE                                         r  tank1_Base/VGA_data_reg[0]/C
                         clock pessimism              0.080    21.801    
                         clock uncertainty           -0.144    21.658    
    SLICE_X3Y4           FDSE (Setup_fdse_C_S)       -0.429    21.229    tank1_Base/VGA_data_reg[0]
  -------------------------------------------------------------------
                         required time                         21.229    
                         arrival time                         -11.829    
  -------------------------------------------------------------------
                         slack                                  9.400    

Slack (MET) :             9.400ns  (required time - arrival time)
  Source:                 driver_VGA/hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_Base/VGA_data_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.574ns (25.087%)  route 7.686ns (74.913%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 21.721 - 20.202 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.575     1.575    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.568     1.568    driver_VGA/clk_out1
    SLICE_X12Y7          FDRE                                         r  driver_VGA/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.518     2.086 f  driver_VGA/hcnt_reg[0]/Q
                         net (fo=71, routed)          1.633     3.719    driver_VGA/hcnt_reg[0]_0[0]
    SLICE_X9Y4           LUT5 (Prop_lut5_I3_O)        0.124     3.843 r  driver_VGA/addra[1]_i_6/O
                         net (fo=26, routed)          0.851     4.694    driver_VGA/addra[1]_i_6_n_0
    SLICE_X12Y4          LUT4 (Prop_lut4_I3_O)        0.124     4.818 f  driver_VGA/addra[1]_i_5/O
                         net (fo=3, routed)           0.437     5.255    driver_VGA/addra[1]_i_5_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.379 r  driver_VGA/addra[1]_i_2/O
                         net (fo=74, routed)          1.998     7.377    driver_VGA/hcnt_reg[10]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I0_O)        0.124     7.501 r  driver_VGA/douta0[11]_i_78/O
                         net (fo=2, routed)           0.913     8.414    driver_VGA/douta0[11]_i_78_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     9.047 r  driver_VGA/douta0_reg[11]_i_49__0/CO[3]
                         net (fo=1, routed)           0.000     9.047    tank1/douta0_reg[11]_i_5__0_0[0]
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.161 r  tank1/douta0_reg[11]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000     9.161    tank1/douta0_reg[11]_i_22__0_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.318 r  tank1/douta0_reg[11]_i_5__0/CO[1]
                         net (fo=2, routed)           0.696    10.014    tank1_Base/douta0_reg[11]_0[0]
    SLICE_X7Y8           LUT3 (Prop_lut3_I0_O)        0.324    10.338 r  tank1_Base/douta0[11]_i_2__0/O
                         net (fo=2, routed)           0.281    10.619    tank1/douta0_reg[11]
    SLICE_X7Y8           LUT6 (Prop_lut6_I1_O)        0.332    10.951 r  tank1/VGA_data[11]_i_1__0/O
                         net (fo=12, routed)          0.878    11.829    tank1_Base/SS[0]
    SLICE_X3Y4           FDSE                                         r  tank1_Base/VGA_data_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.457    21.659    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.530 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.111    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.202 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.519    21.721    tank1_Base/clk_out1
    SLICE_X3Y4           FDSE                                         r  tank1_Base/VGA_data_reg[2]/C
                         clock pessimism              0.080    21.801    
                         clock uncertainty           -0.144    21.658    
    SLICE_X3Y4           FDSE (Setup_fdse_C_S)       -0.429    21.229    tank1_Base/VGA_data_reg[2]
  -------------------------------------------------------------------
                         required time                         21.229    
                         arrival time                         -11.829    
  -------------------------------------------------------------------
                         slack                                  9.400    

Slack (MET) :             9.470ns  (required time - arrival time)
  Source:                 driver_VGA/hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_Base/VGA_data_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.094ns  (logic 2.574ns (25.500%)  route 7.520ns (74.500%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 21.720 - 20.202 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.575     1.575    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.568     1.568    driver_VGA/clk_out1
    SLICE_X12Y7          FDRE                                         r  driver_VGA/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.518     2.086 f  driver_VGA/hcnt_reg[0]/Q
                         net (fo=71, routed)          1.633     3.719    driver_VGA/hcnt_reg[0]_0[0]
    SLICE_X9Y4           LUT5 (Prop_lut5_I3_O)        0.124     3.843 r  driver_VGA/addra[1]_i_6/O
                         net (fo=26, routed)          0.851     4.694    driver_VGA/addra[1]_i_6_n_0
    SLICE_X12Y4          LUT4 (Prop_lut4_I3_O)        0.124     4.818 f  driver_VGA/addra[1]_i_5/O
                         net (fo=3, routed)           0.437     5.255    driver_VGA/addra[1]_i_5_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.379 r  driver_VGA/addra[1]_i_2/O
                         net (fo=74, routed)          1.998     7.377    driver_VGA/hcnt_reg[10]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I0_O)        0.124     7.501 r  driver_VGA/douta0[11]_i_78/O
                         net (fo=2, routed)           0.913     8.414    driver_VGA/douta0[11]_i_78_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     9.047 r  driver_VGA/douta0_reg[11]_i_49__0/CO[3]
                         net (fo=1, routed)           0.000     9.047    tank1/douta0_reg[11]_i_5__0_0[0]
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.161 r  tank1/douta0_reg[11]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000     9.161    tank1/douta0_reg[11]_i_22__0_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.318 r  tank1/douta0_reg[11]_i_5__0/CO[1]
                         net (fo=2, routed)           0.696    10.014    tank1_Base/douta0_reg[11]_0[0]
    SLICE_X7Y8           LUT3 (Prop_lut3_I0_O)        0.324    10.338 r  tank1_Base/douta0[11]_i_2__0/O
                         net (fo=2, routed)           0.281    10.619    tank1/douta0_reg[11]
    SLICE_X7Y8           LUT6 (Prop_lut6_I1_O)        0.332    10.951 r  tank1/VGA_data[11]_i_1__0/O
                         net (fo=12, routed)          0.712    11.663    tank1_Base/SS[0]
    SLICE_X2Y7           FDSE                                         r  tank1_Base/VGA_data_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.457    21.659    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.530 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.111    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.202 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.518    21.720    tank1_Base/clk_out1
    SLICE_X2Y7           FDSE                                         r  tank1_Base/VGA_data_reg[6]/C
                         clock pessimism              0.080    21.800    
                         clock uncertainty           -0.144    21.657    
    SLICE_X2Y7           FDSE (Setup_fdse_C_S)       -0.524    21.133    tank1_Base/VGA_data_reg[6]
  -------------------------------------------------------------------
                         required time                         21.133    
                         arrival time                         -11.663    
  -------------------------------------------------------------------
                         slack                                  9.470    

Slack (MET) :             9.538ns  (required time - arrival time)
  Source:                 driver_VGA/hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_Base/VGA_data_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.122ns  (logic 2.574ns (25.430%)  route 7.548ns (74.570%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 21.721 - 20.202 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.575     1.575    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.568     1.568    driver_VGA/clk_out1
    SLICE_X12Y7          FDRE                                         r  driver_VGA/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.518     2.086 f  driver_VGA/hcnt_reg[0]/Q
                         net (fo=71, routed)          1.633     3.719    driver_VGA/hcnt_reg[0]_0[0]
    SLICE_X9Y4           LUT5 (Prop_lut5_I3_O)        0.124     3.843 r  driver_VGA/addra[1]_i_6/O
                         net (fo=26, routed)          0.851     4.694    driver_VGA/addra[1]_i_6_n_0
    SLICE_X12Y4          LUT4 (Prop_lut4_I3_O)        0.124     4.818 f  driver_VGA/addra[1]_i_5/O
                         net (fo=3, routed)           0.437     5.255    driver_VGA/addra[1]_i_5_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.379 r  driver_VGA/addra[1]_i_2/O
                         net (fo=74, routed)          1.998     7.377    driver_VGA/hcnt_reg[10]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I0_O)        0.124     7.501 r  driver_VGA/douta0[11]_i_78/O
                         net (fo=2, routed)           0.913     8.414    driver_VGA/douta0[11]_i_78_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     9.047 r  driver_VGA/douta0_reg[11]_i_49__0/CO[3]
                         net (fo=1, routed)           0.000     9.047    tank1/douta0_reg[11]_i_5__0_0[0]
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.161 r  tank1/douta0_reg[11]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000     9.161    tank1/douta0_reg[11]_i_22__0_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.318 r  tank1/douta0_reg[11]_i_5__0/CO[1]
                         net (fo=2, routed)           0.696    10.014    tank1_Base/douta0_reg[11]_0[0]
    SLICE_X7Y8           LUT3 (Prop_lut3_I0_O)        0.324    10.338 r  tank1_Base/douta0[11]_i_2__0/O
                         net (fo=2, routed)           0.281    10.619    tank1/douta0_reg[11]
    SLICE_X7Y8           LUT6 (Prop_lut6_I1_O)        0.332    10.951 r  tank1/VGA_data[11]_i_1__0/O
                         net (fo=12, routed)          0.739    11.690    tank1_Base/SS[0]
    SLICE_X3Y3           FDSE                                         r  tank1_Base/VGA_data_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.457    21.659    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.530 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.111    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.202 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.519    21.721    tank1_Base/clk_out1
    SLICE_X3Y3           FDSE                                         r  tank1_Base/VGA_data_reg[11]/C
                         clock pessimism              0.080    21.801    
                         clock uncertainty           -0.144    21.658    
    SLICE_X3Y3           FDSE (Setup_fdse_C_S)       -0.429    21.229    tank1_Base/VGA_data_reg[11]
  -------------------------------------------------------------------
                         required time                         21.229    
                         arrival time                         -11.690    
  -------------------------------------------------------------------
                         slack                                  9.538    

Slack (MET) :             9.538ns  (required time - arrival time)
  Source:                 driver_VGA/hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_Base/VGA_data_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.122ns  (logic 2.574ns (25.430%)  route 7.548ns (74.570%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 21.721 - 20.202 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.575     1.575    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.568     1.568    driver_VGA/clk_out1
    SLICE_X12Y7          FDRE                                         r  driver_VGA/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.518     2.086 f  driver_VGA/hcnt_reg[0]/Q
                         net (fo=71, routed)          1.633     3.719    driver_VGA/hcnt_reg[0]_0[0]
    SLICE_X9Y4           LUT5 (Prop_lut5_I3_O)        0.124     3.843 r  driver_VGA/addra[1]_i_6/O
                         net (fo=26, routed)          0.851     4.694    driver_VGA/addra[1]_i_6_n_0
    SLICE_X12Y4          LUT4 (Prop_lut4_I3_O)        0.124     4.818 f  driver_VGA/addra[1]_i_5/O
                         net (fo=3, routed)           0.437     5.255    driver_VGA/addra[1]_i_5_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.379 r  driver_VGA/addra[1]_i_2/O
                         net (fo=74, routed)          1.998     7.377    driver_VGA/hcnt_reg[10]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I0_O)        0.124     7.501 r  driver_VGA/douta0[11]_i_78/O
                         net (fo=2, routed)           0.913     8.414    driver_VGA/douta0[11]_i_78_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     9.047 r  driver_VGA/douta0_reg[11]_i_49__0/CO[3]
                         net (fo=1, routed)           0.000     9.047    tank1/douta0_reg[11]_i_5__0_0[0]
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.161 r  tank1/douta0_reg[11]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000     9.161    tank1/douta0_reg[11]_i_22__0_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.318 r  tank1/douta0_reg[11]_i_5__0/CO[1]
                         net (fo=2, routed)           0.696    10.014    tank1_Base/douta0_reg[11]_0[0]
    SLICE_X7Y8           LUT3 (Prop_lut3_I0_O)        0.324    10.338 r  tank1_Base/douta0[11]_i_2__0/O
                         net (fo=2, routed)           0.281    10.619    tank1/douta0_reg[11]
    SLICE_X7Y8           LUT6 (Prop_lut6_I1_O)        0.332    10.951 r  tank1/VGA_data[11]_i_1__0/O
                         net (fo=12, routed)          0.739    11.690    tank1_Base/SS[0]
    SLICE_X3Y3           FDSE                                         r  tank1_Base/VGA_data_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.457    21.659    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.530 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.111    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.202 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.519    21.721    tank1_Base/clk_out1
    SLICE_X3Y3           FDSE                                         r  tank1_Base/VGA_data_reg[9]/C
                         clock pessimism              0.080    21.801    
                         clock uncertainty           -0.144    21.658    
    SLICE_X3Y3           FDSE (Setup_fdse_C_S)       -0.429    21.229    tank1_Base/VGA_data_reg[9]
  -------------------------------------------------------------------
                         required time                         21.229    
                         arrival time                         -11.690    
  -------------------------------------------------------------------
                         slack                                  9.538    

Slack (MET) :             9.548ns  (required time - arrival time)
  Source:                 driver_VGA/hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_Base/VGA_data_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.112ns  (logic 2.574ns (25.455%)  route 7.538ns (74.545%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 21.721 - 20.202 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.575     1.575    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.568     1.568    driver_VGA/clk_out1
    SLICE_X12Y7          FDRE                                         r  driver_VGA/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.518     2.086 f  driver_VGA/hcnt_reg[0]/Q
                         net (fo=71, routed)          1.633     3.719    driver_VGA/hcnt_reg[0]_0[0]
    SLICE_X9Y4           LUT5 (Prop_lut5_I3_O)        0.124     3.843 r  driver_VGA/addra[1]_i_6/O
                         net (fo=26, routed)          0.851     4.694    driver_VGA/addra[1]_i_6_n_0
    SLICE_X12Y4          LUT4 (Prop_lut4_I3_O)        0.124     4.818 f  driver_VGA/addra[1]_i_5/O
                         net (fo=3, routed)           0.437     5.255    driver_VGA/addra[1]_i_5_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.379 r  driver_VGA/addra[1]_i_2/O
                         net (fo=74, routed)          1.998     7.377    driver_VGA/hcnt_reg[10]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I0_O)        0.124     7.501 r  driver_VGA/douta0[11]_i_78/O
                         net (fo=2, routed)           0.913     8.414    driver_VGA/douta0[11]_i_78_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     9.047 r  driver_VGA/douta0_reg[11]_i_49__0/CO[3]
                         net (fo=1, routed)           0.000     9.047    tank1/douta0_reg[11]_i_5__0_0[0]
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.161 r  tank1/douta0_reg[11]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000     9.161    tank1/douta0_reg[11]_i_22__0_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.318 r  tank1/douta0_reg[11]_i_5__0/CO[1]
                         net (fo=2, routed)           0.696    10.014    tank1_Base/douta0_reg[11]_0[0]
    SLICE_X7Y8           LUT3 (Prop_lut3_I0_O)        0.324    10.338 r  tank1_Base/douta0[11]_i_2__0/O
                         net (fo=2, routed)           0.281    10.619    tank1/douta0_reg[11]
    SLICE_X7Y8           LUT6 (Prop_lut6_I1_O)        0.332    10.951 r  tank1/VGA_data[11]_i_1__0/O
                         net (fo=12, routed)          0.729    11.680    tank1_Base/SS[0]
    SLICE_X3Y6           FDSE                                         r  tank1_Base/VGA_data_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.457    21.659    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.530 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.111    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.202 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.519    21.721    tank1_Base/clk_out1
    SLICE_X3Y6           FDSE                                         r  tank1_Base/VGA_data_reg[1]/C
                         clock pessimism              0.080    21.801    
                         clock uncertainty           -0.144    21.658    
    SLICE_X3Y6           FDSE (Setup_fdse_C_S)       -0.429    21.229    tank1_Base/VGA_data_reg[1]
  -------------------------------------------------------------------
                         required time                         21.229    
                         arrival time                         -11.680    
  -------------------------------------------------------------------
                         slack                                  9.548    

Slack (MET) :             9.548ns  (required time - arrival time)
  Source:                 driver_VGA/hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_Base/VGA_data_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.112ns  (logic 2.574ns (25.455%)  route 7.538ns (74.545%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 21.721 - 20.202 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.575     1.575    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.568     1.568    driver_VGA/clk_out1
    SLICE_X12Y7          FDRE                                         r  driver_VGA/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.518     2.086 f  driver_VGA/hcnt_reg[0]/Q
                         net (fo=71, routed)          1.633     3.719    driver_VGA/hcnt_reg[0]_0[0]
    SLICE_X9Y4           LUT5 (Prop_lut5_I3_O)        0.124     3.843 r  driver_VGA/addra[1]_i_6/O
                         net (fo=26, routed)          0.851     4.694    driver_VGA/addra[1]_i_6_n_0
    SLICE_X12Y4          LUT4 (Prop_lut4_I3_O)        0.124     4.818 f  driver_VGA/addra[1]_i_5/O
                         net (fo=3, routed)           0.437     5.255    driver_VGA/addra[1]_i_5_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.379 r  driver_VGA/addra[1]_i_2/O
                         net (fo=74, routed)          1.998     7.377    driver_VGA/hcnt_reg[10]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I0_O)        0.124     7.501 r  driver_VGA/douta0[11]_i_78/O
                         net (fo=2, routed)           0.913     8.414    driver_VGA/douta0[11]_i_78_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     9.047 r  driver_VGA/douta0_reg[11]_i_49__0/CO[3]
                         net (fo=1, routed)           0.000     9.047    tank1/douta0_reg[11]_i_5__0_0[0]
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.161 r  tank1/douta0_reg[11]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000     9.161    tank1/douta0_reg[11]_i_22__0_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.318 r  tank1/douta0_reg[11]_i_5__0/CO[1]
                         net (fo=2, routed)           0.696    10.014    tank1_Base/douta0_reg[11]_0[0]
    SLICE_X7Y8           LUT3 (Prop_lut3_I0_O)        0.324    10.338 r  tank1_Base/douta0[11]_i_2__0/O
                         net (fo=2, routed)           0.281    10.619    tank1/douta0_reg[11]
    SLICE_X7Y8           LUT6 (Prop_lut6_I1_O)        0.332    10.951 r  tank1/VGA_data[11]_i_1__0/O
                         net (fo=12, routed)          0.729    11.680    tank1_Base/SS[0]
    SLICE_X3Y6           FDSE                                         r  tank1_Base/VGA_data_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.457    21.659    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.530 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.111    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.202 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.519    21.721    tank1_Base/clk_out1
    SLICE_X3Y6           FDSE                                         r  tank1_Base/VGA_data_reg[5]/C
                         clock pessimism              0.080    21.801    
                         clock uncertainty           -0.144    21.658    
    SLICE_X3Y6           FDSE (Setup_fdse_C_S)       -0.429    21.229    tank1_Base/VGA_data_reg[5]
  -------------------------------------------------------------------
                         required time                         21.229    
                         arrival time                         -11.680    
  -------------------------------------------------------------------
                         slack                                  9.548    

Slack (MET) :             9.551ns  (required time - arrival time)
  Source:                 driver_VGA/hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_Base/VGA_data_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.107ns  (logic 2.574ns (25.467%)  route 7.533ns (74.533%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 21.719 - 20.202 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.575     1.575    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.568     1.568    driver_VGA/clk_out1
    SLICE_X12Y7          FDRE                                         r  driver_VGA/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.518     2.086 f  driver_VGA/hcnt_reg[0]/Q
                         net (fo=71, routed)          1.633     3.719    driver_VGA/hcnt_reg[0]_0[0]
    SLICE_X9Y4           LUT5 (Prop_lut5_I3_O)        0.124     3.843 r  driver_VGA/addra[1]_i_6/O
                         net (fo=26, routed)          0.851     4.694    driver_VGA/addra[1]_i_6_n_0
    SLICE_X12Y4          LUT4 (Prop_lut4_I3_O)        0.124     4.818 f  driver_VGA/addra[1]_i_5/O
                         net (fo=3, routed)           0.437     5.255    driver_VGA/addra[1]_i_5_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.379 r  driver_VGA/addra[1]_i_2/O
                         net (fo=74, routed)          1.998     7.377    driver_VGA/hcnt_reg[10]_0
    SLICE_X7Y9           LUT2 (Prop_lut2_I0_O)        0.124     7.501 r  driver_VGA/douta0[11]_i_78/O
                         net (fo=2, routed)           0.913     8.414    driver_VGA/douta0[11]_i_78_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     9.047 r  driver_VGA/douta0_reg[11]_i_49__0/CO[3]
                         net (fo=1, routed)           0.000     9.047    tank1/douta0_reg[11]_i_5__0_0[0]
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.161 r  tank1/douta0_reg[11]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000     9.161    tank1/douta0_reg[11]_i_22__0_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.318 r  tank1/douta0_reg[11]_i_5__0/CO[1]
                         net (fo=2, routed)           0.696    10.014    tank1_Base/douta0_reg[11]_0[0]
    SLICE_X7Y8           LUT3 (Prop_lut3_I0_O)        0.324    10.338 r  tank1_Base/douta0[11]_i_2__0/O
                         net (fo=2, routed)           0.281    10.619    tank1/douta0_reg[11]
    SLICE_X7Y8           LUT6 (Prop_lut6_I1_O)        0.332    10.951 r  tank1/VGA_data[11]_i_1__0/O
                         net (fo=12, routed)          0.725    11.676    tank1_Base/SS[0]
    SLICE_X7Y4           FDSE                                         r  tank1_Base/VGA_data_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.457    21.659    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.530 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.111    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.202 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.517    21.719    tank1_Base/clk_out1
    SLICE_X7Y4           FDSE                                         r  tank1_Base/VGA_data_reg[3]/C
                         clock pessimism              0.080    21.799    
                         clock uncertainty           -0.144    21.656    
    SLICE_X7Y4           FDSE (Setup_fdse_C_S)       -0.429    21.227    tank1_Base/VGA_data_reg[3]
  -------------------------------------------------------------------
                         required time                         21.227    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                  9.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 tank1_Blood/addra_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.961%)  route 0.212ns (60.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.549     0.549    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.566     0.566    tank1_Blood/clk_out1
    SLICE_X9Y3           FDRE                                         r  tank1_Blood/addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     0.707 r  tank1_Blood/addra_reg[2]/Q
                         net (fo=2, routed)           0.212     0.918    tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y1          RAMB18E1                                     r  tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.817     0.817    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.879     0.879    tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.254     0.625    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.808    tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 tank1_Blood/addra_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.785%)  route 0.213ns (60.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.549     0.549    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.566     0.566    tank1_Blood/clk_out1
    SLICE_X9Y3           FDRE                                         r  tank1_Blood/addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     0.707 r  tank1_Blood/addra_reg[2]/Q
                         net (fo=2, routed)           0.213     0.920    tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y1          RAMB18E1                                     r  tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.817     0.817    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.878     0.878    tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.254     0.624    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.807    tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 tank1_Blood/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.405%)  route 0.217ns (60.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.549     0.549    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.567     0.567    tank1_Blood/clk_out1
    SLICE_X9Y1           FDRE                                         r  tank1_Blood/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.141     0.708 r  tank1_Blood/addra_reg[1]/Q
                         net (fo=2, routed)           0.217     0.924    tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y1          RAMB18E1                                     r  tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.817     0.817    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.879     0.879    tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.254     0.625    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.808    tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 tank1_Blood/addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.405%)  route 0.217ns (60.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.549     0.549    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.567     0.567    tank1_Blood/clk_out1
    SLICE_X9Y1           FDRE                                         r  tank1_Blood/addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.141     0.708 r  tank1_Blood/addra_reg[3]/Q
                         net (fo=2, routed)           0.217     0.924    tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X0Y1          RAMB18E1                                     r  tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.817     0.817    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.879     0.879    tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.254     0.625    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.808    tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 tank1_Blood/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (36.973%)  route 0.218ns (63.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.549     0.549    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.566     0.566    tank1_Blood/clk_out1
    SLICE_X9Y3           FDRE                                         r  tank1_Blood/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.128     0.694 r  tank1_Blood/addra_reg[0]/Q
                         net (fo=2, routed)           0.218     0.912    tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y1          RAMB18E1                                     r  tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.817     0.817    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.879     0.879    tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.254     0.625    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.129     0.754    tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tank1_Blood/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.807%)  route 0.220ns (63.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.549     0.549    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.566     0.566    tank1_Blood/clk_out1
    SLICE_X9Y3           FDRE                                         r  tank1_Blood/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.128     0.694 r  tank1_Blood/addra_reg[0]/Q
                         net (fo=2, routed)           0.220     0.913    tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y1          RAMB18E1                                     r  tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.817     0.817    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.878     0.878    tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.254     0.624    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.129     0.753    tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_4_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.889%)  route 0.152ns (48.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.549     0.549    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.567     0.567    tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLICE_X8Y2           FDCE                                         r  tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_4_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.164     0.731 r  tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_4_cooolDelFlop/Q
                         net (fo=2, routed)           0.152     0.883    tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_sig_2
    RAMB18_X0Y1          RAMB18E1                                     r  tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.817     0.817    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.878     0.878    tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.254     0.624    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     0.720    tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.698%)  route 0.153ns (48.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.549     0.549    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.567     0.567    mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLICE_X8Y2           FDCE                                         r  mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.164     0.731 r  mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=2, routed)           0.153     0.884    mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_sig_1
    RAMB18_X0Y0          RAMB18E1                                     r  mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.817     0.817    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.879     0.879    mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.254     0.625    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ENBWREN)
                                                      0.096     0.721    mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.698%)  route 0.153ns (48.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.549     0.549    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.567     0.567    mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLICE_X8Y2           FDCE                                         r  mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.164     0.731 r  mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=2, routed)           0.153     0.884    mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_sig_1
    RAMB18_X0Y0          RAMB18E1                                     r  mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.817     0.817    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.878     0.878    mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.254     0.624    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     0.720    mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mytank_Blood/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.652%)  route 0.260ns (61.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.549     0.549    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.567     0.567    mytank_Blood/CLK
    SLICE_X12Y1          FDRE                                         r  mytank_Blood/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          FDRE (Prop_fdre_C_Q)         0.164     0.731 r  mytank_Blood/addra_reg[1]/Q
                         net (fo=2, routed)           0.260     0.991    mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y0          RAMB18E1                                     r  mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.817     0.817    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.878     0.878    mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.644    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.827    mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.101 }
Period(ns):         20.202
Sources:            { A/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB18_X0Y2      mytank_Base/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB18_X0Y2      mytank_Base/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB18_X0Y0      mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB18_X0Y0      mytank_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB18_X0Y3      tank1_Base/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB18_X0Y3      tank1_Base/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB18_X0Y1      tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB18_X0Y1      tank1_Blood/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.202      18.047     BUFGCTRL_X0Y0    A/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.202      18.953     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.202      193.158    MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.101      9.601      SLICE_X12Y7      driver_VGA/hcnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.101      9.601      SLICE_X12Y7      driver_VGA/hcnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.101      9.601      SLICE_X12Y7      driver_VGA/hcnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.101      9.601      SLICE_X12Y7      driver_VGA/hcnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.101      9.601      SLICE_X3Y2       driver_VGA/hcnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.101      9.601      SLICE_X3Y2       driver_VGA/hcnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.101      9.601      SLICE_X4Y2       driver_VGA/hcnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.101      9.601      SLICE_X4Y2       driver_VGA/hcnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.101      9.601      SLICE_X4Y2       driver_VGA/hcnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.101      9.601      SLICE_X4Y2       driver_VGA/hcnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.101      9.601      SLICE_X12Y7      driver_VGA/hcnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.101      9.601      SLICE_X12Y7      driver_VGA/hcnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.101      9.601      SLICE_X12Y7      driver_VGA/hcnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.101      9.601      SLICE_X12Y7      driver_VGA/hcnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.101      9.601      SLICE_X3Y2       driver_VGA/hcnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.101      9.601      SLICE_X3Y2       driver_VGA/hcnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.101      9.601      SLICE_X4Y2       driver_VGA/hcnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.101      9.601      SLICE_X4Y2       driver_VGA/hcnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.101      9.601      SLICE_X4Y2       driver_VGA/hcnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.101      9.601      SLICE_X4Y2       driver_VGA/hcnt_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { A/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4    A/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           453 Endpoints
Min Delay           453 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock/clk_1khz_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.459ns  (logic 7.191ns (41.189%)  route 10.268ns (58.811%))
  Logic Levels:           24  (CARRY4=14 FDRE=1 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE                         0.000     0.000 r  clock/cnt_reg[6]/C
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  clock/cnt_reg[6]/Q
                         net (fo=29, routed)          2.580     3.036    clock/cnt_reg_n_0_[6]
    SLICE_X11Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.160 r  clock/clk_1khz_i_219/O
                         net (fo=1, routed)           0.000     3.160    clock/clk_1khz_i_219_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.561 r  clock/clk_1khz_reg_i_182/CO[3]
                         net (fo=1, routed)           0.000     3.561    clock/clk_1khz_reg_i_182_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.675 r  clock/clk_1khz_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000     3.675    clock/clk_1khz_reg_i_152_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.789 r  clock/clk_1khz_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     3.789    clock/clk_1khz_reg_i_99_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.123 r  clock/clk_1khz_reg_i_77/O[1]
                         net (fo=3, routed)           1.034     5.156    clock/clk_1khz_reg_i_77_n_6
    SLICE_X14Y24         LUT3 (Prop_lut3_I1_O)        0.327     5.483 r  clock/clk_1khz_i_67/O
                         net (fo=1, routed)           0.671     6.154    clock/clk_1khz_i_67_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.602     6.756 r  clock/clk_1khz_reg_i_43/CO[3]
                         net (fo=1, routed)           0.009     6.765    clock/clk_1khz_reg_i_43_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.879 r  clock/clk_1khz_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000     6.879    clock/clk_1khz_reg_i_29_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.118 r  clock/clk_1khz_reg_i_56/O[2]
                         net (fo=9, routed)           1.005     8.123    clock_n_5
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.302     8.425 r  clk_1khz_i_127/O
                         net (fo=2, routed)           0.967     9.392    clk_1khz_i_127_n_0
    SLICE_X11Y31         LUT4 (Prop_lut4_I3_O)        0.124     9.516 r  clk_1khz_i_131/O
                         net (fo=1, routed)           0.000     9.516    clk_1khz_i_131_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.096 r  clk_1khz_reg_i_79/O[2]
                         net (fo=1, routed)           0.837    10.933    clk_1khz_reg_i_79_n_5
    SLICE_X10Y29         LUT2 (Prop_lut2_I1_O)        0.302    11.235 r  clk_1khz_i_53/O
                         net (fo=1, routed)           0.000    11.235    clk_1khz_i_53_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.611 r  clk_1khz_reg_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.611    clk_1khz_reg_i_40_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.830 r  clk_1khz_reg_i_42/O[0]
                         net (fo=1, routed)           0.752    12.581    clock/clk_1khz_reg_i_18_0[0]
    SLICE_X10Y27         LUT2 (Prop_lut2_I1_O)        0.295    12.876 r  clock/clk_1khz_i_25/O
                         net (fo=1, routed)           0.000    12.876    clock/clk_1khz_i_25_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.252 r  clock/clk_1khz_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.252    clock/clk_1khz_reg_i_11_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.471 f  clock/clk_1khz_reg_i_18/O[0]
                         net (fo=2, routed)           0.960    14.431    clock/clk_1khz_reg_i_18_n_7
    SLICE_X14Y28         LUT1 (Prop_lut1_I0_O)        0.295    14.726 r  clock/clk_1khz_i_30/O
                         net (fo=1, routed)           0.000    14.726    clock/clk_1khz_i_30_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.259 r  clock/clk_1khz_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.259    clock/clk_1khz_reg_i_16_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.513 f  clock/clk_1khz_reg_i_6/CO[0]
                         net (fo=2, routed)           1.002    16.516    clock/clk_1khz_reg_i_6_n_3
    SLICE_X12Y28         LUT6 (Prop_lut6_I3_O)        0.367    16.883 r  clock/clk_1khz_i_2/O
                         net (fo=1, routed)           0.452    17.335    clock/clk_1khz_i_2_n_0
    SLICE_X12Y28         LUT3 (Prop_lut3_I0_O)        0.124    17.459 r  clock/clk_1khz_i_1/O
                         net (fo=1, routed)           0.000    17.459    clock/clk_1khz_i_1_n_0
    SLICE_X12Y28         FDRE                                         r  clock/clk_1khz_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock/clk_100hz_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.085ns  (logic 6.119ns (46.762%)  route 6.966ns (53.238%))
  Logic Levels:           17  (CARRY4=9 FDRE=1 LUT2=3 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE                         0.000     0.000 r  clock/cnt_reg[16]/C
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  clock/cnt_reg[16]/Q
                         net (fo=28, routed)          1.784     2.240    clock/cnt_reg_n_0_[16]
    SLICE_X9Y25          LUT3 (Prop_lut3_I2_O)        0.124     2.364 r  clock/clk_100hz_i_91/O
                         net (fo=1, routed)           0.788     3.152    clock/clk_100hz_i_91_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.548 r  clock/clk_100hz_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000     3.548    clock/clk_100hz_reg_i_78_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.665 r  clock/clk_100hz_reg_i_56/CO[3]
                         net (fo=1, routed)           0.000     3.665    clock/clk_100hz_reg_i_56_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.988 r  clock/clk_100hz_reg_i_48/O[1]
                         net (fo=8, routed)           0.997     4.985    clock_n_17
    SLICE_X8Y31          LUT2 (Prop_lut2_I1_O)        0.306     5.291 r  clk_100hz_i_55/O
                         net (fo=1, routed)           0.000     5.291    clk_100hz_i_55_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.824 r  clk_100hz_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.824    clk_100hz_reg_i_47_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.941 r  clk_100hz_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     5.941    clk_100hz_reg_i_49_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.264 r  clk_100hz_reg_i_69/O[1]
                         net (fo=2, routed)           1.062     7.326    clk_100hz_reg_i_69_n_6
    SLICE_X6Y32          LUT2 (Prop_lut2_I0_O)        0.306     7.632 r  clk_100hz_i_72/O
                         net (fo=1, routed)           0.000     7.632    clk_100hz_i_72_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.210 r  clk_100hz_reg_i_51/O[2]
                         net (fo=1, routed)           0.808     9.018    clock/clk_100hz_reg_i_17_0[2]
    SLICE_X6Y29          LUT2 (Prop_lut2_I1_O)        0.301     9.319 r  clock/clk_100hz_i_41/O
                         net (fo=1, routed)           0.000     9.319    clock/clk_100hz_i_41_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.897 r  clock/clk_100hz_reg_i_17/O[2]
                         net (fo=2, routed)           0.457    10.354    clock/clk_100hz_reg_i_17_n_5
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.875    11.229 f  clock/clk_100hz_reg_i_14/CO[2]
                         net (fo=2, routed)           0.321    11.549    clock/clk_100hz_reg_i_14_n_1
    SLICE_X4Y29          LUT6 (Prop_lut6_I4_O)        0.310    11.859 r  clock/clk_100hz_i_8/O
                         net (fo=1, routed)           0.588    12.448    clock/clk_100hz_i_8_n_0
    SLICE_X4Y27          LUT5 (Prop_lut5_I1_O)        0.150    12.598 r  clock/clk_100hz_i_2/O
                         net (fo=1, routed)           0.162    12.759    clock/clk_100hz_i_2_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.326    13.085 r  clock/clk_100hz_i_1/O
                         net (fo=1, routed)           0.000    13.085    clock/clk_100hz_i_1_n_0
    SLICE_X4Y27          FDRE                                         r  clock/clk_100hz_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shell1/VGA_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.036ns  (logic 3.591ns (44.683%)  route 4.445ns (55.317%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE                         0.000     0.000 r  shell1/VGA_data_reg[3]/C
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shell1/VGA_data_reg[3]/Q
                         net (fo=8, routed)           1.568     2.024    select/VGA_data_shell1[0]
    SLICE_X4Y2           LUT6 (Prop_lut6_I5_O)        0.124     2.148 r  select/vga_rgb_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.812     2.961    tank1_Blood/data[1]
    SLICE_X2Y2           LUT2 (Prop_lut2_I0_O)        0.148     3.109 r  tank1_Blood/vga_rgb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.064     5.173    vga_rgb_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         2.863     8.036 r  vga_rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.036    vga_rgb[1]
    P9                                                                r  vga_rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myshell/VGA_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.447ns  (logic 3.388ns (45.491%)  route 4.059ns (54.509%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE                         0.000     0.000 r  myshell/VGA_data_reg[7]/C
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  myshell/VGA_data_reg[7]/Q
                         net (fo=8, routed)           1.349     1.805    select/VGA_data_myshell[0]
    SLICE_X5Y2           LUT6 (Prop_lut6_I1_O)        0.124     1.929 r  select/vga_rgb_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.810     2.738    tank1_Blood/data[0]
    SLICE_X2Y2           LUT2 (Prop_lut2_I0_O)        0.124     2.862 r  tank1_Blood/vga_rgb_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.901     4.763    vga_rgb_OBUF[0]
    M6                   OBUF (Prop_obuf_I_O)         2.684     7.447 r  vga_rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.447    vga_rgb[0]
    M6                                                                r  vga_rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shell1/VGA_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.368ns  (logic 3.363ns (45.643%)  route 4.005ns (54.357%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE                         0.000     0.000 r  shell1/VGA_data_reg[3]/C
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shell1/VGA_data_reg[3]/Q
                         net (fo=8, routed)           1.063     1.519    select/VGA_data_shell1[0]
    SLICE_X5Y3           LUT6 (Prop_lut6_I5_O)        0.124     1.643 r  select/vga_rgb_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.873     2.516    tank1_Blood/data[2]
    SLICE_X4Y3           LUT2 (Prop_lut2_I0_O)        0.124     2.640 r  tank1_Blood/vga_rgb_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.069     4.709    vga_rgb_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         2.659     7.368 r  vga_rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.368    vga_rgb[2]
    N9                                                                r  vga_rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myshell/VGA_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.340ns  (logic 3.568ns (48.612%)  route 3.772ns (51.388%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE                         0.000     0.000 r  myshell/VGA_data_reg[7]/C
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  myshell/VGA_data_reg[7]/Q
                         net (fo=8, routed)           1.189     1.645    select/VGA_data_myshell[0]
    SLICE_X4Y3           LUT6 (Prop_lut6_I1_O)        0.124     1.769 r  select/vga_rgb_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.488     2.257    tank1_Blood/data[3]
    SLICE_X4Y3           LUT2 (Prop_lut2_I0_O)        0.119     2.376 r  tank1_Blood/vga_rgb_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.095     4.471    vga_rgb_OBUF[3]
    R11                  OBUF (Prop_obuf_I_O)         2.869     7.340 r  vga_rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.340    vga_rgb[3]
    R11                                                               r  vga_rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            u2/key_val_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.326ns  (logic 1.692ns (23.099%)  route 5.634ns (76.901%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    K16                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  row_IBUF[0]_inst/O
                         net (fo=4, routed)           2.928     3.895    u2/row_IBUF[0]
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     4.019 r  u2/row1[0]_i_1/O
                         net (fo=4, routed)           1.193     5.212    u2/row1[0]_i_1_n_0
    SLICE_X3Y24          LUT2 (Prop_lut2_I0_O)        0.152     5.364 r  u2/key_val[5]_i_5/O
                         net (fo=3, routed)           0.465     5.829    u2/key_val[5]_i_5_n_0
    SLICE_X3Y24          LUT3 (Prop_lut3_I0_O)        0.326     6.155 r  u2/key_val[4]_i_4/O
                         net (fo=5, routed)           1.047     7.202    u2/key_val[4]_i_4_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I3_O)        0.124     7.326 r  u2/key_val[3]_i_1/O
                         net (fo=1, routed)           0.000     7.326    u2/key_val[3]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  u2/key_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            u2/key_val_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.238ns  (logic 1.692ns (23.382%)  route 5.545ns (76.618%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    K16                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  row_IBUF[0]_inst/O
                         net (fo=4, routed)           2.928     3.895    u2/row_IBUF[0]
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     4.019 r  u2/row1[0]_i_1/O
                         net (fo=4, routed)           1.193     5.212    u2/row1[0]_i_1_n_0
    SLICE_X3Y24          LUT2 (Prop_lut2_I0_O)        0.152     5.364 r  u2/key_val[5]_i_5/O
                         net (fo=3, routed)           0.465     5.829    u2/key_val[5]_i_5_n_0
    SLICE_X3Y24          LUT3 (Prop_lut3_I0_O)        0.326     6.155 r  u2/key_val[4]_i_4/O
                         net (fo=5, routed)           0.602     6.757    u2/key_val[4]_i_4_n_0
    SLICE_X3Y24          LUT3 (Prop_lut3_I1_O)        0.124     6.881 r  u2/key_val[2]_i_1/O
                         net (fo=1, routed)           0.357     7.238    u2/key_val[2]_i_1_n_0
    SLICE_X4Y23          FDRE                                         r  u2/key_val_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shell1/VGA_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.187ns  (logic 3.234ns (45.002%)  route 3.952ns (54.998%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE                         0.000     0.000 r  shell1/VGA_data_reg[3]/C
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shell1/VGA_data_reg[3]/Q
                         net (fo=8, routed)           1.716     2.172    shell1/VGA_data_shell1[0]
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.124     2.296 r  shell1/vga_rgb_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.236     4.532    vga_rgb_OBUF[6]
    R13                  OBUF (Prop_obuf_I_O)         2.654     7.187 r  vga_rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.187    vga_rgb[6]
    R13                                                               r  vga_rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            u2/key_val_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.131ns  (logic 1.714ns (24.041%)  route 5.416ns (75.959%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    K16                  IBUF (Prop_ibuf_I_O)         0.966     0.966 f  row_IBUF[0]_inst/O
                         net (fo=4, routed)           2.928     3.895    u2/row_IBUF[0]
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     4.019 f  u2/row1[0]_i_1/O
                         net (fo=4, routed)           1.193     5.212    u2/row1[0]_i_1_n_0
    SLICE_X3Y24          LUT2 (Prop_lut2_I0_O)        0.152     5.364 f  u2/key_val[5]_i_5/O
                         net (fo=3, routed)           0.465     5.829    u2/key_val[5]_i_5_n_0
    SLICE_X3Y24          LUT3 (Prop_lut3_I0_O)        0.326     6.155 f  u2/key_val[4]_i_4/O
                         net (fo=5, routed)           0.830     6.985    u2/key_val[4]_i_4_n_0
    SLICE_X2Y24          LUT4 (Prop_lut4_I3_O)        0.146     7.131 r  u2/key_val[1]_i_1/O
                         net (fo=1, routed)           0.000     7.131    u2/key_val[1]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  u2/key_val_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u2/key_val_last2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u2/key_val_last3_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.141ns (66.870%)  route 0.070ns (33.130%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE                         0.000     0.000 r  u2/key_val_last2_reg[3]/C
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u2/key_val_last2_reg[3]/Q
                         net (fo=3, routed)           0.070     0.211    u2/key_val_last2[3]
    SLICE_X4Y20          FDRE                                         r  u2/key_val_last3_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/key_val_last2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u2/key_val_last3_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.218ns  (logic 0.141ns (64.541%)  route 0.077ns (35.459%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE                         0.000     0.000 r  u2/key_val_last2_reg[2]/C
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u2/key_val_last2_reg[2]/Q
                         net (fo=3, routed)           0.077     0.218    u2/key_val_last2[2]
    SLICE_X4Y20          FDRE                                         r  u2/key_val_last3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myshell/x_shell_pos_init_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myshell/x_shell_pos_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.186ns (75.768%)  route 0.059ns (24.232%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE                         0.000     0.000 r  myshell/x_shell_pos_init_reg[3]/C
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  myshell/x_shell_pos_init_reg[3]/Q
                         net (fo=1, routed)           0.059     0.200    myshell/x_shell_pos_init[3]
    SLICE_X4Y12          LUT5 (Prop_lut5_I0_O)        0.045     0.245 r  myshell/x_shell_pos_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.245    myshell/p_0_in__2[3]
    SLICE_X4Y12          FDSE                                         r  myshell/x_shell_pos_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myshell/y_shell_pos_init_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myshell/y_shell_pos_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE                         0.000     0.000 r  myshell/y_shell_pos_init_reg[1]/C
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  myshell/y_shell_pos_init_reg[1]/Q
                         net (fo=1, routed)           0.049     0.213    myshell/y_shell_pos_init[1]
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.045     0.258 r  myshell/y_shell_pos_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.258    myshell/p_0_in__1[1]
    SLICE_X7Y13          FDSE                                         r  myshell/y_shell_pos_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/key_val_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u2/key_val_last1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE                         0.000     0.000 r  u2/key_val_reg[2]/C
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u2/key_val_reg[2]/Q
                         net (fo=1, routed)           0.119     0.260    u2/key_val_reg_n_0_[2]
    SLICE_X4Y22          FDRE                                         r  u2/key_val_last1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/key_val_last2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u2/key_val_last3_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE                         0.000     0.000 r  u2/key_val_last2_reg[4]/C
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u2/key_val_last2_reg[4]/Q
                         net (fo=3, routed)           0.121     0.262    u2/key_val_last2[4]
    SLICE_X5Y20          FDRE                                         r  u2/key_val_last3_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/key_val_last1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u2/key_val_last2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.718%)  route 0.121ns (46.282%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  u2/key_val_last1_reg[4]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u2/key_val_last1_reg[4]/Q
                         net (fo=3, routed)           0.121     0.262    u2/key_val_last1[4]
    SLICE_X5Y20          FDRE                                         r  u2/key_val_last2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mytank/y_rel_pos_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            myshell/y_shell_pos_init_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.688%)  route 0.127ns (47.312%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  mytank/y_rel_pos_out_reg[1]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mytank/y_rel_pos_out_reg[1]/Q
                         net (fo=12, routed)          0.127     0.268    myshell/y_shell_pos_init_reg[4]_0[1]
    SLICE_X6Y13          FDRE                                         r  myshell/y_shell_pos_init_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/key_val_last2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u2/key_val_last3_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE                         0.000     0.000 r  u2/key_val_last2_reg[0]/C
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u2/key_val_last2_reg[0]/Q
                         net (fo=3, routed)           0.133     0.274    u2/key_val_last2[0]
    SLICE_X4Y20          FDRE                                         r  u2/key_val_last3_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/key_val_last1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u2/key_val_last2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.374%)  route 0.139ns (49.626%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  u2/key_val_last1_reg[3]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u2/key_val_last1_reg[3]/Q
                         net (fo=3, routed)           0.139     0.280    u2/key_val_last1[3]
    SLICE_X4Y20          FDRE                                         r  u2/key_val_last2_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver_VGA/hcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            vga_rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.551ns  (logic 3.947ns (37.404%)  route 6.605ns (62.596%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.575     1.575    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.636     1.636    driver_VGA/clk_out1
    SLICE_X4Y2           FDRE                                         r  driver_VGA/hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.456     2.092 r  driver_VGA/hcnt_reg[4]/Q
                         net (fo=25, routed)          2.052     4.144    driver_VGA/hcnt_reg[4]
    SLICE_X12Y5          LUT4 (Prop_lut4_I0_O)        0.150     4.294 f  driver_VGA/vga_rgb_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.469     4.763    driver_VGA/vga_rgb_OBUF[11]_inst_i_5_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I3_O)        0.328     5.091 r  driver_VGA/vga_rgb_OBUF[11]_inst_i_2/O
                         net (fo=40, routed)          2.019     7.111    tank1_Blood/vga_rgb[0]
    SLICE_X2Y2           LUT2 (Prop_lut2_I1_O)        0.150     7.261 r  tank1_Blood/vga_rgb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.064     9.325    vga_rgb_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         2.863    12.188 r  vga_rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.188    vga_rgb[1]
    P9                                                                r  vga_rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_VGA/hcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            vga_rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.500ns  (logic 3.720ns (35.432%)  route 6.780ns (64.568%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.575     1.575    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.636     1.636    driver_VGA/clk_out1
    SLICE_X4Y2           FDRE                                         r  driver_VGA/hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.456     2.092 r  driver_VGA/hcnt_reg[4]/Q
                         net (fo=25, routed)          2.052     4.144    driver_VGA/hcnt_reg[4]
    SLICE_X12Y5          LUT4 (Prop_lut4_I0_O)        0.150     4.294 f  driver_VGA/vga_rgb_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.469     4.763    driver_VGA/vga_rgb_OBUF[11]_inst_i_5_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I3_O)        0.328     5.091 r  driver_VGA/vga_rgb_OBUF[11]_inst_i_2/O
                         net (fo=40, routed)          2.152     7.243    shell1/vga_rgb[4]
    SLICE_X5Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.367 r  shell1/vga_rgb_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.107     9.474    vga_rgb_OBUF[7]
    T12                  OBUF (Prop_obuf_I_O)         2.662    12.136 r  vga_rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.136    vga_rgb[7]
    T12                                                               r  vga_rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_VGA/hcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            vga_rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.408ns  (logic 3.723ns (35.774%)  route 6.684ns (64.226%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.575     1.575    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.636     1.636    driver_VGA/clk_out1
    SLICE_X4Y2           FDRE                                         r  driver_VGA/hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.456     2.092 r  driver_VGA/hcnt_reg[4]/Q
                         net (fo=25, routed)          2.052     4.144    driver_VGA/hcnt_reg[4]
    SLICE_X12Y5          LUT4 (Prop_lut4_I0_O)        0.150     4.294 f  driver_VGA/vga_rgb_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.469     4.763    driver_VGA/vga_rgb_OBUF[11]_inst_i_5_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I3_O)        0.328     5.091 r  driver_VGA/vga_rgb_OBUF[11]_inst_i_2/O
                         net (fo=40, routed)          1.846     6.937    mytank_Base/vga_rgb[8]
    SLICE_X5Y4           LUT6 (Prop_lut6_I5_O)        0.124     7.061 r  mytank_Base/vga_rgb_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.318     9.379    vga_rgb_OBUF[11]
    N12                  OBUF (Prop_obuf_I_O)         2.665    12.044 r  vga_rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.044    vga_rgb[11]
    N12                                                               r  vga_rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_VGA/hcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            vga_rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.339ns  (logic 3.724ns (36.022%)  route 6.615ns (63.978%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.575     1.575    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.636     1.636    driver_VGA/clk_out1
    SLICE_X4Y2           FDRE                                         r  driver_VGA/hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.456     2.092 r  driver_VGA/hcnt_reg[4]/Q
                         net (fo=25, routed)          2.052     4.144    driver_VGA/hcnt_reg[4]
    SLICE_X12Y5          LUT4 (Prop_lut4_I0_O)        0.150     4.294 f  driver_VGA/vga_rgb_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.469     4.763    driver_VGA/vga_rgb_OBUF[11]_inst_i_5_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I3_O)        0.328     5.091 r  driver_VGA/vga_rgb_OBUF[11]_inst_i_2/O
                         net (fo=40, routed)          2.003     7.094    shell1/vga_rgb[4]
    SLICE_X3Y4           LUT6 (Prop_lut6_I5_O)        0.124     7.218 r  shell1/vga_rgb_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.091     9.309    vga_rgb_OBUF[4]
    R10                  OBUF (Prop_obuf_I_O)         2.666    11.975 r  vga_rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.975    vga_rgb[4]
    R10                                                               r  vga_rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_VGA/hcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            vga_rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.334ns  (logic 3.740ns (36.192%)  route 6.594ns (63.808%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.575     1.575    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.636     1.636    driver_VGA/clk_out1
    SLICE_X4Y2           FDRE                                         r  driver_VGA/hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.456     2.092 r  driver_VGA/hcnt_reg[4]/Q
                         net (fo=25, routed)          2.052     4.144    driver_VGA/hcnt_reg[4]
    SLICE_X12Y5          LUT4 (Prop_lut4_I0_O)        0.150     4.294 f  driver_VGA/vga_rgb_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.469     4.763    driver_VGA/vga_rgb_OBUF[11]_inst_i_5_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I3_O)        0.328     5.091 r  driver_VGA/vga_rgb_OBUF[11]_inst_i_2/O
                         net (fo=40, routed)          1.823     6.914    mytank_Base/vga_rgb[8]
    SLICE_X2Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.038 r  mytank_Base/vga_rgb_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.250     9.289    vga_rgb_OBUF[10]
    P10                  OBUF (Prop_obuf_I_O)         2.682    11.971 r  vga_rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.971    vga_rgb[10]
    P10                                                               r  vga_rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_VGA/hcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            vga_rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.280ns  (logic 3.712ns (36.111%)  route 6.567ns (63.889%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.575     1.575    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.636     1.636    driver_VGA/clk_out1
    SLICE_X4Y2           FDRE                                         r  driver_VGA/hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.456     2.092 r  driver_VGA/hcnt_reg[4]/Q
                         net (fo=25, routed)          2.052     4.144    driver_VGA/hcnt_reg[4]
    SLICE_X12Y5          LUT4 (Prop_lut4_I0_O)        0.150     4.294 f  driver_VGA/vga_rgb_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.469     4.763    driver_VGA/vga_rgb_OBUF[11]_inst_i_5_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I3_O)        0.328     5.091 r  driver_VGA/vga_rgb_OBUF[11]_inst_i_2/O
                         net (fo=40, routed)          1.810     6.901    shell1/vga_rgb[4]
    SLICE_X3Y4           LUT6 (Prop_lut6_I5_O)        0.124     7.025 r  shell1/vga_rgb_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.236     9.262    vga_rgb_OBUF[6]
    R13                  OBUF (Prop_obuf_I_O)         2.654    11.916 r  vga_rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.916    vga_rgb[6]
    R13                                                               r  vga_rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_VGA/hcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            vga_rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.238ns  (logic 3.722ns (36.356%)  route 6.516ns (63.645%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.575     1.575    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.636     1.636    driver_VGA/clk_out1
    SLICE_X4Y2           FDRE                                         r  driver_VGA/hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.456     2.092 r  driver_VGA/hcnt_reg[4]/Q
                         net (fo=25, routed)          2.052     4.144    driver_VGA/hcnt_reg[4]
    SLICE_X12Y5          LUT4 (Prop_lut4_I0_O)        0.150     4.294 f  driver_VGA/vga_rgb_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.469     4.763    driver_VGA/vga_rgb_OBUF[11]_inst_i_5_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I3_O)        0.328     5.091 r  driver_VGA/vga_rgb_OBUF[11]_inst_i_2/O
                         net (fo=40, routed)          1.573     6.664    mytank_Base/vga_rgb[8]
    SLICE_X4Y2           LUT6 (Prop_lut6_I5_O)        0.124     6.788 r  mytank_Base/vga_rgb_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.422     9.210    vga_rgb_OBUF[8]
    R12                  OBUF (Prop_obuf_I_O)         2.664    11.874 r  vga_rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.874    vga_rgb[8]
    R12                                                               r  vga_rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_VGA/hcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            vga_rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.183ns  (logic 3.742ns (36.746%)  route 6.441ns (63.254%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.575     1.575    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.636     1.636    driver_VGA/clk_out1
    SLICE_X4Y2           FDRE                                         r  driver_VGA/hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.456     2.092 r  driver_VGA/hcnt_reg[4]/Q
                         net (fo=25, routed)          2.052     4.144    driver_VGA/hcnt_reg[4]
    SLICE_X12Y5          LUT4 (Prop_lut4_I0_O)        0.150     4.294 f  driver_VGA/vga_rgb_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.469     4.763    driver_VGA/vga_rgb_OBUF[11]_inst_i_5_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I3_O)        0.328     5.091 r  driver_VGA/vga_rgb_OBUF[11]_inst_i_2/O
                         net (fo=40, routed)          2.019     7.111    tank1_Blood/vga_rgb[0]
    SLICE_X2Y2           LUT2 (Prop_lut2_I1_O)        0.124     7.235 r  tank1_Blood/vga_rgb_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.901     9.136    vga_rgb_OBUF[0]
    M6                   OBUF (Prop_obuf_I_O)         2.684    11.819 r  vga_rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.819    vga_rgb[0]
    M6                                                                r  vga_rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_VGA/hcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            vga_rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.076ns  (logic 3.706ns (36.781%)  route 6.370ns (63.219%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.575     1.575    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.636     1.636    driver_VGA/clk_out1
    SLICE_X4Y2           FDRE                                         r  driver_VGA/hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.456     2.092 r  driver_VGA/hcnt_reg[4]/Q
                         net (fo=25, routed)          2.052     4.144    driver_VGA/hcnt_reg[4]
    SLICE_X12Y5          LUT4 (Prop_lut4_I0_O)        0.150     4.294 f  driver_VGA/vga_rgb_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.469     4.763    driver_VGA/vga_rgb_OBUF[11]_inst_i_5_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I3_O)        0.328     5.091 r  driver_VGA/vga_rgb_OBUF[11]_inst_i_2/O
                         net (fo=40, routed)          1.786     6.877    shell1/vga_rgb[4]
    SLICE_X3Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.001 r  shell1/vga_rgb_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.063     9.064    vga_rgb_OBUF[5]
    T13                  OBUF (Prop_obuf_I_O)         2.648    11.712 r  vga_rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.712    vga_rgb[5]
    T13                                                               r  vga_rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_VGA/hcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            vga_rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.033ns  (logic 3.953ns (39.402%)  route 6.080ns (60.598%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.575     1.575    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.636     1.636    driver_VGA/clk_out1
    SLICE_X4Y2           FDRE                                         r  driver_VGA/hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.456     2.092 r  driver_VGA/hcnt_reg[4]/Q
                         net (fo=25, routed)          2.052     4.144    driver_VGA/hcnt_reg[4]
    SLICE_X12Y5          LUT4 (Prop_lut4_I0_O)        0.150     4.294 f  driver_VGA/vga_rgb_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.469     4.763    driver_VGA/vga_rgb_OBUF[11]_inst_i_5_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I3_O)        0.328     5.091 r  driver_VGA/vga_rgb_OBUF[11]_inst_i_2/O
                         net (fo=40, routed)          1.464     6.555    tank1_Blood/vga_rgb[0]
    SLICE_X4Y3           LUT2 (Prop_lut2_I1_O)        0.150     6.705 r  tank1_Blood/vga_rgb_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.095     8.800    vga_rgb_OBUF[3]
    R11                  OBUF (Prop_obuf_I_O)         2.869    11.669 r  vga_rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.669    vga_rgb[3]
    R11                                                               r  vga_rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver_VGA/vcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            shell1/VGA_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.988ns  (logic 0.425ns (43.032%)  route 0.563ns (56.968%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.549     0.549    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.565     0.565    driver_VGA/clk_out1
    SLICE_X13Y9          FDRE                                         r  driver_VGA/vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  driver_VGA/vcnt_reg[4]/Q
                         net (fo=39, routed)          0.205     0.911    driver_VGA/vcnt_reg_n_0_[4]
    SLICE_X11Y9          LUT6 (Prop_lut6_I4_O)        0.045     0.956 r  driver_VGA/VGA_data[3]_i_38/O
                         net (fo=1, routed)           0.000     0.956    driver_VGA/VGA_data[3]_i_38_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.111 r  driver_VGA/VGA_data_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.111    shell1/VGA_data_reg[3]_1[0]
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.150 r  shell1/VGA_data_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.358     1.507    driver_VGA/VGA_data_reg[3]_2[0]
    SLICE_X11Y7          LUT5 (Prop_lut5_I4_O)        0.045     1.552 r  driver_VGA/VGA_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.552    shell1/VGA_data_reg[3]_0
    SLICE_X11Y7          FDRE                                         r  shell1/VGA_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_VGA/hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            myshell/VGA_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.039ns  (logic 0.463ns (44.570%)  route 0.576ns (55.430%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.549     0.549    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.594     0.594    driver_VGA/clk_out1
    SLICE_X4Y2           FDRE                                         r  driver_VGA/hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.128     0.722 r  driver_VGA/hcnt_reg[3]/Q
                         net (fo=31, routed)          0.272     0.994    driver_VGA/hcnt_reg[3]
    SLICE_X5Y6           LUT6 (Prop_lut6_I3_O)        0.099     1.093 r  driver_VGA/VGA_data[7]_i_46/O
                         net (fo=1, routed)           0.000     1.093    driver_VGA/VGA_data[7]_i_46_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.245 r  driver_VGA/VGA_data_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.245    driver_VGA/VGA_data_reg[7]_i_13_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.284 r  driver_VGA/VGA_data_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.304     1.587    driver_VGA/VGA_data_reg[7]_i_4_n_0
    SLICE_X5Y9           LUT5 (Prop_lut5_I3_O)        0.045     1.632 r  driver_VGA/VGA_data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.632    myshell/VGA_data_reg[7]_0
    SLICE_X5Y9           FDRE                                         r  myshell/VGA_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mytank_Base/VGA_data_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            vga_rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.968ns  (logic 1.365ns (69.365%)  route 0.603ns (30.635%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.549     0.549    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.593     0.593    mytank_Base/CLK
    SLICE_X4Y5           FDSE                                         r  mytank_Base/VGA_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDSE (Prop_fdse_C_Q)         0.141     0.734 r  mytank_Base/VGA_data_reg[3]/Q
                         net (fo=1, routed)           0.085     0.819    shell1/vga_rgb[7]_0[3]
    SLICE_X5Y5           LUT6 (Prop_lut6_I2_O)        0.045     0.864 r  shell1/vga_rgb_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.518     1.381    vga_rgb_OBUF[7]
    T12                  OBUF (Prop_obuf_I_O)         1.179     2.560 r  vga_rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.560    vga_rgb[7]
    T12                                                               r  vga_rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tank1_Blood/VGA_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            vga_rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.984ns  (logic 1.374ns (69.227%)  route 0.611ns (30.773%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.549     0.549    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.593     0.593    tank1_Blood/clk_out1
    SLICE_X6Y5           FDSE                                         r  tank1_Blood/VGA_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDSE (Prop_fdse_C_Q)         0.164     0.757 r  tank1_Blood/VGA_data_reg[1]/Q
                         net (fo=1, routed)           0.114     0.871    shell1/vga_rgb[7]_2[1]
    SLICE_X3Y5           LUT6 (Prop_lut6_I4_O)        0.045     0.916 r  shell1/vga_rgb_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.496     1.412    vga_rgb_OBUF[5]
    T13                  OBUF (Prop_obuf_I_O)         1.165     2.577 r  vga_rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.577    vga_rgb[5]
    T13                                                               r  vga_rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mytank_Base/VGA_data_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            vga_rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.380ns (69.009%)  route 0.620ns (30.991%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.549     0.549    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.595     0.595    mytank_Base/CLK
    SLICE_X2Y4           FDSE                                         r  mytank_Base/VGA_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDSE (Prop_fdse_C_Q)         0.164     0.759 r  mytank_Base/VGA_data_reg[2]/Q
                         net (fo=1, routed)           0.052     0.811    shell1/vga_rgb[7]_0[2]
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.045     0.856 r  shell1/vga_rgb_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.567     1.423    vga_rgb_OBUF[6]
    R13                  OBUF (Prop_obuf_I_O)         1.171     2.594 r  vga_rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.594    vga_rgb[6]
    R13                                                               r  vga_rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mytank_Base/VGA_data_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            vga_rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.021ns  (logic 1.368ns (67.666%)  route 0.654ns (32.334%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.549     0.549    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.593     0.593    mytank_Base/CLK
    SLICE_X4Y4           FDSE                                         r  mytank_Base/VGA_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDSE (Prop_fdse_C_Q)         0.141     0.734 r  mytank_Base/VGA_data_reg[7]/Q
                         net (fo=1, routed)           0.051     0.785    mytank_Base/VGA_data_mytank[7]
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.045     0.830 r  mytank_Base/vga_rgb_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.603     1.432    vga_rgb_OBUF[11]
    N12                  OBUF (Prop_obuf_I_O)         1.182     2.614 r  vga_rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.614    vga_rgb[11]
    N12                                                               r  vga_rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tank1_Blood/VGA_data_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            vga_rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.072ns  (logic 1.379ns (66.577%)  route 0.692ns (33.423%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.549     0.549    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.595     0.595    tank1_Blood/clk_out1
    SLICE_X1Y4           FDSE                                         r  tank1_Blood/VGA_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDSE (Prop_fdse_C_Q)         0.141     0.736 r  tank1_Blood/VGA_data_reg[5]/Q
                         net (fo=1, routed)           0.181     0.917    mytank_Base/vga_rgb[11]_1[1]
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.045     0.962 r  mytank_Base/vga_rgb_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.511     1.473    vga_rgb_OBUF[9]
    P11                  OBUF (Prop_obuf_I_O)         1.193     2.666 r  vga_rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.666    vga_rgb[9]
    P11                                                               r  vga_rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tank1_Base/VGA_data_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            vga_rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.079ns  (logic 1.369ns (65.822%)  route 0.711ns (34.178%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.549     0.549    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.595     0.595    tank1_Base/clk_out1
    SLICE_X3Y4           FDSE                                         r  tank1_Base/VGA_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDSE (Prop_fdse_C_Q)         0.141     0.736 r  tank1_Base/VGA_data_reg[0]/Q
                         net (fo=1, routed)           0.190     0.926    shell1/vga_rgb[7]_1[0]
    SLICE_X3Y4           LUT6 (Prop_lut6_I3_O)        0.045     0.971 r  shell1/vga_rgb_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.521     1.491    vga_rgb_OBUF[4]
    R10                  OBUF (Prop_obuf_I_O)         1.183     2.674 r  vga_rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.674    vga_rgb[4]
    R10                                                               r  vga_rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mytank_Base/VGA_data_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            vga_rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.082ns  (logic 1.407ns (67.606%)  route 0.674ns (32.394%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.549     0.549    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.595     0.595    mytank_Base/CLK
    SLICE_X2Y6           FDSE                                         r  mytank_Base/VGA_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDSE (Prop_fdse_C_Q)         0.164     0.759 r  mytank_Base/VGA_data_reg[6]/Q
                         net (fo=1, routed)           0.112     0.871    mytank_Base/VGA_data_mytank[6]
    SLICE_X2Y5           LUT6 (Prop_lut6_I0_O)        0.045     0.916 r  mytank_Base/vga_rgb_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.562     1.478    vga_rgb_OBUF[10]
    P10                  OBUF (Prop_obuf_I_O)         1.198     2.677 r  vga_rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.677    vga_rgb[10]
    P10                                                               r  vga_rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mytank_Base/VGA_data_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            vga_rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.174ns  (logic 1.366ns (62.855%)  route 0.807ns (37.145%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.549     0.549    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.593     0.593    mytank_Base/CLK
    SLICE_X4Y3           FDSE                                         r  mytank_Base/VGA_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDSE (Prop_fdse_C_Q)         0.141     0.734 r  mytank_Base/VGA_data_reg[4]/Q
                         net (fo=1, routed)           0.159     0.892    mytank_Base/VGA_data_mytank[4]
    SLICE_X4Y2           LUT6 (Prop_lut6_I0_O)        0.045     0.937 r  mytank_Base/vga_rgb_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.649     1.586    vga_rgb_OBUF[8]
    R12                  OBUF (Prop_obuf_I_O)         1.180     2.766 r  vga_rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.766    vga_rgb[8]
    R12                                                               r  vga_rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.334ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.575    21.575    A/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    18.243 f  A/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661    19.904    A/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.000 f  A/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    21.575    A/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  A/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.334ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.549     0.549    A/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  A/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    A/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  A/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    A/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  A/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           154 Endpoints
Min Delay           154 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mytank/y_rel_pos_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mytank_Base/addra_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.217ns  (logic 2.125ns (34.181%)  route 4.092ns (65.819%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  mytank/y_rel_pos_out_reg[1]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  mytank/y_rel_pos_out_reg[1]/Q
                         net (fo=12, routed)          1.221     1.677    driver_VGA/douta0_reg[11]_i_7[1]
    SLICE_X8Y11          LUT2 (Prop_lut2_I1_O)        0.152     1.829 r  driver_VGA/douta0[11]_i_61/O
                         net (fo=1, routed)           0.335     2.164    driver_VGA/douta0[11]_i_61_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.620     2.784 r  driver_VGA/douta0_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.784    mytank/douta0[11]_i_2[0]
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.013 f  mytank/douta0_reg[11]_i_7/CO[2]
                         net (fo=2, routed)           1.245     4.258    mytank_Base/CO[0]
    SLICE_X4Y7           LUT3 (Prop_lut3_I2_O)        0.336     4.594 f  mytank_Base/douta0[11]_i_2/O
                         net (fo=2, routed)           0.595     5.189    mytank/douta0_reg[11]
    SLICE_X3Y7           LUT6 (Prop_lut6_I1_O)        0.332     5.521 r  mytank/douta0[11]_i_1/O
                         net (fo=16, routed)          0.696     6.217    mytank_Base/E[0]
    SLICE_X3Y5           FDRE                                         r  mytank_Base/addra_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.457     1.457    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.519     1.519    mytank_Base/CLK
    SLICE_X3Y5           FDRE                                         r  mytank_Base/addra_reg[0]/C

Slack:                    inf
  Source:                 mytank/y_rel_pos_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mytank_Base/addra_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.217ns  (logic 2.125ns (34.181%)  route 4.092ns (65.819%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  mytank/y_rel_pos_out_reg[1]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  mytank/y_rel_pos_out_reg[1]/Q
                         net (fo=12, routed)          1.221     1.677    driver_VGA/douta0_reg[11]_i_7[1]
    SLICE_X8Y11          LUT2 (Prop_lut2_I1_O)        0.152     1.829 r  driver_VGA/douta0[11]_i_61/O
                         net (fo=1, routed)           0.335     2.164    driver_VGA/douta0[11]_i_61_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.620     2.784 r  driver_VGA/douta0_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.784    mytank/douta0[11]_i_2[0]
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.013 f  mytank/douta0_reg[11]_i_7/CO[2]
                         net (fo=2, routed)           1.245     4.258    mytank_Base/CO[0]
    SLICE_X4Y7           LUT3 (Prop_lut3_I2_O)        0.336     4.594 f  mytank_Base/douta0[11]_i_2/O
                         net (fo=2, routed)           0.595     5.189    mytank/douta0_reg[11]
    SLICE_X3Y7           LUT6 (Prop_lut6_I1_O)        0.332     5.521 r  mytank/douta0[11]_i_1/O
                         net (fo=16, routed)          0.696     6.217    mytank_Base/E[0]
    SLICE_X3Y5           FDRE                                         r  mytank_Base/addra_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.457     1.457    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.519     1.519    mytank_Base/CLK
    SLICE_X3Y5           FDRE                                         r  mytank_Base/addra_reg[1]/C

Slack:                    inf
  Source:                 mytank/y_rel_pos_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mytank_Base/addra_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.217ns  (logic 2.125ns (34.181%)  route 4.092ns (65.819%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  mytank/y_rel_pos_out_reg[1]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  mytank/y_rel_pos_out_reg[1]/Q
                         net (fo=12, routed)          1.221     1.677    driver_VGA/douta0_reg[11]_i_7[1]
    SLICE_X8Y11          LUT2 (Prop_lut2_I1_O)        0.152     1.829 r  driver_VGA/douta0[11]_i_61/O
                         net (fo=1, routed)           0.335     2.164    driver_VGA/douta0[11]_i_61_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.620     2.784 r  driver_VGA/douta0_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.784    mytank/douta0[11]_i_2[0]
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.013 f  mytank/douta0_reg[11]_i_7/CO[2]
                         net (fo=2, routed)           1.245     4.258    mytank_Base/CO[0]
    SLICE_X4Y7           LUT3 (Prop_lut3_I2_O)        0.336     4.594 f  mytank_Base/douta0[11]_i_2/O
                         net (fo=2, routed)           0.595     5.189    mytank/douta0_reg[11]
    SLICE_X3Y7           LUT6 (Prop_lut6_I1_O)        0.332     5.521 r  mytank/douta0[11]_i_1/O
                         net (fo=16, routed)          0.696     6.217    mytank_Base/E[0]
    SLICE_X3Y5           FDRE                                         r  mytank_Base/addra_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.457     1.457    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.519     1.519    mytank_Base/CLK
    SLICE_X3Y5           FDRE                                         r  mytank_Base/addra_reg[3]/C

Slack:                    inf
  Source:                 mytank/y_rel_pos_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mytank_Base/douta0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.217ns  (logic 2.125ns (34.181%)  route 4.092ns (65.819%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  mytank/y_rel_pos_out_reg[1]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  mytank/y_rel_pos_out_reg[1]/Q
                         net (fo=12, routed)          1.221     1.677    driver_VGA/douta0_reg[11]_i_7[1]
    SLICE_X8Y11          LUT2 (Prop_lut2_I1_O)        0.152     1.829 r  driver_VGA/douta0[11]_i_61/O
                         net (fo=1, routed)           0.335     2.164    driver_VGA/douta0[11]_i_61_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.620     2.784 r  driver_VGA/douta0_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.784    mytank/douta0[11]_i_2[0]
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.013 f  mytank/douta0_reg[11]_i_7/CO[2]
                         net (fo=2, routed)           1.245     4.258    mytank_Base/CO[0]
    SLICE_X4Y7           LUT3 (Prop_lut3_I2_O)        0.336     4.594 f  mytank_Base/douta0[11]_i_2/O
                         net (fo=2, routed)           0.595     5.189    mytank/douta0_reg[11]
    SLICE_X3Y7           LUT6 (Prop_lut6_I1_O)        0.332     5.521 r  mytank/douta0[11]_i_1/O
                         net (fo=16, routed)          0.696     6.217    mytank_Base/E[0]
    SLICE_X3Y5           FDRE                                         r  mytank_Base/douta0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.457     1.457    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.519     1.519    mytank_Base/CLK
    SLICE_X3Y5           FDRE                                         r  mytank_Base/douta0_reg[3]/C

Slack:                    inf
  Source:                 mytank/y_rel_pos_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mytank_Base/douta0_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.217ns  (logic 2.125ns (34.181%)  route 4.092ns (65.819%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  mytank/y_rel_pos_out_reg[1]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  mytank/y_rel_pos_out_reg[1]/Q
                         net (fo=12, routed)          1.221     1.677    driver_VGA/douta0_reg[11]_i_7[1]
    SLICE_X8Y11          LUT2 (Prop_lut2_I1_O)        0.152     1.829 r  driver_VGA/douta0[11]_i_61/O
                         net (fo=1, routed)           0.335     2.164    driver_VGA/douta0[11]_i_61_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.620     2.784 r  driver_VGA/douta0_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.784    mytank/douta0[11]_i_2[0]
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.013 f  mytank/douta0_reg[11]_i_7/CO[2]
                         net (fo=2, routed)           1.245     4.258    mytank_Base/CO[0]
    SLICE_X4Y7           LUT3 (Prop_lut3_I2_O)        0.336     4.594 f  mytank_Base/douta0[11]_i_2/O
                         net (fo=2, routed)           0.595     5.189    mytank/douta0_reg[11]
    SLICE_X3Y7           LUT6 (Prop_lut6_I1_O)        0.332     5.521 r  mytank/douta0[11]_i_1/O
                         net (fo=16, routed)          0.696     6.217    mytank_Base/E[0]
    SLICE_X3Y5           FDRE                                         r  mytank_Base/douta0_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.457     1.457    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.519     1.519    mytank_Base/CLK
    SLICE_X3Y5           FDRE                                         r  mytank_Base/douta0_reg[7]/C

Slack:                    inf
  Source:                 mytank/y_rel_pos_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mytank_Base/addra_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.189ns  (logic 2.125ns (34.333%)  route 4.064ns (65.667%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  mytank/y_rel_pos_out_reg[1]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  mytank/y_rel_pos_out_reg[1]/Q
                         net (fo=12, routed)          1.221     1.677    driver_VGA/douta0_reg[11]_i_7[1]
    SLICE_X8Y11          LUT2 (Prop_lut2_I1_O)        0.152     1.829 r  driver_VGA/douta0[11]_i_61/O
                         net (fo=1, routed)           0.335     2.164    driver_VGA/douta0[11]_i_61_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.620     2.784 r  driver_VGA/douta0_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.784    mytank/douta0[11]_i_2[0]
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.013 f  mytank/douta0_reg[11]_i_7/CO[2]
                         net (fo=2, routed)           1.245     4.258    mytank_Base/CO[0]
    SLICE_X4Y7           LUT3 (Prop_lut3_I2_O)        0.336     4.594 f  mytank_Base/douta0[11]_i_2/O
                         net (fo=2, routed)           0.595     5.189    mytank/douta0_reg[11]
    SLICE_X3Y7           LUT6 (Prop_lut6_I1_O)        0.332     5.521 r  mytank/douta0[11]_i_1/O
                         net (fo=16, routed)          0.668     6.189    mytank_Base/E[0]
    SLICE_X3Y7           FDRE                                         r  mytank_Base/addra_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.457     1.457    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.518     1.518    mytank_Base/CLK
    SLICE_X3Y7           FDRE                                         r  mytank_Base/addra_reg[2]/C

Slack:                    inf
  Source:                 mytank/y_rel_pos_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mytank_Base/douta0_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.183ns  (logic 2.125ns (34.371%)  route 4.058ns (65.629%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  mytank/y_rel_pos_out_reg[1]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  mytank/y_rel_pos_out_reg[1]/Q
                         net (fo=12, routed)          1.221     1.677    driver_VGA/douta0_reg[11]_i_7[1]
    SLICE_X8Y11          LUT2 (Prop_lut2_I1_O)        0.152     1.829 r  driver_VGA/douta0[11]_i_61/O
                         net (fo=1, routed)           0.335     2.164    driver_VGA/douta0[11]_i_61_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.620     2.784 r  driver_VGA/douta0_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.784    mytank/douta0[11]_i_2[0]
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.013 f  mytank/douta0_reg[11]_i_7/CO[2]
                         net (fo=2, routed)           1.245     4.258    mytank_Base/CO[0]
    SLICE_X4Y7           LUT3 (Prop_lut3_I2_O)        0.336     4.594 f  mytank_Base/douta0[11]_i_2/O
                         net (fo=2, routed)           0.595     5.189    mytank/douta0_reg[11]
    SLICE_X3Y7           LUT6 (Prop_lut6_I1_O)        0.332     5.521 r  mytank/douta0[11]_i_1/O
                         net (fo=16, routed)          0.662     6.183    mytank_Base/E[0]
    SLICE_X7Y5           FDRE                                         r  mytank_Base/douta0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.457     1.457    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.517     1.517    mytank_Base/CLK
    SLICE_X7Y5           FDRE                                         r  mytank_Base/douta0_reg[5]/C

Slack:                    inf
  Source:                 mytank/y_rel_pos_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mytank_Base/douta0_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.183ns  (logic 2.125ns (34.371%)  route 4.058ns (65.629%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  mytank/y_rel_pos_out_reg[1]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  mytank/y_rel_pos_out_reg[1]/Q
                         net (fo=12, routed)          1.221     1.677    driver_VGA/douta0_reg[11]_i_7[1]
    SLICE_X8Y11          LUT2 (Prop_lut2_I1_O)        0.152     1.829 r  driver_VGA/douta0[11]_i_61/O
                         net (fo=1, routed)           0.335     2.164    driver_VGA/douta0[11]_i_61_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.620     2.784 r  driver_VGA/douta0_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.784    mytank/douta0[11]_i_2[0]
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.013 f  mytank/douta0_reg[11]_i_7/CO[2]
                         net (fo=2, routed)           1.245     4.258    mytank_Base/CO[0]
    SLICE_X4Y7           LUT3 (Prop_lut3_I2_O)        0.336     4.594 f  mytank_Base/douta0[11]_i_2/O
                         net (fo=2, routed)           0.595     5.189    mytank/douta0_reg[11]
    SLICE_X3Y7           LUT6 (Prop_lut6_I1_O)        0.332     5.521 r  mytank/douta0[11]_i_1/O
                         net (fo=16, routed)          0.662     6.183    mytank_Base/E[0]
    SLICE_X7Y5           FDRE                                         r  mytank_Base/douta0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.457     1.457    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.517     1.517    mytank_Base/CLK
    SLICE_X7Y5           FDRE                                         r  mytank_Base/douta0_reg[6]/C

Slack:                    inf
  Source:                 mytank/y_rel_pos_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mytank_Base/douta0_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.183ns  (logic 2.125ns (34.371%)  route 4.058ns (65.629%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  mytank/y_rel_pos_out_reg[1]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  mytank/y_rel_pos_out_reg[1]/Q
                         net (fo=12, routed)          1.221     1.677    driver_VGA/douta0_reg[11]_i_7[1]
    SLICE_X8Y11          LUT2 (Prop_lut2_I1_O)        0.152     1.829 r  driver_VGA/douta0[11]_i_61/O
                         net (fo=1, routed)           0.335     2.164    driver_VGA/douta0[11]_i_61_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.620     2.784 r  driver_VGA/douta0_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.784    mytank/douta0[11]_i_2[0]
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.013 f  mytank/douta0_reg[11]_i_7/CO[2]
                         net (fo=2, routed)           1.245     4.258    mytank_Base/CO[0]
    SLICE_X4Y7           LUT3 (Prop_lut3_I2_O)        0.336     4.594 f  mytank_Base/douta0[11]_i_2/O
                         net (fo=2, routed)           0.595     5.189    mytank/douta0_reg[11]
    SLICE_X3Y7           LUT6 (Prop_lut6_I1_O)        0.332     5.521 r  mytank/douta0[11]_i_1/O
                         net (fo=16, routed)          0.662     6.183    mytank_Base/E[0]
    SLICE_X7Y5           FDRE                                         r  mytank_Base/douta0_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.457     1.457    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.517     1.517    mytank_Base/CLK
    SLICE_X7Y5           FDRE                                         r  mytank_Base/douta0_reg[8]/C

Slack:                    inf
  Source:                 mytank/y_rel_pos_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mytank_Base/douta0_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.183ns  (logic 2.125ns (34.371%)  route 4.058ns (65.629%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  mytank/y_rel_pos_out_reg[1]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  mytank/y_rel_pos_out_reg[1]/Q
                         net (fo=12, routed)          1.221     1.677    driver_VGA/douta0_reg[11]_i_7[1]
    SLICE_X8Y11          LUT2 (Prop_lut2_I1_O)        0.152     1.829 r  driver_VGA/douta0[11]_i_61/O
                         net (fo=1, routed)           0.335     2.164    driver_VGA/douta0[11]_i_61_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.620     2.784 r  driver_VGA/douta0_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.784    mytank/douta0[11]_i_2[0]
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.013 f  mytank/douta0_reg[11]_i_7/CO[2]
                         net (fo=2, routed)           1.245     4.258    mytank_Base/CO[0]
    SLICE_X4Y7           LUT3 (Prop_lut3_I2_O)        0.336     4.594 f  mytank_Base/douta0[11]_i_2/O
                         net (fo=2, routed)           0.595     5.189    mytank/douta0_reg[11]
    SLICE_X3Y7           LUT6 (Prop_lut6_I1_O)        0.332     5.521 r  mytank/douta0[11]_i_1/O
                         net (fo=16, routed)          0.662     6.183    mytank_Base/E[0]
    SLICE_X7Y5           FDRE                                         r  mytank_Base/douta0_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.457     1.457    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         1.517     1.517    mytank_Base/CLK
    SLICE_X7Y5           FDRE                                         r  mytank_Base/douta0_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tank1/tank_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tank1_Base/VGA_data_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.469%)  route 0.138ns (49.531%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE                         0.000     0.000 r  tank1/tank_state_reg/C
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tank1/tank_state_reg/Q
                         net (fo=20, routed)          0.138     0.279    tank1_Base/VGA_data_reg[0]_0[0]
    SLICE_X7Y4           FDSE                                         r  tank1_Base/VGA_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.817     0.817    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.864     0.864    tank1_Base/clk_out1
    SLICE_X7Y4           FDSE                                         r  tank1_Base/VGA_data_reg[3]/C

Slack:                    inf
  Source:                 tank1/tank_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tank1_Base/VGA_data_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.469%)  route 0.138ns (49.531%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE                         0.000     0.000 r  tank1/tank_state_reg/C
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tank1/tank_state_reg/Q
                         net (fo=20, routed)          0.138     0.279    tank1_Base/VGA_data_reg[0]_0[0]
    SLICE_X7Y4           FDSE                                         r  tank1_Base/VGA_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.817     0.817    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.864     0.864    tank1_Base/clk_out1
    SLICE_X7Y4           FDSE                                         r  tank1_Base/VGA_data_reg[7]/C

Slack:                    inf
  Source:                 tank1/tank_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tank1_Base/VGA_data_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.116%)  route 0.165ns (53.884%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE                         0.000     0.000 r  tank1/tank_state_reg/C
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tank1/tank_state_reg/Q
                         net (fo=20, routed)          0.165     0.306    tank1_Base/VGA_data_reg[0]_0[0]
    SLICE_X3Y4           FDSE                                         r  tank1_Base/VGA_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.817     0.817    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.866     0.866    tank1_Base/clk_out1
    SLICE_X3Y4           FDSE                                         r  tank1_Base/VGA_data_reg[0]/C

Slack:                    inf
  Source:                 tank1/tank_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tank1_Base/VGA_data_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.116%)  route 0.165ns (53.884%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE                         0.000     0.000 r  tank1/tank_state_reg/C
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tank1/tank_state_reg/Q
                         net (fo=20, routed)          0.165     0.306    tank1_Base/VGA_data_reg[0]_0[0]
    SLICE_X3Y4           FDSE                                         r  tank1_Base/VGA_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.817     0.817    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.866     0.866    tank1_Base/clk_out1
    SLICE_X3Y4           FDSE                                         r  tank1_Base/VGA_data_reg[2]/C

Slack:                    inf
  Source:                 tank1/tank_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tank1_Base/VGA_data_reg[11]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.099%)  route 0.220ns (60.901%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE                         0.000     0.000 r  tank1/tank_state_reg/C
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tank1/tank_state_reg/Q
                         net (fo=20, routed)          0.220     0.361    tank1_Base/VGA_data_reg[0]_0[0]
    SLICE_X3Y3           FDSE                                         r  tank1_Base/VGA_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.817     0.817    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.866     0.866    tank1_Base/clk_out1
    SLICE_X3Y3           FDSE                                         r  tank1_Base/VGA_data_reg[11]/C

Slack:                    inf
  Source:                 tank1/tank_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tank1_Base/VGA_data_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.099%)  route 0.220ns (60.901%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE                         0.000     0.000 r  tank1/tank_state_reg/C
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tank1/tank_state_reg/Q
                         net (fo=20, routed)          0.220     0.361    tank1_Base/VGA_data_reg[0]_0[0]
    SLICE_X3Y3           FDSE                                         r  tank1_Base/VGA_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.817     0.817    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.866     0.866    tank1_Base/clk_out1
    SLICE_X3Y3           FDSE                                         r  tank1_Base/VGA_data_reg[9]/C

Slack:                    inf
  Source:                 tank1/tank_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tank1_Base/VGA_data_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.564%)  route 0.234ns (62.436%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE                         0.000     0.000 r  tank1/tank_state_reg/C
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tank1/tank_state_reg/Q
                         net (fo=20, routed)          0.234     0.375    tank1_Base/VGA_data_reg[0]_0[0]
    SLICE_X5Y2           FDSE                                         r  tank1_Base/VGA_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.817     0.817    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.865     0.865    tank1_Base/clk_out1
    SLICE_X5Y2           FDSE                                         r  tank1_Base/VGA_data_reg[4]/C

Slack:                    inf
  Source:                 tank1/tank_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tank1_Base/VGA_data_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.564%)  route 0.234ns (62.436%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE                         0.000     0.000 r  tank1/tank_state_reg/C
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tank1/tank_state_reg/Q
                         net (fo=20, routed)          0.234     0.375    tank1_Base/VGA_data_reg[0]_0[0]
    SLICE_X5Y2           FDSE                                         r  tank1_Base/VGA_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.817     0.817    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.865     0.865    tank1_Base/clk_out1
    SLICE_X5Y2           FDSE                                         r  tank1_Base/VGA_data_reg[8]/C

Slack:                    inf
  Source:                 tank1/tank_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tank1_Base/VGA_data_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.624%)  route 0.244ns (63.376%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE                         0.000     0.000 r  tank1/tank_state_reg/C
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tank1/tank_state_reg/Q
                         net (fo=20, routed)          0.244     0.385    tank1_Base/VGA_data_reg[0]_0[0]
    SLICE_X3Y6           FDSE                                         r  tank1_Base/VGA_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.817     0.817    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.866     0.866    tank1_Base/clk_out1
    SLICE_X3Y6           FDSE                                         r  tank1_Base/VGA_data_reg[1]/C

Slack:                    inf
  Source:                 tank1/tank_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tank1_Base/VGA_data_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.624%)  route 0.244ns (63.376%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE                         0.000     0.000 r  tank1/tank_state_reg/C
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tank1/tank_state_reg/Q
                         net (fo=20, routed)          0.244     0.385    tank1_Base/VGA_data_reg[0]_0[0]
    SLICE_X3Y6           FDSE                                         r  tank1_Base/VGA_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.817     0.817    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  A/inst/clkout1_buf/O
                         net (fo=143, routed)         0.866     0.866    tank1_Base/clk_out1
    SLICE_X3Y6           FDSE                                         r  tank1_Base/VGA_data_reg[5]/C





