// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module DCT_Block_proc1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_read,
        Xmat_address0,
        Xmat_ce0,
        Xmat_q0,
        Ymat_address0,
        Ymat_ce0,
        Ymat_we0,
        Ymat_d0
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 13'b1;
parameter    ap_ST_st2_fsm_1 = 13'b10;
parameter    ap_ST_st3_fsm_2 = 13'b100;
parameter    ap_ST_st4_fsm_3 = 13'b1000;
parameter    ap_ST_st5_fsm_4 = 13'b10000;
parameter    ap_ST_st6_fsm_5 = 13'b100000;
parameter    ap_ST_st7_fsm_6 = 13'b1000000;
parameter    ap_ST_st8_fsm_7 = 13'b10000000;
parameter    ap_ST_st9_fsm_8 = 13'b100000000;
parameter    ap_ST_st10_fsm_9 = 13'b1000000000;
parameter    ap_ST_st11_fsm_10 = 13'b10000000000;
parameter    ap_ST_st12_fsm_11 = 13'b100000000000;
parameter    ap_ST_st13_fsm_12 = 13'b1000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] p_read;
output  [5:0] Xmat_address0;
output   Xmat_ce0;
input  [31:0] Xmat_q0;
output  [5:0] Ymat_address0;
output   Ymat_ce0;
output   Ymat_we0;
output  [31:0] Ymat_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] Xmat_address0;
reg Xmat_ce0;
reg[5:0] Ymat_address0;
reg Ymat_ce0;
reg Ymat_we0;
reg[31:0] Ymat_d0;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm = 13'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_32;
reg   [2:0] T_0_address0;
reg    T_0_ce0;
wire   [31:0] T_0_q0;
wire   [2:0] T_0_address1;
reg    T_0_ce1;
wire   [31:0] T_0_q1;
reg   [2:0] T_1_address0;
reg    T_1_ce0;
wire   [31:0] T_1_q0;
wire   [2:0] T_1_address1;
reg    T_1_ce1;
wire   [31:0] T_1_q1;
reg   [2:0] T_2_address0;
reg    T_2_ce0;
wire   [31:0] T_2_q0;
wire   [2:0] T_2_address1;
reg    T_2_ce1;
wire   [31:0] T_2_q1;
reg   [2:0] T_3_address0;
reg    T_3_ce0;
wire   [31:0] T_3_q0;
wire   [2:0] T_3_address1;
reg    T_3_ce1;
wire   [31:0] T_3_q1;
reg   [2:0] T_4_address0;
reg    T_4_ce0;
wire   [31:0] T_4_q0;
wire   [2:0] T_4_address1;
reg    T_4_ce1;
wire   [31:0] T_4_q1;
reg   [2:0] T_5_address0;
reg    T_5_ce0;
wire   [31:0] T_5_q0;
wire   [2:0] T_5_address1;
reg    T_5_ce1;
wire   [31:0] T_5_q1;
reg   [2:0] T_6_address0;
reg    T_6_ce0;
wire   [31:0] T_6_q0;
wire   [2:0] T_6_address1;
reg    T_6_ce1;
wire   [31:0] T_6_q1;
reg   [2:0] T_7_address0;
reg    T_7_ce0;
wire   [31:0] T_7_q0;
wire   [2:0] T_7_address1;
reg    T_7_ce1;
wire   [31:0] T_7_q1;
reg   [2:0] Tinv_0_address0;
reg    Tinv_0_ce0;
wire   [31:0] Tinv_0_q0;
wire   [2:0] Tinv_0_address1;
reg    Tinv_0_ce1;
wire   [31:0] Tinv_0_q1;
reg   [2:0] Tinv_1_address0;
reg    Tinv_1_ce0;
wire   [31:0] Tinv_1_q0;
wire   [2:0] Tinv_1_address1;
reg    Tinv_1_ce1;
wire   [31:0] Tinv_1_q1;
reg   [2:0] Tinv_2_address0;
reg    Tinv_2_ce0;
wire   [31:0] Tinv_2_q0;
wire   [2:0] Tinv_2_address1;
reg    Tinv_2_ce1;
wire   [31:0] Tinv_2_q1;
reg   [2:0] Tinv_3_address0;
reg    Tinv_3_ce0;
wire   [31:0] Tinv_3_q0;
wire   [2:0] Tinv_3_address1;
reg    Tinv_3_ce1;
wire   [31:0] Tinv_3_q1;
reg   [2:0] Tinv_4_address0;
reg    Tinv_4_ce0;
wire   [31:0] Tinv_4_q0;
wire   [2:0] Tinv_4_address1;
reg    Tinv_4_ce1;
wire   [31:0] Tinv_4_q1;
reg   [2:0] Tinv_5_address0;
reg    Tinv_5_ce0;
wire   [31:0] Tinv_5_q0;
wire   [2:0] Tinv_5_address1;
reg    Tinv_5_ce1;
wire   [31:0] Tinv_5_q1;
reg   [2:0] Tinv_6_address0;
reg    Tinv_6_ce0;
wire   [31:0] Tinv_6_q0;
wire   [2:0] Tinv_6_address1;
reg    Tinv_6_ce1;
wire   [31:0] Tinv_6_q1;
reg   [2:0] Tinv_7_address0;
reg    Tinv_7_ce0;
wire   [31:0] Tinv_7_q0;
wire   [2:0] Tinv_7_address1;
reg    Tinv_7_ce1;
wire   [31:0] Tinv_7_q1;
wire   [31:0] p_read_127_read_fu_102_p2;
reg    ap_sig_bdd_234;
reg   [5:0] Xmat2_address0;
reg    Xmat2_ce0;
reg    Xmat2_we0;
reg   [31:0] Xmat2_d0;
wire   [31:0] Xmat2_q0;
reg   [2:0] temp_0_address0;
reg    temp_0_ce0;
reg    temp_0_we0;
wire   [31:0] temp_0_d0;
wire   [31:0] temp_0_q0;
wire   [2:0] temp_0_address1;
reg    temp_0_ce1;
wire   [31:0] temp_0_q1;
reg   [2:0] temp_1_address0;
reg    temp_1_ce0;
reg    temp_1_we0;
wire   [31:0] temp_1_d0;
wire   [31:0] temp_1_q0;
wire   [2:0] temp_1_address1;
reg    temp_1_ce1;
wire   [31:0] temp_1_q1;
reg   [2:0] temp_2_address0;
reg    temp_2_ce0;
reg    temp_2_we0;
wire   [31:0] temp_2_d0;
wire   [31:0] temp_2_q0;
wire   [2:0] temp_2_address1;
reg    temp_2_ce1;
wire   [31:0] temp_2_q1;
reg   [2:0] temp_3_address0;
reg    temp_3_ce0;
reg    temp_3_we0;
wire   [31:0] temp_3_d0;
wire   [31:0] temp_3_q0;
wire   [2:0] temp_3_address1;
reg    temp_3_ce1;
wire   [31:0] temp_3_q1;
reg   [2:0] temp_4_address0;
reg    temp_4_ce0;
reg    temp_4_we0;
wire   [31:0] temp_4_d0;
wire   [31:0] temp_4_q0;
wire   [2:0] temp_4_address1;
reg    temp_4_ce1;
wire   [31:0] temp_4_q1;
reg   [2:0] temp_5_address0;
reg    temp_5_ce0;
reg    temp_5_we0;
wire   [31:0] temp_5_d0;
wire   [31:0] temp_5_q0;
wire   [2:0] temp_5_address1;
reg    temp_5_ce1;
wire   [31:0] temp_5_q1;
reg   [2:0] temp_6_address0;
reg    temp_6_ce0;
reg    temp_6_we0;
wire   [31:0] temp_6_d0;
wire   [31:0] temp_6_q0;
wire   [2:0] temp_6_address1;
reg    temp_6_ce1;
wire   [31:0] temp_6_q1;
reg   [2:0] temp_7_address0;
reg    temp_7_ce0;
reg    temp_7_we0;
wire   [31:0] temp_7_d0;
wire   [31:0] temp_7_q0;
wire   [2:0] temp_7_address1;
reg    temp_7_ce1;
wire   [31:0] temp_7_q1;
wire   [2:0] grp_DCT_MAT_Multiply_1_fu_109_A_address0;
wire    grp_DCT_MAT_Multiply_1_fu_109_A_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_A_d0;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_A_q0;
wire    grp_DCT_MAT_Multiply_1_fu_109_A_we0;
wire   [2:0] grp_DCT_MAT_Multiply_1_fu_109_A_address1;
wire    grp_DCT_MAT_Multiply_1_fu_109_A_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_A_d1;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_A_q1;
wire    grp_DCT_MAT_Multiply_1_fu_109_A_we1;
wire   [2:0] grp_DCT_MAT_Multiply_1_fu_109_A1_address0;
wire    grp_DCT_MAT_Multiply_1_fu_109_A1_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_A1_d0;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_A1_q0;
wire    grp_DCT_MAT_Multiply_1_fu_109_A1_we0;
wire   [2:0] grp_DCT_MAT_Multiply_1_fu_109_A1_address1;
wire    grp_DCT_MAT_Multiply_1_fu_109_A1_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_A1_d1;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_A1_q1;
wire    grp_DCT_MAT_Multiply_1_fu_109_A1_we1;
wire   [2:0] grp_DCT_MAT_Multiply_1_fu_109_A2_address0;
wire    grp_DCT_MAT_Multiply_1_fu_109_A2_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_A2_d0;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_A2_q0;
wire    grp_DCT_MAT_Multiply_1_fu_109_A2_we0;
wire   [2:0] grp_DCT_MAT_Multiply_1_fu_109_A2_address1;
wire    grp_DCT_MAT_Multiply_1_fu_109_A2_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_A2_d1;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_A2_q1;
wire    grp_DCT_MAT_Multiply_1_fu_109_A2_we1;
wire   [2:0] grp_DCT_MAT_Multiply_1_fu_109_A3_address0;
wire    grp_DCT_MAT_Multiply_1_fu_109_A3_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_A3_d0;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_A3_q0;
wire    grp_DCT_MAT_Multiply_1_fu_109_A3_we0;
wire   [2:0] grp_DCT_MAT_Multiply_1_fu_109_A3_address1;
wire    grp_DCT_MAT_Multiply_1_fu_109_A3_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_A3_d1;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_A3_q1;
wire    grp_DCT_MAT_Multiply_1_fu_109_A3_we1;
wire   [2:0] grp_DCT_MAT_Multiply_1_fu_109_A4_address0;
wire    grp_DCT_MAT_Multiply_1_fu_109_A4_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_A4_d0;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_A4_q0;
wire    grp_DCT_MAT_Multiply_1_fu_109_A4_we0;
wire   [2:0] grp_DCT_MAT_Multiply_1_fu_109_A4_address1;
wire    grp_DCT_MAT_Multiply_1_fu_109_A4_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_A4_d1;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_A4_q1;
wire    grp_DCT_MAT_Multiply_1_fu_109_A4_we1;
wire   [2:0] grp_DCT_MAT_Multiply_1_fu_109_A5_address0;
wire    grp_DCT_MAT_Multiply_1_fu_109_A5_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_A5_d0;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_A5_q0;
wire    grp_DCT_MAT_Multiply_1_fu_109_A5_we0;
wire   [2:0] grp_DCT_MAT_Multiply_1_fu_109_A5_address1;
wire    grp_DCT_MAT_Multiply_1_fu_109_A5_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_A5_d1;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_A5_q1;
wire    grp_DCT_MAT_Multiply_1_fu_109_A5_we1;
wire   [2:0] grp_DCT_MAT_Multiply_1_fu_109_A6_address0;
wire    grp_DCT_MAT_Multiply_1_fu_109_A6_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_A6_d0;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_A6_q0;
wire    grp_DCT_MAT_Multiply_1_fu_109_A6_we0;
wire   [2:0] grp_DCT_MAT_Multiply_1_fu_109_A6_address1;
wire    grp_DCT_MAT_Multiply_1_fu_109_A6_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_A6_d1;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_A6_q1;
wire    grp_DCT_MAT_Multiply_1_fu_109_A6_we1;
wire   [2:0] grp_DCT_MAT_Multiply_1_fu_109_A7_address0;
wire    grp_DCT_MAT_Multiply_1_fu_109_A7_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_A7_d0;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_A7_q0;
wire    grp_DCT_MAT_Multiply_1_fu_109_A7_we0;
wire   [2:0] grp_DCT_MAT_Multiply_1_fu_109_A7_address1;
wire    grp_DCT_MAT_Multiply_1_fu_109_A7_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_A7_d1;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_A7_q1;
wire    grp_DCT_MAT_Multiply_1_fu_109_A7_we1;
wire   [2:0] grp_DCT_MAT_Multiply_1_fu_109_B_0_address0;
wire    grp_DCT_MAT_Multiply_1_fu_109_B_0_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_B_0_d0;
reg   [31:0] grp_DCT_MAT_Multiply_1_fu_109_B_0_q0;
wire    grp_DCT_MAT_Multiply_1_fu_109_B_0_we0;
wire   [2:0] grp_DCT_MAT_Multiply_1_fu_109_B_0_address1;
wire    grp_DCT_MAT_Multiply_1_fu_109_B_0_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_B_0_d1;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_B_0_q1;
wire    grp_DCT_MAT_Multiply_1_fu_109_B_0_we1;
wire   [2:0] grp_DCT_MAT_Multiply_1_fu_109_B_1_address0;
wire    grp_DCT_MAT_Multiply_1_fu_109_B_1_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_B_1_d0;
reg   [31:0] grp_DCT_MAT_Multiply_1_fu_109_B_1_q0;
wire    grp_DCT_MAT_Multiply_1_fu_109_B_1_we0;
wire   [2:0] grp_DCT_MAT_Multiply_1_fu_109_B_1_address1;
wire    grp_DCT_MAT_Multiply_1_fu_109_B_1_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_B_1_d1;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_B_1_q1;
wire    grp_DCT_MAT_Multiply_1_fu_109_B_1_we1;
wire   [2:0] grp_DCT_MAT_Multiply_1_fu_109_B_2_address0;
wire    grp_DCT_MAT_Multiply_1_fu_109_B_2_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_B_2_d0;
reg   [31:0] grp_DCT_MAT_Multiply_1_fu_109_B_2_q0;
wire    grp_DCT_MAT_Multiply_1_fu_109_B_2_we0;
wire   [2:0] grp_DCT_MAT_Multiply_1_fu_109_B_2_address1;
wire    grp_DCT_MAT_Multiply_1_fu_109_B_2_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_B_2_d1;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_B_2_q1;
wire    grp_DCT_MAT_Multiply_1_fu_109_B_2_we1;
wire   [2:0] grp_DCT_MAT_Multiply_1_fu_109_B_3_address0;
wire    grp_DCT_MAT_Multiply_1_fu_109_B_3_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_B_3_d0;
reg   [31:0] grp_DCT_MAT_Multiply_1_fu_109_B_3_q0;
wire    grp_DCT_MAT_Multiply_1_fu_109_B_3_we0;
wire   [2:0] grp_DCT_MAT_Multiply_1_fu_109_B_3_address1;
wire    grp_DCT_MAT_Multiply_1_fu_109_B_3_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_B_3_d1;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_B_3_q1;
wire    grp_DCT_MAT_Multiply_1_fu_109_B_3_we1;
wire   [2:0] grp_DCT_MAT_Multiply_1_fu_109_B_4_address0;
wire    grp_DCT_MAT_Multiply_1_fu_109_B_4_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_B_4_d0;
reg   [31:0] grp_DCT_MAT_Multiply_1_fu_109_B_4_q0;
wire    grp_DCT_MAT_Multiply_1_fu_109_B_4_we0;
wire   [2:0] grp_DCT_MAT_Multiply_1_fu_109_B_4_address1;
wire    grp_DCT_MAT_Multiply_1_fu_109_B_4_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_B_4_d1;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_B_4_q1;
wire    grp_DCT_MAT_Multiply_1_fu_109_B_4_we1;
wire   [2:0] grp_DCT_MAT_Multiply_1_fu_109_B_5_address0;
wire    grp_DCT_MAT_Multiply_1_fu_109_B_5_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_B_5_d0;
reg   [31:0] grp_DCT_MAT_Multiply_1_fu_109_B_5_q0;
wire    grp_DCT_MAT_Multiply_1_fu_109_B_5_we0;
wire   [2:0] grp_DCT_MAT_Multiply_1_fu_109_B_5_address1;
wire    grp_DCT_MAT_Multiply_1_fu_109_B_5_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_B_5_d1;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_B_5_q1;
wire    grp_DCT_MAT_Multiply_1_fu_109_B_5_we1;
wire   [2:0] grp_DCT_MAT_Multiply_1_fu_109_B_6_address0;
wire    grp_DCT_MAT_Multiply_1_fu_109_B_6_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_B_6_d0;
reg   [31:0] grp_DCT_MAT_Multiply_1_fu_109_B_6_q0;
wire    grp_DCT_MAT_Multiply_1_fu_109_B_6_we0;
wire   [2:0] grp_DCT_MAT_Multiply_1_fu_109_B_6_address1;
wire    grp_DCT_MAT_Multiply_1_fu_109_B_6_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_B_6_d1;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_B_6_q1;
wire    grp_DCT_MAT_Multiply_1_fu_109_B_6_we1;
wire   [2:0] grp_DCT_MAT_Multiply_1_fu_109_B_7_address0;
wire    grp_DCT_MAT_Multiply_1_fu_109_B_7_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_B_7_d0;
reg   [31:0] grp_DCT_MAT_Multiply_1_fu_109_B_7_q0;
wire    grp_DCT_MAT_Multiply_1_fu_109_B_7_we0;
wire   [2:0] grp_DCT_MAT_Multiply_1_fu_109_B_7_address1;
wire    grp_DCT_MAT_Multiply_1_fu_109_B_7_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_B_7_d1;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_B_7_q1;
wire    grp_DCT_MAT_Multiply_1_fu_109_B_7_we1;
wire   [5:0] grp_DCT_MAT_Multiply_1_fu_109_C_address0;
wire    grp_DCT_MAT_Multiply_1_fu_109_C_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_C_d0;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_C_q0;
wire    grp_DCT_MAT_Multiply_1_fu_109_C_we0;
wire   [5:0] grp_DCT_MAT_Multiply_1_fu_109_C_address1;
wire    grp_DCT_MAT_Multiply_1_fu_109_C_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_C_d1;
wire   [31:0] grp_DCT_MAT_Multiply_1_fu_109_C_q1;
wire    grp_DCT_MAT_Multiply_1_fu_109_C_we1;
wire    grp_DCT_MAT_Multiply_1_fu_109_C_pipo_status;
wire    grp_DCT_MAT_Multiply_1_fu_109_C_pipo_update;
wire    grp_DCT_MAT_Multiply_1_fu_109_ap_done;
wire    grp_DCT_MAT_Multiply_1_fu_109_ap_start;
wire    grp_DCT_MAT_Multiply_1_fu_109_ap_idle;
wire    grp_DCT_MAT_Multiply_1_fu_109_ap_ready;
wire   [2:0] grp_DCT_MAT_Multiply_fu_147_A_0_address0;
wire    grp_DCT_MAT_Multiply_fu_147_A_0_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_A_0_d0;
reg   [31:0] grp_DCT_MAT_Multiply_fu_147_A_0_q0;
wire    grp_DCT_MAT_Multiply_fu_147_A_0_we0;
wire   [2:0] grp_DCT_MAT_Multiply_fu_147_A_0_address1;
wire    grp_DCT_MAT_Multiply_fu_147_A_0_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_A_0_d1;
reg   [31:0] grp_DCT_MAT_Multiply_fu_147_A_0_q1;
wire    grp_DCT_MAT_Multiply_fu_147_A_0_we1;
wire   [2:0] grp_DCT_MAT_Multiply_fu_147_A_1_address0;
wire    grp_DCT_MAT_Multiply_fu_147_A_1_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_A_1_d0;
reg   [31:0] grp_DCT_MAT_Multiply_fu_147_A_1_q0;
wire    grp_DCT_MAT_Multiply_fu_147_A_1_we0;
wire   [2:0] grp_DCT_MAT_Multiply_fu_147_A_1_address1;
wire    grp_DCT_MAT_Multiply_fu_147_A_1_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_A_1_d1;
reg   [31:0] grp_DCT_MAT_Multiply_fu_147_A_1_q1;
wire    grp_DCT_MAT_Multiply_fu_147_A_1_we1;
wire   [2:0] grp_DCT_MAT_Multiply_fu_147_A_2_address0;
wire    grp_DCT_MAT_Multiply_fu_147_A_2_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_A_2_d0;
reg   [31:0] grp_DCT_MAT_Multiply_fu_147_A_2_q0;
wire    grp_DCT_MAT_Multiply_fu_147_A_2_we0;
wire   [2:0] grp_DCT_MAT_Multiply_fu_147_A_2_address1;
wire    grp_DCT_MAT_Multiply_fu_147_A_2_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_A_2_d1;
reg   [31:0] grp_DCT_MAT_Multiply_fu_147_A_2_q1;
wire    grp_DCT_MAT_Multiply_fu_147_A_2_we1;
wire   [2:0] grp_DCT_MAT_Multiply_fu_147_A_3_address0;
wire    grp_DCT_MAT_Multiply_fu_147_A_3_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_A_3_d0;
reg   [31:0] grp_DCT_MAT_Multiply_fu_147_A_3_q0;
wire    grp_DCT_MAT_Multiply_fu_147_A_3_we0;
wire   [2:0] grp_DCT_MAT_Multiply_fu_147_A_3_address1;
wire    grp_DCT_MAT_Multiply_fu_147_A_3_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_A_3_d1;
reg   [31:0] grp_DCT_MAT_Multiply_fu_147_A_3_q1;
wire    grp_DCT_MAT_Multiply_fu_147_A_3_we1;
wire   [2:0] grp_DCT_MAT_Multiply_fu_147_A_4_address0;
wire    grp_DCT_MAT_Multiply_fu_147_A_4_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_A_4_d0;
reg   [31:0] grp_DCT_MAT_Multiply_fu_147_A_4_q0;
wire    grp_DCT_MAT_Multiply_fu_147_A_4_we0;
wire   [2:0] grp_DCT_MAT_Multiply_fu_147_A_4_address1;
wire    grp_DCT_MAT_Multiply_fu_147_A_4_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_A_4_d1;
reg   [31:0] grp_DCT_MAT_Multiply_fu_147_A_4_q1;
wire    grp_DCT_MAT_Multiply_fu_147_A_4_we1;
wire   [2:0] grp_DCT_MAT_Multiply_fu_147_A_5_address0;
wire    grp_DCT_MAT_Multiply_fu_147_A_5_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_A_5_d0;
reg   [31:0] grp_DCT_MAT_Multiply_fu_147_A_5_q0;
wire    grp_DCT_MAT_Multiply_fu_147_A_5_we0;
wire   [2:0] grp_DCT_MAT_Multiply_fu_147_A_5_address1;
wire    grp_DCT_MAT_Multiply_fu_147_A_5_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_A_5_d1;
reg   [31:0] grp_DCT_MAT_Multiply_fu_147_A_5_q1;
wire    grp_DCT_MAT_Multiply_fu_147_A_5_we1;
wire   [2:0] grp_DCT_MAT_Multiply_fu_147_A_6_address0;
wire    grp_DCT_MAT_Multiply_fu_147_A_6_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_A_6_d0;
reg   [31:0] grp_DCT_MAT_Multiply_fu_147_A_6_q0;
wire    grp_DCT_MAT_Multiply_fu_147_A_6_we0;
wire   [2:0] grp_DCT_MAT_Multiply_fu_147_A_6_address1;
wire    grp_DCT_MAT_Multiply_fu_147_A_6_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_A_6_d1;
reg   [31:0] grp_DCT_MAT_Multiply_fu_147_A_6_q1;
wire    grp_DCT_MAT_Multiply_fu_147_A_6_we1;
wire   [2:0] grp_DCT_MAT_Multiply_fu_147_A_7_address0;
wire    grp_DCT_MAT_Multiply_fu_147_A_7_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_A_7_d0;
reg   [31:0] grp_DCT_MAT_Multiply_fu_147_A_7_q0;
wire    grp_DCT_MAT_Multiply_fu_147_A_7_we0;
wire   [2:0] grp_DCT_MAT_Multiply_fu_147_A_7_address1;
wire    grp_DCT_MAT_Multiply_fu_147_A_7_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_A_7_d1;
reg   [31:0] grp_DCT_MAT_Multiply_fu_147_A_7_q1;
wire    grp_DCT_MAT_Multiply_fu_147_A_7_we1;
wire   [5:0] grp_DCT_MAT_Multiply_fu_147_B_address0;
wire    grp_DCT_MAT_Multiply_fu_147_B_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_B_d0;
reg   [31:0] grp_DCT_MAT_Multiply_fu_147_B_q0;
wire    grp_DCT_MAT_Multiply_fu_147_B_we0;
wire   [5:0] grp_DCT_MAT_Multiply_fu_147_B_address1;
wire    grp_DCT_MAT_Multiply_fu_147_B_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_B_d1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_B_q1;
wire    grp_DCT_MAT_Multiply_fu_147_B_we1;
wire   [2:0] grp_DCT_MAT_Multiply_fu_147_C_0_address0;
wire    grp_DCT_MAT_Multiply_fu_147_C_0_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_C_0_d0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_C_0_q0;
wire    grp_DCT_MAT_Multiply_fu_147_C_0_we0;
wire   [2:0] grp_DCT_MAT_Multiply_fu_147_C_0_address1;
wire    grp_DCT_MAT_Multiply_fu_147_C_0_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_C_0_d1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_C_0_q1;
wire    grp_DCT_MAT_Multiply_fu_147_C_0_we1;
wire   [2:0] grp_DCT_MAT_Multiply_fu_147_C_1_address0;
wire    grp_DCT_MAT_Multiply_fu_147_C_1_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_C_1_d0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_C_1_q0;
wire    grp_DCT_MAT_Multiply_fu_147_C_1_we0;
wire   [2:0] grp_DCT_MAT_Multiply_fu_147_C_1_address1;
wire    grp_DCT_MAT_Multiply_fu_147_C_1_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_C_1_d1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_C_1_q1;
wire    grp_DCT_MAT_Multiply_fu_147_C_1_we1;
wire   [2:0] grp_DCT_MAT_Multiply_fu_147_C_2_address0;
wire    grp_DCT_MAT_Multiply_fu_147_C_2_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_C_2_d0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_C_2_q0;
wire    grp_DCT_MAT_Multiply_fu_147_C_2_we0;
wire   [2:0] grp_DCT_MAT_Multiply_fu_147_C_2_address1;
wire    grp_DCT_MAT_Multiply_fu_147_C_2_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_C_2_d1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_C_2_q1;
wire    grp_DCT_MAT_Multiply_fu_147_C_2_we1;
wire   [2:0] grp_DCT_MAT_Multiply_fu_147_C_3_address0;
wire    grp_DCT_MAT_Multiply_fu_147_C_3_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_C_3_d0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_C_3_q0;
wire    grp_DCT_MAT_Multiply_fu_147_C_3_we0;
wire   [2:0] grp_DCT_MAT_Multiply_fu_147_C_3_address1;
wire    grp_DCT_MAT_Multiply_fu_147_C_3_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_C_3_d1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_C_3_q1;
wire    grp_DCT_MAT_Multiply_fu_147_C_3_we1;
wire   [2:0] grp_DCT_MAT_Multiply_fu_147_C_4_address0;
wire    grp_DCT_MAT_Multiply_fu_147_C_4_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_C_4_d0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_C_4_q0;
wire    grp_DCT_MAT_Multiply_fu_147_C_4_we0;
wire   [2:0] grp_DCT_MAT_Multiply_fu_147_C_4_address1;
wire    grp_DCT_MAT_Multiply_fu_147_C_4_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_C_4_d1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_C_4_q1;
wire    grp_DCT_MAT_Multiply_fu_147_C_4_we1;
wire   [2:0] grp_DCT_MAT_Multiply_fu_147_C_5_address0;
wire    grp_DCT_MAT_Multiply_fu_147_C_5_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_C_5_d0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_C_5_q0;
wire    grp_DCT_MAT_Multiply_fu_147_C_5_we0;
wire   [2:0] grp_DCT_MAT_Multiply_fu_147_C_5_address1;
wire    grp_DCT_MAT_Multiply_fu_147_C_5_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_C_5_d1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_C_5_q1;
wire    grp_DCT_MAT_Multiply_fu_147_C_5_we1;
wire   [2:0] grp_DCT_MAT_Multiply_fu_147_C_6_address0;
wire    grp_DCT_MAT_Multiply_fu_147_C_6_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_C_6_d0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_C_6_q0;
wire    grp_DCT_MAT_Multiply_fu_147_C_6_we0;
wire   [2:0] grp_DCT_MAT_Multiply_fu_147_C_6_address1;
wire    grp_DCT_MAT_Multiply_fu_147_C_6_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_C_6_d1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_C_6_q1;
wire    grp_DCT_MAT_Multiply_fu_147_C_6_we1;
wire   [2:0] grp_DCT_MAT_Multiply_fu_147_C_7_address0;
wire    grp_DCT_MAT_Multiply_fu_147_C_7_ce0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_C_7_d0;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_C_7_q0;
wire    grp_DCT_MAT_Multiply_fu_147_C_7_we0;
wire   [2:0] grp_DCT_MAT_Multiply_fu_147_C_7_address1;
wire    grp_DCT_MAT_Multiply_fu_147_C_7_ce1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_C_7_d1;
wire   [31:0] grp_DCT_MAT_Multiply_fu_147_C_7_q1;
wire    grp_DCT_MAT_Multiply_fu_147_C_7_we1;
wire    grp_DCT_MAT_Multiply_fu_147_B_pipo_status;
wire    grp_DCT_MAT_Multiply_fu_147_B_pipo_update;
wire    grp_DCT_MAT_Multiply_fu_147_ap_done;
wire    grp_DCT_MAT_Multiply_fu_147_ap_start;
wire    grp_DCT_MAT_Multiply_fu_147_ap_idle;
wire    grp_DCT_MAT_Multiply_fu_147_ap_ready;
wire    grp_DCT_Quant_fu_193_ap_start;
wire    grp_DCT_Quant_fu_193_ap_done;
wire    grp_DCT_Quant_fu_193_ap_idle;
wire    grp_DCT_Quant_fu_193_ap_ready;
wire   [5:0] grp_DCT_Quant_fu_193_X_address0;
wire    grp_DCT_Quant_fu_193_X_ce0;
reg   [31:0] grp_DCT_Quant_fu_193_X_q0;
reg   [0:0] grp_DCT_Quant_fu_193_function_r;
wire   [5:0] grp_DCT_Quant_fu_193_Y_address0;
wire    grp_DCT_Quant_fu_193_Y_ce0;
wire    grp_DCT_Quant_fu_193_Y_we0;
wire   [31:0] grp_DCT_Quant_fu_193_Y_d0;
reg    grp_DCT_MAT_Multiply_1_fu_109_ap_start_ap_start_reg = 1'b0;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_721;
reg    ap_reg_startack_grp_DCT_MAT_Multiply_1_fu_109_ap_ready = 1'b0;
reg    ap_sig_startack_grp_DCT_MAT_Multiply_1_fu_109_ap_ready;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_733;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_755;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_763;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_783;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_bdd_791;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_bdd_805;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_bdd_813;
reg    grp_DCT_MAT_Multiply_fu_147_ap_start_ap_start_reg = 1'b0;
reg    ap_reg_startack_grp_DCT_MAT_Multiply_fu_147_ap_ready = 1'b0;
reg    ap_sig_startack_grp_DCT_MAT_Multiply_fu_147_ap_ready;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_837;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_859;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_bdd_876;
reg    grp_DCT_Quant_fu_193_ap_start_ap_start_reg = 1'b0;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_bdd_915;
reg   [12:0] ap_NS_fsm;


DCT_Block_proc1_T_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
T_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( T_0_address0 ),
    .ce0( T_0_ce0 ),
    .q0( T_0_q0 ),
    .address1( T_0_address1 ),
    .ce1( T_0_ce1 ),
    .q1( T_0_q1 )
);

DCT_Block_proc1_T_1 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
T_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( T_1_address0 ),
    .ce0( T_1_ce0 ),
    .q0( T_1_q0 ),
    .address1( T_1_address1 ),
    .ce1( T_1_ce1 ),
    .q1( T_1_q1 )
);

DCT_Block_proc1_T_2 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
T_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( T_2_address0 ),
    .ce0( T_2_ce0 ),
    .q0( T_2_q0 ),
    .address1( T_2_address1 ),
    .ce1( T_2_ce1 ),
    .q1( T_2_q1 )
);

DCT_Block_proc1_T_3 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
T_3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( T_3_address0 ),
    .ce0( T_3_ce0 ),
    .q0( T_3_q0 ),
    .address1( T_3_address1 ),
    .ce1( T_3_ce1 ),
    .q1( T_3_q1 )
);

DCT_Block_proc1_T_4 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
T_4_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( T_4_address0 ),
    .ce0( T_4_ce0 ),
    .q0( T_4_q0 ),
    .address1( T_4_address1 ),
    .ce1( T_4_ce1 ),
    .q1( T_4_q1 )
);

DCT_Block_proc1_T_5 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
T_5_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( T_5_address0 ),
    .ce0( T_5_ce0 ),
    .q0( T_5_q0 ),
    .address1( T_5_address1 ),
    .ce1( T_5_ce1 ),
    .q1( T_5_q1 )
);

DCT_Block_proc1_T_6 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
T_6_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( T_6_address0 ),
    .ce0( T_6_ce0 ),
    .q0( T_6_q0 ),
    .address1( T_6_address1 ),
    .ce1( T_6_ce1 ),
    .q1( T_6_q1 )
);

DCT_Block_proc1_T_7 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
T_7_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( T_7_address0 ),
    .ce0( T_7_ce0 ),
    .q0( T_7_q0 ),
    .address1( T_7_address1 ),
    .ce1( T_7_ce1 ),
    .q1( T_7_q1 )
);

DCT_Block_proc1_Tinv_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
Tinv_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( Tinv_0_address0 ),
    .ce0( Tinv_0_ce0 ),
    .q0( Tinv_0_q0 ),
    .address1( Tinv_0_address1 ),
    .ce1( Tinv_0_ce1 ),
    .q1( Tinv_0_q1 )
);

DCT_Block_proc1_Tinv_1 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
Tinv_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( Tinv_1_address0 ),
    .ce0( Tinv_1_ce0 ),
    .q0( Tinv_1_q0 ),
    .address1( Tinv_1_address1 ),
    .ce1( Tinv_1_ce1 ),
    .q1( Tinv_1_q1 )
);

DCT_Block_proc1_Tinv_2 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
Tinv_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( Tinv_2_address0 ),
    .ce0( Tinv_2_ce0 ),
    .q0( Tinv_2_q0 ),
    .address1( Tinv_2_address1 ),
    .ce1( Tinv_2_ce1 ),
    .q1( Tinv_2_q1 )
);

DCT_Block_proc1_Tinv_3 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
Tinv_3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( Tinv_3_address0 ),
    .ce0( Tinv_3_ce0 ),
    .q0( Tinv_3_q0 ),
    .address1( Tinv_3_address1 ),
    .ce1( Tinv_3_ce1 ),
    .q1( Tinv_3_q1 )
);

DCT_Block_proc1_Tinv_4 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
Tinv_4_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( Tinv_4_address0 ),
    .ce0( Tinv_4_ce0 ),
    .q0( Tinv_4_q0 ),
    .address1( Tinv_4_address1 ),
    .ce1( Tinv_4_ce1 ),
    .q1( Tinv_4_q1 )
);

DCT_Block_proc1_Tinv_5 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
Tinv_5_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( Tinv_5_address0 ),
    .ce0( Tinv_5_ce0 ),
    .q0( Tinv_5_q0 ),
    .address1( Tinv_5_address1 ),
    .ce1( Tinv_5_ce1 ),
    .q1( Tinv_5_q1 )
);

DCT_Block_proc1_Tinv_6 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
Tinv_6_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( Tinv_6_address0 ),
    .ce0( Tinv_6_ce0 ),
    .q0( Tinv_6_q0 ),
    .address1( Tinv_6_address1 ),
    .ce1( Tinv_6_ce1 ),
    .q1( Tinv_6_q1 )
);

DCT_Block_proc1_Tinv_7 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
Tinv_7_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( Tinv_7_address0 ),
    .ce0( Tinv_7_ce0 ),
    .q0( Tinv_7_q0 ),
    .address1( Tinv_7_address1 ),
    .ce1( Tinv_7_ce1 ),
    .q1( Tinv_7_q1 )
);

DCT_Block_proc1_Xmat2 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
Xmat2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( Xmat2_address0 ),
    .ce0( Xmat2_ce0 ),
    .we0( Xmat2_we0 ),
    .d0( Xmat2_d0 ),
    .q0( Xmat2_q0 )
);

DCT_Block_proc1_temp_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
temp_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( temp_0_address0 ),
    .ce0( temp_0_ce0 ),
    .we0( temp_0_we0 ),
    .d0( temp_0_d0 ),
    .q0( temp_0_q0 ),
    .address1( temp_0_address1 ),
    .ce1( temp_0_ce1 ),
    .q1( temp_0_q1 )
);

DCT_Block_proc1_temp_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
temp_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( temp_1_address0 ),
    .ce0( temp_1_ce0 ),
    .we0( temp_1_we0 ),
    .d0( temp_1_d0 ),
    .q0( temp_1_q0 ),
    .address1( temp_1_address1 ),
    .ce1( temp_1_ce1 ),
    .q1( temp_1_q1 )
);

DCT_Block_proc1_temp_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
temp_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( temp_2_address0 ),
    .ce0( temp_2_ce0 ),
    .we0( temp_2_we0 ),
    .d0( temp_2_d0 ),
    .q0( temp_2_q0 ),
    .address1( temp_2_address1 ),
    .ce1( temp_2_ce1 ),
    .q1( temp_2_q1 )
);

DCT_Block_proc1_temp_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
temp_3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( temp_3_address0 ),
    .ce0( temp_3_ce0 ),
    .we0( temp_3_we0 ),
    .d0( temp_3_d0 ),
    .q0( temp_3_q0 ),
    .address1( temp_3_address1 ),
    .ce1( temp_3_ce1 ),
    .q1( temp_3_q1 )
);

DCT_Block_proc1_temp_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
temp_4_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( temp_4_address0 ),
    .ce0( temp_4_ce0 ),
    .we0( temp_4_we0 ),
    .d0( temp_4_d0 ),
    .q0( temp_4_q0 ),
    .address1( temp_4_address1 ),
    .ce1( temp_4_ce1 ),
    .q1( temp_4_q1 )
);

DCT_Block_proc1_temp_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
temp_5_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( temp_5_address0 ),
    .ce0( temp_5_ce0 ),
    .we0( temp_5_we0 ),
    .d0( temp_5_d0 ),
    .q0( temp_5_q0 ),
    .address1( temp_5_address1 ),
    .ce1( temp_5_ce1 ),
    .q1( temp_5_q1 )
);

DCT_Block_proc1_temp_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
temp_6_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( temp_6_address0 ),
    .ce0( temp_6_ce0 ),
    .we0( temp_6_we0 ),
    .d0( temp_6_d0 ),
    .q0( temp_6_q0 ),
    .address1( temp_6_address1 ),
    .ce1( temp_6_ce1 ),
    .q1( temp_6_q1 )
);

DCT_Block_proc1_temp_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
temp_7_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( temp_7_address0 ),
    .ce0( temp_7_ce0 ),
    .we0( temp_7_we0 ),
    .d0( temp_7_d0 ),
    .q0( temp_7_q0 ),
    .address1( temp_7_address1 ),
    .ce1( temp_7_ce1 ),
    .q1( temp_7_q1 )
);

DCT_MAT_Multiply_1 grp_DCT_MAT_Multiply_1_fu_109(
    .A_address0( grp_DCT_MAT_Multiply_1_fu_109_A_address0 ),
    .A_ce0( grp_DCT_MAT_Multiply_1_fu_109_A_ce0 ),
    .A_d0( grp_DCT_MAT_Multiply_1_fu_109_A_d0 ),
    .A_q0( grp_DCT_MAT_Multiply_1_fu_109_A_q0 ),
    .A_we0( grp_DCT_MAT_Multiply_1_fu_109_A_we0 ),
    .A_address1( grp_DCT_MAT_Multiply_1_fu_109_A_address1 ),
    .A_ce1( grp_DCT_MAT_Multiply_1_fu_109_A_ce1 ),
    .A_d1( grp_DCT_MAT_Multiply_1_fu_109_A_d1 ),
    .A_q1( grp_DCT_MAT_Multiply_1_fu_109_A_q1 ),
    .A_we1( grp_DCT_MAT_Multiply_1_fu_109_A_we1 ),
    .A1_address0( grp_DCT_MAT_Multiply_1_fu_109_A1_address0 ),
    .A1_ce0( grp_DCT_MAT_Multiply_1_fu_109_A1_ce0 ),
    .A1_d0( grp_DCT_MAT_Multiply_1_fu_109_A1_d0 ),
    .A1_q0( grp_DCT_MAT_Multiply_1_fu_109_A1_q0 ),
    .A1_we0( grp_DCT_MAT_Multiply_1_fu_109_A1_we0 ),
    .A1_address1( grp_DCT_MAT_Multiply_1_fu_109_A1_address1 ),
    .A1_ce1( grp_DCT_MAT_Multiply_1_fu_109_A1_ce1 ),
    .A1_d1( grp_DCT_MAT_Multiply_1_fu_109_A1_d1 ),
    .A1_q1( grp_DCT_MAT_Multiply_1_fu_109_A1_q1 ),
    .A1_we1( grp_DCT_MAT_Multiply_1_fu_109_A1_we1 ),
    .A2_address0( grp_DCT_MAT_Multiply_1_fu_109_A2_address0 ),
    .A2_ce0( grp_DCT_MAT_Multiply_1_fu_109_A2_ce0 ),
    .A2_d0( grp_DCT_MAT_Multiply_1_fu_109_A2_d0 ),
    .A2_q0( grp_DCT_MAT_Multiply_1_fu_109_A2_q0 ),
    .A2_we0( grp_DCT_MAT_Multiply_1_fu_109_A2_we0 ),
    .A2_address1( grp_DCT_MAT_Multiply_1_fu_109_A2_address1 ),
    .A2_ce1( grp_DCT_MAT_Multiply_1_fu_109_A2_ce1 ),
    .A2_d1( grp_DCT_MAT_Multiply_1_fu_109_A2_d1 ),
    .A2_q1( grp_DCT_MAT_Multiply_1_fu_109_A2_q1 ),
    .A2_we1( grp_DCT_MAT_Multiply_1_fu_109_A2_we1 ),
    .A3_address0( grp_DCT_MAT_Multiply_1_fu_109_A3_address0 ),
    .A3_ce0( grp_DCT_MAT_Multiply_1_fu_109_A3_ce0 ),
    .A3_d0( grp_DCT_MAT_Multiply_1_fu_109_A3_d0 ),
    .A3_q0( grp_DCT_MAT_Multiply_1_fu_109_A3_q0 ),
    .A3_we0( grp_DCT_MAT_Multiply_1_fu_109_A3_we0 ),
    .A3_address1( grp_DCT_MAT_Multiply_1_fu_109_A3_address1 ),
    .A3_ce1( grp_DCT_MAT_Multiply_1_fu_109_A3_ce1 ),
    .A3_d1( grp_DCT_MAT_Multiply_1_fu_109_A3_d1 ),
    .A3_q1( grp_DCT_MAT_Multiply_1_fu_109_A3_q1 ),
    .A3_we1( grp_DCT_MAT_Multiply_1_fu_109_A3_we1 ),
    .A4_address0( grp_DCT_MAT_Multiply_1_fu_109_A4_address0 ),
    .A4_ce0( grp_DCT_MAT_Multiply_1_fu_109_A4_ce0 ),
    .A4_d0( grp_DCT_MAT_Multiply_1_fu_109_A4_d0 ),
    .A4_q0( grp_DCT_MAT_Multiply_1_fu_109_A4_q0 ),
    .A4_we0( grp_DCT_MAT_Multiply_1_fu_109_A4_we0 ),
    .A4_address1( grp_DCT_MAT_Multiply_1_fu_109_A4_address1 ),
    .A4_ce1( grp_DCT_MAT_Multiply_1_fu_109_A4_ce1 ),
    .A4_d1( grp_DCT_MAT_Multiply_1_fu_109_A4_d1 ),
    .A4_q1( grp_DCT_MAT_Multiply_1_fu_109_A4_q1 ),
    .A4_we1( grp_DCT_MAT_Multiply_1_fu_109_A4_we1 ),
    .A5_address0( grp_DCT_MAT_Multiply_1_fu_109_A5_address0 ),
    .A5_ce0( grp_DCT_MAT_Multiply_1_fu_109_A5_ce0 ),
    .A5_d0( grp_DCT_MAT_Multiply_1_fu_109_A5_d0 ),
    .A5_q0( grp_DCT_MAT_Multiply_1_fu_109_A5_q0 ),
    .A5_we0( grp_DCT_MAT_Multiply_1_fu_109_A5_we0 ),
    .A5_address1( grp_DCT_MAT_Multiply_1_fu_109_A5_address1 ),
    .A5_ce1( grp_DCT_MAT_Multiply_1_fu_109_A5_ce1 ),
    .A5_d1( grp_DCT_MAT_Multiply_1_fu_109_A5_d1 ),
    .A5_q1( grp_DCT_MAT_Multiply_1_fu_109_A5_q1 ),
    .A5_we1( grp_DCT_MAT_Multiply_1_fu_109_A5_we1 ),
    .A6_address0( grp_DCT_MAT_Multiply_1_fu_109_A6_address0 ),
    .A6_ce0( grp_DCT_MAT_Multiply_1_fu_109_A6_ce0 ),
    .A6_d0( grp_DCT_MAT_Multiply_1_fu_109_A6_d0 ),
    .A6_q0( grp_DCT_MAT_Multiply_1_fu_109_A6_q0 ),
    .A6_we0( grp_DCT_MAT_Multiply_1_fu_109_A6_we0 ),
    .A6_address1( grp_DCT_MAT_Multiply_1_fu_109_A6_address1 ),
    .A6_ce1( grp_DCT_MAT_Multiply_1_fu_109_A6_ce1 ),
    .A6_d1( grp_DCT_MAT_Multiply_1_fu_109_A6_d1 ),
    .A6_q1( grp_DCT_MAT_Multiply_1_fu_109_A6_q1 ),
    .A6_we1( grp_DCT_MAT_Multiply_1_fu_109_A6_we1 ),
    .A7_address0( grp_DCT_MAT_Multiply_1_fu_109_A7_address0 ),
    .A7_ce0( grp_DCT_MAT_Multiply_1_fu_109_A7_ce0 ),
    .A7_d0( grp_DCT_MAT_Multiply_1_fu_109_A7_d0 ),
    .A7_q0( grp_DCT_MAT_Multiply_1_fu_109_A7_q0 ),
    .A7_we0( grp_DCT_MAT_Multiply_1_fu_109_A7_we0 ),
    .A7_address1( grp_DCT_MAT_Multiply_1_fu_109_A7_address1 ),
    .A7_ce1( grp_DCT_MAT_Multiply_1_fu_109_A7_ce1 ),
    .A7_d1( grp_DCT_MAT_Multiply_1_fu_109_A7_d1 ),
    .A7_q1( grp_DCT_MAT_Multiply_1_fu_109_A7_q1 ),
    .A7_we1( grp_DCT_MAT_Multiply_1_fu_109_A7_we1 ),
    .B_0_address0( grp_DCT_MAT_Multiply_1_fu_109_B_0_address0 ),
    .B_0_ce0( grp_DCT_MAT_Multiply_1_fu_109_B_0_ce0 ),
    .B_0_d0( grp_DCT_MAT_Multiply_1_fu_109_B_0_d0 ),
    .B_0_q0( grp_DCT_MAT_Multiply_1_fu_109_B_0_q0 ),
    .B_0_we0( grp_DCT_MAT_Multiply_1_fu_109_B_0_we0 ),
    .B_0_address1( grp_DCT_MAT_Multiply_1_fu_109_B_0_address1 ),
    .B_0_ce1( grp_DCT_MAT_Multiply_1_fu_109_B_0_ce1 ),
    .B_0_d1( grp_DCT_MAT_Multiply_1_fu_109_B_0_d1 ),
    .B_0_q1( grp_DCT_MAT_Multiply_1_fu_109_B_0_q1 ),
    .B_0_we1( grp_DCT_MAT_Multiply_1_fu_109_B_0_we1 ),
    .B_1_address0( grp_DCT_MAT_Multiply_1_fu_109_B_1_address0 ),
    .B_1_ce0( grp_DCT_MAT_Multiply_1_fu_109_B_1_ce0 ),
    .B_1_d0( grp_DCT_MAT_Multiply_1_fu_109_B_1_d0 ),
    .B_1_q0( grp_DCT_MAT_Multiply_1_fu_109_B_1_q0 ),
    .B_1_we0( grp_DCT_MAT_Multiply_1_fu_109_B_1_we0 ),
    .B_1_address1( grp_DCT_MAT_Multiply_1_fu_109_B_1_address1 ),
    .B_1_ce1( grp_DCT_MAT_Multiply_1_fu_109_B_1_ce1 ),
    .B_1_d1( grp_DCT_MAT_Multiply_1_fu_109_B_1_d1 ),
    .B_1_q1( grp_DCT_MAT_Multiply_1_fu_109_B_1_q1 ),
    .B_1_we1( grp_DCT_MAT_Multiply_1_fu_109_B_1_we1 ),
    .B_2_address0( grp_DCT_MAT_Multiply_1_fu_109_B_2_address0 ),
    .B_2_ce0( grp_DCT_MAT_Multiply_1_fu_109_B_2_ce0 ),
    .B_2_d0( grp_DCT_MAT_Multiply_1_fu_109_B_2_d0 ),
    .B_2_q0( grp_DCT_MAT_Multiply_1_fu_109_B_2_q0 ),
    .B_2_we0( grp_DCT_MAT_Multiply_1_fu_109_B_2_we0 ),
    .B_2_address1( grp_DCT_MAT_Multiply_1_fu_109_B_2_address1 ),
    .B_2_ce1( grp_DCT_MAT_Multiply_1_fu_109_B_2_ce1 ),
    .B_2_d1( grp_DCT_MAT_Multiply_1_fu_109_B_2_d1 ),
    .B_2_q1( grp_DCT_MAT_Multiply_1_fu_109_B_2_q1 ),
    .B_2_we1( grp_DCT_MAT_Multiply_1_fu_109_B_2_we1 ),
    .B_3_address0( grp_DCT_MAT_Multiply_1_fu_109_B_3_address0 ),
    .B_3_ce0( grp_DCT_MAT_Multiply_1_fu_109_B_3_ce0 ),
    .B_3_d0( grp_DCT_MAT_Multiply_1_fu_109_B_3_d0 ),
    .B_3_q0( grp_DCT_MAT_Multiply_1_fu_109_B_3_q0 ),
    .B_3_we0( grp_DCT_MAT_Multiply_1_fu_109_B_3_we0 ),
    .B_3_address1( grp_DCT_MAT_Multiply_1_fu_109_B_3_address1 ),
    .B_3_ce1( grp_DCT_MAT_Multiply_1_fu_109_B_3_ce1 ),
    .B_3_d1( grp_DCT_MAT_Multiply_1_fu_109_B_3_d1 ),
    .B_3_q1( grp_DCT_MAT_Multiply_1_fu_109_B_3_q1 ),
    .B_3_we1( grp_DCT_MAT_Multiply_1_fu_109_B_3_we1 ),
    .B_4_address0( grp_DCT_MAT_Multiply_1_fu_109_B_4_address0 ),
    .B_4_ce0( grp_DCT_MAT_Multiply_1_fu_109_B_4_ce0 ),
    .B_4_d0( grp_DCT_MAT_Multiply_1_fu_109_B_4_d0 ),
    .B_4_q0( grp_DCT_MAT_Multiply_1_fu_109_B_4_q0 ),
    .B_4_we0( grp_DCT_MAT_Multiply_1_fu_109_B_4_we0 ),
    .B_4_address1( grp_DCT_MAT_Multiply_1_fu_109_B_4_address1 ),
    .B_4_ce1( grp_DCT_MAT_Multiply_1_fu_109_B_4_ce1 ),
    .B_4_d1( grp_DCT_MAT_Multiply_1_fu_109_B_4_d1 ),
    .B_4_q1( grp_DCT_MAT_Multiply_1_fu_109_B_4_q1 ),
    .B_4_we1( grp_DCT_MAT_Multiply_1_fu_109_B_4_we1 ),
    .B_5_address0( grp_DCT_MAT_Multiply_1_fu_109_B_5_address0 ),
    .B_5_ce0( grp_DCT_MAT_Multiply_1_fu_109_B_5_ce0 ),
    .B_5_d0( grp_DCT_MAT_Multiply_1_fu_109_B_5_d0 ),
    .B_5_q0( grp_DCT_MAT_Multiply_1_fu_109_B_5_q0 ),
    .B_5_we0( grp_DCT_MAT_Multiply_1_fu_109_B_5_we0 ),
    .B_5_address1( grp_DCT_MAT_Multiply_1_fu_109_B_5_address1 ),
    .B_5_ce1( grp_DCT_MAT_Multiply_1_fu_109_B_5_ce1 ),
    .B_5_d1( grp_DCT_MAT_Multiply_1_fu_109_B_5_d1 ),
    .B_5_q1( grp_DCT_MAT_Multiply_1_fu_109_B_5_q1 ),
    .B_5_we1( grp_DCT_MAT_Multiply_1_fu_109_B_5_we1 ),
    .B_6_address0( grp_DCT_MAT_Multiply_1_fu_109_B_6_address0 ),
    .B_6_ce0( grp_DCT_MAT_Multiply_1_fu_109_B_6_ce0 ),
    .B_6_d0( grp_DCT_MAT_Multiply_1_fu_109_B_6_d0 ),
    .B_6_q0( grp_DCT_MAT_Multiply_1_fu_109_B_6_q0 ),
    .B_6_we0( grp_DCT_MAT_Multiply_1_fu_109_B_6_we0 ),
    .B_6_address1( grp_DCT_MAT_Multiply_1_fu_109_B_6_address1 ),
    .B_6_ce1( grp_DCT_MAT_Multiply_1_fu_109_B_6_ce1 ),
    .B_6_d1( grp_DCT_MAT_Multiply_1_fu_109_B_6_d1 ),
    .B_6_q1( grp_DCT_MAT_Multiply_1_fu_109_B_6_q1 ),
    .B_6_we1( grp_DCT_MAT_Multiply_1_fu_109_B_6_we1 ),
    .B_7_address0( grp_DCT_MAT_Multiply_1_fu_109_B_7_address0 ),
    .B_7_ce0( grp_DCT_MAT_Multiply_1_fu_109_B_7_ce0 ),
    .B_7_d0( grp_DCT_MAT_Multiply_1_fu_109_B_7_d0 ),
    .B_7_q0( grp_DCT_MAT_Multiply_1_fu_109_B_7_q0 ),
    .B_7_we0( grp_DCT_MAT_Multiply_1_fu_109_B_7_we0 ),
    .B_7_address1( grp_DCT_MAT_Multiply_1_fu_109_B_7_address1 ),
    .B_7_ce1( grp_DCT_MAT_Multiply_1_fu_109_B_7_ce1 ),
    .B_7_d1( grp_DCT_MAT_Multiply_1_fu_109_B_7_d1 ),
    .B_7_q1( grp_DCT_MAT_Multiply_1_fu_109_B_7_q1 ),
    .B_7_we1( grp_DCT_MAT_Multiply_1_fu_109_B_7_we1 ),
    .C_address0( grp_DCT_MAT_Multiply_1_fu_109_C_address0 ),
    .C_ce0( grp_DCT_MAT_Multiply_1_fu_109_C_ce0 ),
    .C_d0( grp_DCT_MAT_Multiply_1_fu_109_C_d0 ),
    .C_q0( grp_DCT_MAT_Multiply_1_fu_109_C_q0 ),
    .C_we0( grp_DCT_MAT_Multiply_1_fu_109_C_we0 ),
    .C_address1( grp_DCT_MAT_Multiply_1_fu_109_C_address1 ),
    .C_ce1( grp_DCT_MAT_Multiply_1_fu_109_C_ce1 ),
    .C_d1( grp_DCT_MAT_Multiply_1_fu_109_C_d1 ),
    .C_q1( grp_DCT_MAT_Multiply_1_fu_109_C_q1 ),
    .C_we1( grp_DCT_MAT_Multiply_1_fu_109_C_we1 ),
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .C_pipo_status( grp_DCT_MAT_Multiply_1_fu_109_C_pipo_status ),
    .C_pipo_update( grp_DCT_MAT_Multiply_1_fu_109_C_pipo_update ),
    .ap_done( grp_DCT_MAT_Multiply_1_fu_109_ap_done ),
    .ap_start( grp_DCT_MAT_Multiply_1_fu_109_ap_start ),
    .ap_idle( grp_DCT_MAT_Multiply_1_fu_109_ap_idle ),
    .ap_ready( grp_DCT_MAT_Multiply_1_fu_109_ap_ready )
);

DCT_MAT_Multiply grp_DCT_MAT_Multiply_fu_147(
    .A_0_address0( grp_DCT_MAT_Multiply_fu_147_A_0_address0 ),
    .A_0_ce0( grp_DCT_MAT_Multiply_fu_147_A_0_ce0 ),
    .A_0_d0( grp_DCT_MAT_Multiply_fu_147_A_0_d0 ),
    .A_0_q0( grp_DCT_MAT_Multiply_fu_147_A_0_q0 ),
    .A_0_we0( grp_DCT_MAT_Multiply_fu_147_A_0_we0 ),
    .A_0_address1( grp_DCT_MAT_Multiply_fu_147_A_0_address1 ),
    .A_0_ce1( grp_DCT_MAT_Multiply_fu_147_A_0_ce1 ),
    .A_0_d1( grp_DCT_MAT_Multiply_fu_147_A_0_d1 ),
    .A_0_q1( grp_DCT_MAT_Multiply_fu_147_A_0_q1 ),
    .A_0_we1( grp_DCT_MAT_Multiply_fu_147_A_0_we1 ),
    .A_1_address0( grp_DCT_MAT_Multiply_fu_147_A_1_address0 ),
    .A_1_ce0( grp_DCT_MAT_Multiply_fu_147_A_1_ce0 ),
    .A_1_d0( grp_DCT_MAT_Multiply_fu_147_A_1_d0 ),
    .A_1_q0( grp_DCT_MAT_Multiply_fu_147_A_1_q0 ),
    .A_1_we0( grp_DCT_MAT_Multiply_fu_147_A_1_we0 ),
    .A_1_address1( grp_DCT_MAT_Multiply_fu_147_A_1_address1 ),
    .A_1_ce1( grp_DCT_MAT_Multiply_fu_147_A_1_ce1 ),
    .A_1_d1( grp_DCT_MAT_Multiply_fu_147_A_1_d1 ),
    .A_1_q1( grp_DCT_MAT_Multiply_fu_147_A_1_q1 ),
    .A_1_we1( grp_DCT_MAT_Multiply_fu_147_A_1_we1 ),
    .A_2_address0( grp_DCT_MAT_Multiply_fu_147_A_2_address0 ),
    .A_2_ce0( grp_DCT_MAT_Multiply_fu_147_A_2_ce0 ),
    .A_2_d0( grp_DCT_MAT_Multiply_fu_147_A_2_d0 ),
    .A_2_q0( grp_DCT_MAT_Multiply_fu_147_A_2_q0 ),
    .A_2_we0( grp_DCT_MAT_Multiply_fu_147_A_2_we0 ),
    .A_2_address1( grp_DCT_MAT_Multiply_fu_147_A_2_address1 ),
    .A_2_ce1( grp_DCT_MAT_Multiply_fu_147_A_2_ce1 ),
    .A_2_d1( grp_DCT_MAT_Multiply_fu_147_A_2_d1 ),
    .A_2_q1( grp_DCT_MAT_Multiply_fu_147_A_2_q1 ),
    .A_2_we1( grp_DCT_MAT_Multiply_fu_147_A_2_we1 ),
    .A_3_address0( grp_DCT_MAT_Multiply_fu_147_A_3_address0 ),
    .A_3_ce0( grp_DCT_MAT_Multiply_fu_147_A_3_ce0 ),
    .A_3_d0( grp_DCT_MAT_Multiply_fu_147_A_3_d0 ),
    .A_3_q0( grp_DCT_MAT_Multiply_fu_147_A_3_q0 ),
    .A_3_we0( grp_DCT_MAT_Multiply_fu_147_A_3_we0 ),
    .A_3_address1( grp_DCT_MAT_Multiply_fu_147_A_3_address1 ),
    .A_3_ce1( grp_DCT_MAT_Multiply_fu_147_A_3_ce1 ),
    .A_3_d1( grp_DCT_MAT_Multiply_fu_147_A_3_d1 ),
    .A_3_q1( grp_DCT_MAT_Multiply_fu_147_A_3_q1 ),
    .A_3_we1( grp_DCT_MAT_Multiply_fu_147_A_3_we1 ),
    .A_4_address0( grp_DCT_MAT_Multiply_fu_147_A_4_address0 ),
    .A_4_ce0( grp_DCT_MAT_Multiply_fu_147_A_4_ce0 ),
    .A_4_d0( grp_DCT_MAT_Multiply_fu_147_A_4_d0 ),
    .A_4_q0( grp_DCT_MAT_Multiply_fu_147_A_4_q0 ),
    .A_4_we0( grp_DCT_MAT_Multiply_fu_147_A_4_we0 ),
    .A_4_address1( grp_DCT_MAT_Multiply_fu_147_A_4_address1 ),
    .A_4_ce1( grp_DCT_MAT_Multiply_fu_147_A_4_ce1 ),
    .A_4_d1( grp_DCT_MAT_Multiply_fu_147_A_4_d1 ),
    .A_4_q1( grp_DCT_MAT_Multiply_fu_147_A_4_q1 ),
    .A_4_we1( grp_DCT_MAT_Multiply_fu_147_A_4_we1 ),
    .A_5_address0( grp_DCT_MAT_Multiply_fu_147_A_5_address0 ),
    .A_5_ce0( grp_DCT_MAT_Multiply_fu_147_A_5_ce0 ),
    .A_5_d0( grp_DCT_MAT_Multiply_fu_147_A_5_d0 ),
    .A_5_q0( grp_DCT_MAT_Multiply_fu_147_A_5_q0 ),
    .A_5_we0( grp_DCT_MAT_Multiply_fu_147_A_5_we0 ),
    .A_5_address1( grp_DCT_MAT_Multiply_fu_147_A_5_address1 ),
    .A_5_ce1( grp_DCT_MAT_Multiply_fu_147_A_5_ce1 ),
    .A_5_d1( grp_DCT_MAT_Multiply_fu_147_A_5_d1 ),
    .A_5_q1( grp_DCT_MAT_Multiply_fu_147_A_5_q1 ),
    .A_5_we1( grp_DCT_MAT_Multiply_fu_147_A_5_we1 ),
    .A_6_address0( grp_DCT_MAT_Multiply_fu_147_A_6_address0 ),
    .A_6_ce0( grp_DCT_MAT_Multiply_fu_147_A_6_ce0 ),
    .A_6_d0( grp_DCT_MAT_Multiply_fu_147_A_6_d0 ),
    .A_6_q0( grp_DCT_MAT_Multiply_fu_147_A_6_q0 ),
    .A_6_we0( grp_DCT_MAT_Multiply_fu_147_A_6_we0 ),
    .A_6_address1( grp_DCT_MAT_Multiply_fu_147_A_6_address1 ),
    .A_6_ce1( grp_DCT_MAT_Multiply_fu_147_A_6_ce1 ),
    .A_6_d1( grp_DCT_MAT_Multiply_fu_147_A_6_d1 ),
    .A_6_q1( grp_DCT_MAT_Multiply_fu_147_A_6_q1 ),
    .A_6_we1( grp_DCT_MAT_Multiply_fu_147_A_6_we1 ),
    .A_7_address0( grp_DCT_MAT_Multiply_fu_147_A_7_address0 ),
    .A_7_ce0( grp_DCT_MAT_Multiply_fu_147_A_7_ce0 ),
    .A_7_d0( grp_DCT_MAT_Multiply_fu_147_A_7_d0 ),
    .A_7_q0( grp_DCT_MAT_Multiply_fu_147_A_7_q0 ),
    .A_7_we0( grp_DCT_MAT_Multiply_fu_147_A_7_we0 ),
    .A_7_address1( grp_DCT_MAT_Multiply_fu_147_A_7_address1 ),
    .A_7_ce1( grp_DCT_MAT_Multiply_fu_147_A_7_ce1 ),
    .A_7_d1( grp_DCT_MAT_Multiply_fu_147_A_7_d1 ),
    .A_7_q1( grp_DCT_MAT_Multiply_fu_147_A_7_q1 ),
    .A_7_we1( grp_DCT_MAT_Multiply_fu_147_A_7_we1 ),
    .B_address0( grp_DCT_MAT_Multiply_fu_147_B_address0 ),
    .B_ce0( grp_DCT_MAT_Multiply_fu_147_B_ce0 ),
    .B_d0( grp_DCT_MAT_Multiply_fu_147_B_d0 ),
    .B_q0( grp_DCT_MAT_Multiply_fu_147_B_q0 ),
    .B_we0( grp_DCT_MAT_Multiply_fu_147_B_we0 ),
    .B_address1( grp_DCT_MAT_Multiply_fu_147_B_address1 ),
    .B_ce1( grp_DCT_MAT_Multiply_fu_147_B_ce1 ),
    .B_d1( grp_DCT_MAT_Multiply_fu_147_B_d1 ),
    .B_q1( grp_DCT_MAT_Multiply_fu_147_B_q1 ),
    .B_we1( grp_DCT_MAT_Multiply_fu_147_B_we1 ),
    .C_0_address0( grp_DCT_MAT_Multiply_fu_147_C_0_address0 ),
    .C_0_ce0( grp_DCT_MAT_Multiply_fu_147_C_0_ce0 ),
    .C_0_d0( grp_DCT_MAT_Multiply_fu_147_C_0_d0 ),
    .C_0_q0( grp_DCT_MAT_Multiply_fu_147_C_0_q0 ),
    .C_0_we0( grp_DCT_MAT_Multiply_fu_147_C_0_we0 ),
    .C_0_address1( grp_DCT_MAT_Multiply_fu_147_C_0_address1 ),
    .C_0_ce1( grp_DCT_MAT_Multiply_fu_147_C_0_ce1 ),
    .C_0_d1( grp_DCT_MAT_Multiply_fu_147_C_0_d1 ),
    .C_0_q1( grp_DCT_MAT_Multiply_fu_147_C_0_q1 ),
    .C_0_we1( grp_DCT_MAT_Multiply_fu_147_C_0_we1 ),
    .C_1_address0( grp_DCT_MAT_Multiply_fu_147_C_1_address0 ),
    .C_1_ce0( grp_DCT_MAT_Multiply_fu_147_C_1_ce0 ),
    .C_1_d0( grp_DCT_MAT_Multiply_fu_147_C_1_d0 ),
    .C_1_q0( grp_DCT_MAT_Multiply_fu_147_C_1_q0 ),
    .C_1_we0( grp_DCT_MAT_Multiply_fu_147_C_1_we0 ),
    .C_1_address1( grp_DCT_MAT_Multiply_fu_147_C_1_address1 ),
    .C_1_ce1( grp_DCT_MAT_Multiply_fu_147_C_1_ce1 ),
    .C_1_d1( grp_DCT_MAT_Multiply_fu_147_C_1_d1 ),
    .C_1_q1( grp_DCT_MAT_Multiply_fu_147_C_1_q1 ),
    .C_1_we1( grp_DCT_MAT_Multiply_fu_147_C_1_we1 ),
    .C_2_address0( grp_DCT_MAT_Multiply_fu_147_C_2_address0 ),
    .C_2_ce0( grp_DCT_MAT_Multiply_fu_147_C_2_ce0 ),
    .C_2_d0( grp_DCT_MAT_Multiply_fu_147_C_2_d0 ),
    .C_2_q0( grp_DCT_MAT_Multiply_fu_147_C_2_q0 ),
    .C_2_we0( grp_DCT_MAT_Multiply_fu_147_C_2_we0 ),
    .C_2_address1( grp_DCT_MAT_Multiply_fu_147_C_2_address1 ),
    .C_2_ce1( grp_DCT_MAT_Multiply_fu_147_C_2_ce1 ),
    .C_2_d1( grp_DCT_MAT_Multiply_fu_147_C_2_d1 ),
    .C_2_q1( grp_DCT_MAT_Multiply_fu_147_C_2_q1 ),
    .C_2_we1( grp_DCT_MAT_Multiply_fu_147_C_2_we1 ),
    .C_3_address0( grp_DCT_MAT_Multiply_fu_147_C_3_address0 ),
    .C_3_ce0( grp_DCT_MAT_Multiply_fu_147_C_3_ce0 ),
    .C_3_d0( grp_DCT_MAT_Multiply_fu_147_C_3_d0 ),
    .C_3_q0( grp_DCT_MAT_Multiply_fu_147_C_3_q0 ),
    .C_3_we0( grp_DCT_MAT_Multiply_fu_147_C_3_we0 ),
    .C_3_address1( grp_DCT_MAT_Multiply_fu_147_C_3_address1 ),
    .C_3_ce1( grp_DCT_MAT_Multiply_fu_147_C_3_ce1 ),
    .C_3_d1( grp_DCT_MAT_Multiply_fu_147_C_3_d1 ),
    .C_3_q1( grp_DCT_MAT_Multiply_fu_147_C_3_q1 ),
    .C_3_we1( grp_DCT_MAT_Multiply_fu_147_C_3_we1 ),
    .C_4_address0( grp_DCT_MAT_Multiply_fu_147_C_4_address0 ),
    .C_4_ce0( grp_DCT_MAT_Multiply_fu_147_C_4_ce0 ),
    .C_4_d0( grp_DCT_MAT_Multiply_fu_147_C_4_d0 ),
    .C_4_q0( grp_DCT_MAT_Multiply_fu_147_C_4_q0 ),
    .C_4_we0( grp_DCT_MAT_Multiply_fu_147_C_4_we0 ),
    .C_4_address1( grp_DCT_MAT_Multiply_fu_147_C_4_address1 ),
    .C_4_ce1( grp_DCT_MAT_Multiply_fu_147_C_4_ce1 ),
    .C_4_d1( grp_DCT_MAT_Multiply_fu_147_C_4_d1 ),
    .C_4_q1( grp_DCT_MAT_Multiply_fu_147_C_4_q1 ),
    .C_4_we1( grp_DCT_MAT_Multiply_fu_147_C_4_we1 ),
    .C_5_address0( grp_DCT_MAT_Multiply_fu_147_C_5_address0 ),
    .C_5_ce0( grp_DCT_MAT_Multiply_fu_147_C_5_ce0 ),
    .C_5_d0( grp_DCT_MAT_Multiply_fu_147_C_5_d0 ),
    .C_5_q0( grp_DCT_MAT_Multiply_fu_147_C_5_q0 ),
    .C_5_we0( grp_DCT_MAT_Multiply_fu_147_C_5_we0 ),
    .C_5_address1( grp_DCT_MAT_Multiply_fu_147_C_5_address1 ),
    .C_5_ce1( grp_DCT_MAT_Multiply_fu_147_C_5_ce1 ),
    .C_5_d1( grp_DCT_MAT_Multiply_fu_147_C_5_d1 ),
    .C_5_q1( grp_DCT_MAT_Multiply_fu_147_C_5_q1 ),
    .C_5_we1( grp_DCT_MAT_Multiply_fu_147_C_5_we1 ),
    .C_6_address0( grp_DCT_MAT_Multiply_fu_147_C_6_address0 ),
    .C_6_ce0( grp_DCT_MAT_Multiply_fu_147_C_6_ce0 ),
    .C_6_d0( grp_DCT_MAT_Multiply_fu_147_C_6_d0 ),
    .C_6_q0( grp_DCT_MAT_Multiply_fu_147_C_6_q0 ),
    .C_6_we0( grp_DCT_MAT_Multiply_fu_147_C_6_we0 ),
    .C_6_address1( grp_DCT_MAT_Multiply_fu_147_C_6_address1 ),
    .C_6_ce1( grp_DCT_MAT_Multiply_fu_147_C_6_ce1 ),
    .C_6_d1( grp_DCT_MAT_Multiply_fu_147_C_6_d1 ),
    .C_6_q1( grp_DCT_MAT_Multiply_fu_147_C_6_q1 ),
    .C_6_we1( grp_DCT_MAT_Multiply_fu_147_C_6_we1 ),
    .C_7_address0( grp_DCT_MAT_Multiply_fu_147_C_7_address0 ),
    .C_7_ce0( grp_DCT_MAT_Multiply_fu_147_C_7_ce0 ),
    .C_7_d0( grp_DCT_MAT_Multiply_fu_147_C_7_d0 ),
    .C_7_q0( grp_DCT_MAT_Multiply_fu_147_C_7_q0 ),
    .C_7_we0( grp_DCT_MAT_Multiply_fu_147_C_7_we0 ),
    .C_7_address1( grp_DCT_MAT_Multiply_fu_147_C_7_address1 ),
    .C_7_ce1( grp_DCT_MAT_Multiply_fu_147_C_7_ce1 ),
    .C_7_d1( grp_DCT_MAT_Multiply_fu_147_C_7_d1 ),
    .C_7_q1( grp_DCT_MAT_Multiply_fu_147_C_7_q1 ),
    .C_7_we1( grp_DCT_MAT_Multiply_fu_147_C_7_we1 ),
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .B_pipo_status( grp_DCT_MAT_Multiply_fu_147_B_pipo_status ),
    .B_pipo_update( grp_DCT_MAT_Multiply_fu_147_B_pipo_update ),
    .ap_done( grp_DCT_MAT_Multiply_fu_147_ap_done ),
    .ap_start( grp_DCT_MAT_Multiply_fu_147_ap_start ),
    .ap_idle( grp_DCT_MAT_Multiply_fu_147_ap_idle ),
    .ap_ready( grp_DCT_MAT_Multiply_fu_147_ap_ready )
);

DCT_Quant grp_DCT_Quant_fu_193(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_DCT_Quant_fu_193_ap_start ),
    .ap_done( grp_DCT_Quant_fu_193_ap_done ),
    .ap_idle( grp_DCT_Quant_fu_193_ap_idle ),
    .ap_ready( grp_DCT_Quant_fu_193_ap_ready ),
    .X_address0( grp_DCT_Quant_fu_193_X_address0 ),
    .X_ce0( grp_DCT_Quant_fu_193_X_ce0 ),
    .X_q0( grp_DCT_Quant_fu_193_X_q0 ),
    .function_r( grp_DCT_Quant_fu_193_function_r ),
    .Y_address0( grp_DCT_Quant_fu_193_Y_address0 ),
    .Y_ce0( grp_DCT_Quant_fu_193_Y_ce0 ),
    .Y_we0( grp_DCT_Quant_fu_193_Y_we0 ),
    .Y_d0( grp_DCT_Quant_fu_193_Y_d0 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_0 == grp_DCT_MAT_Multiply_1_fu_109_ap_done)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_0 == grp_DCT_Quant_fu_193_ap_done))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_startack_grp_DCT_MAT_Multiply_1_fu_109_ap_ready assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_startack_grp_DCT_MAT_Multiply_1_fu_109_ap_ready
    if (ap_rst == 1'b1) begin
        ap_reg_startack_grp_DCT_MAT_Multiply_1_fu_109_ap_ready <= ap_const_logic_0;
    end else begin
        if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_0 == grp_DCT_MAT_Multiply_fu_147_ap_done)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_0 == grp_DCT_MAT_Multiply_1_fu_109_ap_done)))) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_0 == grp_DCT_MAT_Multiply_1_fu_109_ap_done)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_0 == grp_DCT_Quant_fu_193_ap_done)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) & ~(ap_const_logic_0 == grp_DCT_MAT_Multiply_1_fu_109_ap_done)) | (~(ap_const_logic_0 == grp_DCT_MAT_Multiply_1_fu_109_ap_done) & (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12)))) begin
            ap_reg_startack_grp_DCT_MAT_Multiply_1_fu_109_ap_ready <= ap_const_logic_0;
        end else if ((((ap_const_logic_1 == grp_DCT_MAT_Multiply_1_fu_109_ap_ready) & (p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((ap_const_logic_1 == grp_DCT_MAT_Multiply_1_fu_109_ap_ready) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | ((ap_const_logic_1 == grp_DCT_MAT_Multiply_1_fu_109_ap_ready) & (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) | ((ap_const_logic_1 == grp_DCT_MAT_Multiply_1_fu_109_ap_ready) & (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12)))) begin
            ap_reg_startack_grp_DCT_MAT_Multiply_1_fu_109_ap_ready <= ap_const_logic_1;
        end
    end
end

/// ap_reg_startack_grp_DCT_MAT_Multiply_fu_147_ap_ready assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_startack_grp_DCT_MAT_Multiply_fu_147_ap_ready
    if (ap_rst == 1'b1) begin
        ap_reg_startack_grp_DCT_MAT_Multiply_fu_147_ap_ready <= ap_const_logic_0;
    end else begin
        if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_0 == grp_DCT_Quant_fu_193_ap_done)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_0 == grp_DCT_MAT_Multiply_fu_147_ap_done)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(ap_const_logic_0 == grp_DCT_MAT_Multiply_fu_147_ap_done)) | (~(ap_const_logic_0 == grp_DCT_MAT_Multiply_fu_147_ap_done) & (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5) & ~(((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_0 == grp_DCT_MAT_Multiply_fu_147_ap_done)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_0 == grp_DCT_MAT_Multiply_1_fu_109_ap_done)))))) begin
            ap_reg_startack_grp_DCT_MAT_Multiply_fu_147_ap_ready <= ap_const_logic_0;
        end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == grp_DCT_MAT_Multiply_fu_147_ap_ready) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | ((ap_const_logic_1 == grp_DCT_MAT_Multiply_fu_147_ap_ready) & (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) | ((ap_const_logic_1 == grp_DCT_MAT_Multiply_fu_147_ap_ready) & (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == grp_DCT_MAT_Multiply_fu_147_ap_ready)))) begin
            ap_reg_startack_grp_DCT_MAT_Multiply_fu_147_ap_ready <= ap_const_logic_1;
        end
    end
end

/// grp_DCT_MAT_Multiply_1_fu_109_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_DCT_MAT_Multiply_1_fu_109_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_DCT_MAT_Multiply_1_fu_109_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (p_read_127_read_fu_102_p2 == ap_const_lv32_4)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_logic_0 == ap_sig_startack_grp_DCT_MAT_Multiply_1_fu_109_ap_ready)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_0 == ap_sig_startack_grp_DCT_MAT_Multiply_1_fu_109_ap_ready) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | ((ap_const_logic_0 == ap_sig_startack_grp_DCT_MAT_Multiply_1_fu_109_ap_ready) & (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) | (ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) | ((ap_const_logic_0 == ap_sig_startack_grp_DCT_MAT_Multiply_1_fu_109_ap_ready) & (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12)))) begin
            grp_DCT_MAT_Multiply_1_fu_109_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_DCT_MAT_Multiply_1_fu_109_ap_ready)) begin
            grp_DCT_MAT_Multiply_1_fu_109_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// grp_DCT_MAT_Multiply_fu_147_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_DCT_MAT_Multiply_fu_147_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_DCT_MAT_Multiply_fu_147_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_234 & (p_read_127_read_fu_102_p2 == ap_const_lv32_4)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_logic_0 == ap_sig_startack_grp_DCT_MAT_Multiply_fu_147_ap_ready)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_234 & (p_read_127_read_fu_102_p2 == ap_const_lv32_3)) | ((ap_const_logic_0 == ap_sig_startack_grp_DCT_MAT_Multiply_fu_147_ap_ready) & (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_234 & (ap_const_lv32_0 == p_read_127_read_fu_102_p2)) | ((ap_const_logic_0 == ap_sig_startack_grp_DCT_MAT_Multiply_fu_147_ap_ready) & (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_0 == ap_sig_startack_grp_DCT_MAT_Multiply_fu_147_ap_ready)))) begin
            grp_DCT_MAT_Multiply_fu_147_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_DCT_MAT_Multiply_fu_147_ap_ready)) begin
            grp_DCT_MAT_Multiply_fu_147_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// grp_DCT_Quant_fu_193_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_DCT_Quant_fu_193_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_DCT_Quant_fu_193_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_234 & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_234 & (p_read_127_read_fu_102_p2 == ap_const_lv32_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_234 & (p_read_127_read_fu_102_p2 == ap_const_lv32_1)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)))) begin
            grp_DCT_Quant_fu_193_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_DCT_Quant_fu_193_ap_ready)) begin
            grp_DCT_Quant_fu_193_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// T_0_address0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_B_0_address0 or grp_DCT_MAT_Multiply_fu_147_A_0_address0 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        T_0_address0 = grp_DCT_MAT_Multiply_fu_147_A_0_address0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8))) begin
        T_0_address0 = grp_DCT_MAT_Multiply_1_fu_109_B_0_address0;
    end else begin
        T_0_address0 = 'bx;
    end
end

/// T_0_ce0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_B_0_ce0 or grp_DCT_MAT_Multiply_fu_147_A_0_ce0 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        T_0_ce0 = grp_DCT_MAT_Multiply_fu_147_A_0_ce0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8))) begin
        T_0_ce0 = grp_DCT_MAT_Multiply_1_fu_109_B_0_ce0;
    end else begin
        T_0_ce0 = ap_const_logic_0;
    end
end

/// T_0_ce1 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_fu_147_A_0_ce1 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        T_0_ce1 = grp_DCT_MAT_Multiply_fu_147_A_0_ce1;
    end else begin
        T_0_ce1 = ap_const_logic_0;
    end
end

/// T_1_address0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_B_1_address0 or grp_DCT_MAT_Multiply_fu_147_A_1_address0 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        T_1_address0 = grp_DCT_MAT_Multiply_fu_147_A_1_address0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8))) begin
        T_1_address0 = grp_DCT_MAT_Multiply_1_fu_109_B_1_address0;
    end else begin
        T_1_address0 = 'bx;
    end
end

/// T_1_ce0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_B_1_ce0 or grp_DCT_MAT_Multiply_fu_147_A_1_ce0 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        T_1_ce0 = grp_DCT_MAT_Multiply_fu_147_A_1_ce0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8))) begin
        T_1_ce0 = grp_DCT_MAT_Multiply_1_fu_109_B_1_ce0;
    end else begin
        T_1_ce0 = ap_const_logic_0;
    end
end

/// T_1_ce1 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_fu_147_A_1_ce1 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        T_1_ce1 = grp_DCT_MAT_Multiply_fu_147_A_1_ce1;
    end else begin
        T_1_ce1 = ap_const_logic_0;
    end
end

/// T_2_address0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_B_2_address0 or grp_DCT_MAT_Multiply_fu_147_A_2_address0 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        T_2_address0 = grp_DCT_MAT_Multiply_fu_147_A_2_address0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8))) begin
        T_2_address0 = grp_DCT_MAT_Multiply_1_fu_109_B_2_address0;
    end else begin
        T_2_address0 = 'bx;
    end
end

/// T_2_ce0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_B_2_ce0 or grp_DCT_MAT_Multiply_fu_147_A_2_ce0 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        T_2_ce0 = grp_DCT_MAT_Multiply_fu_147_A_2_ce0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8))) begin
        T_2_ce0 = grp_DCT_MAT_Multiply_1_fu_109_B_2_ce0;
    end else begin
        T_2_ce0 = ap_const_logic_0;
    end
end

/// T_2_ce1 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_fu_147_A_2_ce1 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        T_2_ce1 = grp_DCT_MAT_Multiply_fu_147_A_2_ce1;
    end else begin
        T_2_ce1 = ap_const_logic_0;
    end
end

/// T_3_address0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_B_3_address0 or grp_DCT_MAT_Multiply_fu_147_A_3_address0 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        T_3_address0 = grp_DCT_MAT_Multiply_fu_147_A_3_address0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8))) begin
        T_3_address0 = grp_DCT_MAT_Multiply_1_fu_109_B_3_address0;
    end else begin
        T_3_address0 = 'bx;
    end
end

/// T_3_ce0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_B_3_ce0 or grp_DCT_MAT_Multiply_fu_147_A_3_ce0 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        T_3_ce0 = grp_DCT_MAT_Multiply_fu_147_A_3_ce0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8))) begin
        T_3_ce0 = grp_DCT_MAT_Multiply_1_fu_109_B_3_ce0;
    end else begin
        T_3_ce0 = ap_const_logic_0;
    end
end

/// T_3_ce1 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_fu_147_A_3_ce1 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        T_3_ce1 = grp_DCT_MAT_Multiply_fu_147_A_3_ce1;
    end else begin
        T_3_ce1 = ap_const_logic_0;
    end
end

/// T_4_address0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_B_4_address0 or grp_DCT_MAT_Multiply_fu_147_A_4_address0 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        T_4_address0 = grp_DCT_MAT_Multiply_fu_147_A_4_address0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8))) begin
        T_4_address0 = grp_DCT_MAT_Multiply_1_fu_109_B_4_address0;
    end else begin
        T_4_address0 = 'bx;
    end
end

/// T_4_ce0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_B_4_ce0 or grp_DCT_MAT_Multiply_fu_147_A_4_ce0 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        T_4_ce0 = grp_DCT_MAT_Multiply_fu_147_A_4_ce0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8))) begin
        T_4_ce0 = grp_DCT_MAT_Multiply_1_fu_109_B_4_ce0;
    end else begin
        T_4_ce0 = ap_const_logic_0;
    end
end

/// T_4_ce1 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_fu_147_A_4_ce1 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        T_4_ce1 = grp_DCT_MAT_Multiply_fu_147_A_4_ce1;
    end else begin
        T_4_ce1 = ap_const_logic_0;
    end
end

/// T_5_address0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_B_5_address0 or grp_DCT_MAT_Multiply_fu_147_A_5_address0 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        T_5_address0 = grp_DCT_MAT_Multiply_fu_147_A_5_address0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8))) begin
        T_5_address0 = grp_DCT_MAT_Multiply_1_fu_109_B_5_address0;
    end else begin
        T_5_address0 = 'bx;
    end
end

/// T_5_ce0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_B_5_ce0 or grp_DCT_MAT_Multiply_fu_147_A_5_ce0 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        T_5_ce0 = grp_DCT_MAT_Multiply_fu_147_A_5_ce0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8))) begin
        T_5_ce0 = grp_DCT_MAT_Multiply_1_fu_109_B_5_ce0;
    end else begin
        T_5_ce0 = ap_const_logic_0;
    end
end

/// T_5_ce1 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_fu_147_A_5_ce1 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        T_5_ce1 = grp_DCT_MAT_Multiply_fu_147_A_5_ce1;
    end else begin
        T_5_ce1 = ap_const_logic_0;
    end
end

/// T_6_address0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_B_6_address0 or grp_DCT_MAT_Multiply_fu_147_A_6_address0 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        T_6_address0 = grp_DCT_MAT_Multiply_fu_147_A_6_address0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8))) begin
        T_6_address0 = grp_DCT_MAT_Multiply_1_fu_109_B_6_address0;
    end else begin
        T_6_address0 = 'bx;
    end
end

/// T_6_ce0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_B_6_ce0 or grp_DCT_MAT_Multiply_fu_147_A_6_ce0 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        T_6_ce0 = grp_DCT_MAT_Multiply_fu_147_A_6_ce0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8))) begin
        T_6_ce0 = grp_DCT_MAT_Multiply_1_fu_109_B_6_ce0;
    end else begin
        T_6_ce0 = ap_const_logic_0;
    end
end

/// T_6_ce1 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_fu_147_A_6_ce1 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        T_6_ce1 = grp_DCT_MAT_Multiply_fu_147_A_6_ce1;
    end else begin
        T_6_ce1 = ap_const_logic_0;
    end
end

/// T_7_address0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_B_7_address0 or grp_DCT_MAT_Multiply_fu_147_A_7_address0 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        T_7_address0 = grp_DCT_MAT_Multiply_fu_147_A_7_address0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8))) begin
        T_7_address0 = grp_DCT_MAT_Multiply_1_fu_109_B_7_address0;
    end else begin
        T_7_address0 = 'bx;
    end
end

/// T_7_ce0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_B_7_ce0 or grp_DCT_MAT_Multiply_fu_147_A_7_ce0 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        T_7_ce0 = grp_DCT_MAT_Multiply_fu_147_A_7_ce0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8))) begin
        T_7_ce0 = grp_DCT_MAT_Multiply_1_fu_109_B_7_ce0;
    end else begin
        T_7_ce0 = ap_const_logic_0;
    end
end

/// T_7_ce1 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_fu_147_A_7_ce1 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        T_7_ce1 = grp_DCT_MAT_Multiply_fu_147_A_7_ce1;
    end else begin
        T_7_ce1 = ap_const_logic_0;
    end
end

/// Tinv_0_address0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_B_0_address0 or grp_DCT_MAT_Multiply_fu_147_A_0_address0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st7_fsm_6)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        Tinv_0_address0 = grp_DCT_MAT_Multiply_fu_147_A_0_address0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        Tinv_0_address0 = grp_DCT_MAT_Multiply_1_fu_109_B_0_address0;
    end else begin
        Tinv_0_address0 = 'bx;
    end
end

/// Tinv_0_ce0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_B_0_ce0 or grp_DCT_MAT_Multiply_fu_147_A_0_ce0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st7_fsm_6)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        Tinv_0_ce0 = grp_DCT_MAT_Multiply_fu_147_A_0_ce0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        Tinv_0_ce0 = grp_DCT_MAT_Multiply_1_fu_109_B_0_ce0;
    end else begin
        Tinv_0_ce0 = ap_const_logic_0;
    end
end

/// Tinv_0_ce1 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_fu_147_A_0_ce1 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st7_fsm_6)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        Tinv_0_ce1 = grp_DCT_MAT_Multiply_fu_147_A_0_ce1;
    end else begin
        Tinv_0_ce1 = ap_const_logic_0;
    end
end

/// Tinv_1_address0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_B_1_address0 or grp_DCT_MAT_Multiply_fu_147_A_1_address0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st7_fsm_6)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        Tinv_1_address0 = grp_DCT_MAT_Multiply_fu_147_A_1_address0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        Tinv_1_address0 = grp_DCT_MAT_Multiply_1_fu_109_B_1_address0;
    end else begin
        Tinv_1_address0 = 'bx;
    end
end

/// Tinv_1_ce0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_B_1_ce0 or grp_DCT_MAT_Multiply_fu_147_A_1_ce0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st7_fsm_6)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        Tinv_1_ce0 = grp_DCT_MAT_Multiply_fu_147_A_1_ce0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        Tinv_1_ce0 = grp_DCT_MAT_Multiply_1_fu_109_B_1_ce0;
    end else begin
        Tinv_1_ce0 = ap_const_logic_0;
    end
end

/// Tinv_1_ce1 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_fu_147_A_1_ce1 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st7_fsm_6)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        Tinv_1_ce1 = grp_DCT_MAT_Multiply_fu_147_A_1_ce1;
    end else begin
        Tinv_1_ce1 = ap_const_logic_0;
    end
end

/// Tinv_2_address0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_B_2_address0 or grp_DCT_MAT_Multiply_fu_147_A_2_address0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st7_fsm_6)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        Tinv_2_address0 = grp_DCT_MAT_Multiply_fu_147_A_2_address0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        Tinv_2_address0 = grp_DCT_MAT_Multiply_1_fu_109_B_2_address0;
    end else begin
        Tinv_2_address0 = 'bx;
    end
end

/// Tinv_2_ce0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_B_2_ce0 or grp_DCT_MAT_Multiply_fu_147_A_2_ce0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st7_fsm_6)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        Tinv_2_ce0 = grp_DCT_MAT_Multiply_fu_147_A_2_ce0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        Tinv_2_ce0 = grp_DCT_MAT_Multiply_1_fu_109_B_2_ce0;
    end else begin
        Tinv_2_ce0 = ap_const_logic_0;
    end
end

/// Tinv_2_ce1 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_fu_147_A_2_ce1 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st7_fsm_6)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        Tinv_2_ce1 = grp_DCT_MAT_Multiply_fu_147_A_2_ce1;
    end else begin
        Tinv_2_ce1 = ap_const_logic_0;
    end
end

/// Tinv_3_address0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_B_3_address0 or grp_DCT_MAT_Multiply_fu_147_A_3_address0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st7_fsm_6)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        Tinv_3_address0 = grp_DCT_MAT_Multiply_fu_147_A_3_address0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        Tinv_3_address0 = grp_DCT_MAT_Multiply_1_fu_109_B_3_address0;
    end else begin
        Tinv_3_address0 = 'bx;
    end
end

/// Tinv_3_ce0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_B_3_ce0 or grp_DCT_MAT_Multiply_fu_147_A_3_ce0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st7_fsm_6)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        Tinv_3_ce0 = grp_DCT_MAT_Multiply_fu_147_A_3_ce0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        Tinv_3_ce0 = grp_DCT_MAT_Multiply_1_fu_109_B_3_ce0;
    end else begin
        Tinv_3_ce0 = ap_const_logic_0;
    end
end

/// Tinv_3_ce1 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_fu_147_A_3_ce1 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st7_fsm_6)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        Tinv_3_ce1 = grp_DCT_MAT_Multiply_fu_147_A_3_ce1;
    end else begin
        Tinv_3_ce1 = ap_const_logic_0;
    end
end

/// Tinv_4_address0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_B_4_address0 or grp_DCT_MAT_Multiply_fu_147_A_4_address0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st7_fsm_6)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        Tinv_4_address0 = grp_DCT_MAT_Multiply_fu_147_A_4_address0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        Tinv_4_address0 = grp_DCT_MAT_Multiply_1_fu_109_B_4_address0;
    end else begin
        Tinv_4_address0 = 'bx;
    end
end

/// Tinv_4_ce0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_B_4_ce0 or grp_DCT_MAT_Multiply_fu_147_A_4_ce0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st7_fsm_6)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        Tinv_4_ce0 = grp_DCT_MAT_Multiply_fu_147_A_4_ce0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        Tinv_4_ce0 = grp_DCT_MAT_Multiply_1_fu_109_B_4_ce0;
    end else begin
        Tinv_4_ce0 = ap_const_logic_0;
    end
end

/// Tinv_4_ce1 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_fu_147_A_4_ce1 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st7_fsm_6)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        Tinv_4_ce1 = grp_DCT_MAT_Multiply_fu_147_A_4_ce1;
    end else begin
        Tinv_4_ce1 = ap_const_logic_0;
    end
end

/// Tinv_5_address0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_B_5_address0 or grp_DCT_MAT_Multiply_fu_147_A_5_address0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st7_fsm_6)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        Tinv_5_address0 = grp_DCT_MAT_Multiply_fu_147_A_5_address0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        Tinv_5_address0 = grp_DCT_MAT_Multiply_1_fu_109_B_5_address0;
    end else begin
        Tinv_5_address0 = 'bx;
    end
end

/// Tinv_5_ce0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_B_5_ce0 or grp_DCT_MAT_Multiply_fu_147_A_5_ce0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st7_fsm_6)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        Tinv_5_ce0 = grp_DCT_MAT_Multiply_fu_147_A_5_ce0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        Tinv_5_ce0 = grp_DCT_MAT_Multiply_1_fu_109_B_5_ce0;
    end else begin
        Tinv_5_ce0 = ap_const_logic_0;
    end
end

/// Tinv_5_ce1 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_fu_147_A_5_ce1 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st7_fsm_6)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        Tinv_5_ce1 = grp_DCT_MAT_Multiply_fu_147_A_5_ce1;
    end else begin
        Tinv_5_ce1 = ap_const_logic_0;
    end
end

/// Tinv_6_address0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_B_6_address0 or grp_DCT_MAT_Multiply_fu_147_A_6_address0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st7_fsm_6)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        Tinv_6_address0 = grp_DCT_MAT_Multiply_fu_147_A_6_address0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        Tinv_6_address0 = grp_DCT_MAT_Multiply_1_fu_109_B_6_address0;
    end else begin
        Tinv_6_address0 = 'bx;
    end
end

/// Tinv_6_ce0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_B_6_ce0 or grp_DCT_MAT_Multiply_fu_147_A_6_ce0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st7_fsm_6)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        Tinv_6_ce0 = grp_DCT_MAT_Multiply_fu_147_A_6_ce0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        Tinv_6_ce0 = grp_DCT_MAT_Multiply_1_fu_109_B_6_ce0;
    end else begin
        Tinv_6_ce0 = ap_const_logic_0;
    end
end

/// Tinv_6_ce1 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_fu_147_A_6_ce1 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st7_fsm_6)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        Tinv_6_ce1 = grp_DCT_MAT_Multiply_fu_147_A_6_ce1;
    end else begin
        Tinv_6_ce1 = ap_const_logic_0;
    end
end

/// Tinv_7_address0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_B_7_address0 or grp_DCT_MAT_Multiply_fu_147_A_7_address0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st7_fsm_6)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        Tinv_7_address0 = grp_DCT_MAT_Multiply_fu_147_A_7_address0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        Tinv_7_address0 = grp_DCT_MAT_Multiply_1_fu_109_B_7_address0;
    end else begin
        Tinv_7_address0 = 'bx;
    end
end

/// Tinv_7_ce0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_B_7_ce0 or grp_DCT_MAT_Multiply_fu_147_A_7_ce0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st7_fsm_6)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        Tinv_7_ce0 = grp_DCT_MAT_Multiply_fu_147_A_7_ce0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        Tinv_7_ce0 = grp_DCT_MAT_Multiply_1_fu_109_B_7_ce0;
    end else begin
        Tinv_7_ce0 = ap_const_logic_0;
    end
end

/// Tinv_7_ce1 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_fu_147_A_7_ce1 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st7_fsm_6)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        Tinv_7_ce1 = grp_DCT_MAT_Multiply_fu_147_A_7_ce1;
    end else begin
        Tinv_7_ce1 = ap_const_logic_0;
    end
end

/// Xmat2_address0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_C_address0 or grp_DCT_MAT_Multiply_fu_147_B_address0 or grp_DCT_Quant_fu_193_X_address0 or grp_DCT_Quant_fu_193_Y_address0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st2_fsm_1)
begin
    if (((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1))) begin
        Xmat2_address0 = grp_DCT_Quant_fu_193_Y_address0;
    end else if (((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5))) begin
        Xmat2_address0 = grp_DCT_Quant_fu_193_X_address0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5))) begin
        Xmat2_address0 = grp_DCT_MAT_Multiply_fu_147_B_address0;
    end else if (((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        Xmat2_address0 = grp_DCT_MAT_Multiply_1_fu_109_C_address0;
    end else begin
        Xmat2_address0 = 'bx;
    end
end

/// Xmat2_ce0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_C_ce0 or grp_DCT_MAT_Multiply_fu_147_B_ce0 or grp_DCT_Quant_fu_193_X_ce0 or grp_DCT_Quant_fu_193_Y_ce0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st2_fsm_1)
begin
    if (((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1))) begin
        Xmat2_ce0 = grp_DCT_Quant_fu_193_Y_ce0;
    end else if (((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5))) begin
        Xmat2_ce0 = grp_DCT_Quant_fu_193_X_ce0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5))) begin
        Xmat2_ce0 = grp_DCT_MAT_Multiply_fu_147_B_ce0;
    end else if (((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        Xmat2_ce0 = grp_DCT_MAT_Multiply_1_fu_109_C_ce0;
    end else begin
        Xmat2_ce0 = ap_const_logic_0;
    end
end

/// Xmat2_d0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_C_d0 or grp_DCT_Quant_fu_193_Y_d0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st2_fsm_1)
begin
    if (((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1))) begin
        Xmat2_d0 = grp_DCT_Quant_fu_193_Y_d0;
    end else if (((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        Xmat2_d0 = grp_DCT_MAT_Multiply_1_fu_109_C_d0;
    end else begin
        Xmat2_d0 = 'bx;
    end
end

/// Xmat2_we0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_C_we0 or grp_DCT_Quant_fu_193_Y_we0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st2_fsm_1)
begin
    if (((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1))) begin
        Xmat2_we0 = grp_DCT_Quant_fu_193_Y_we0;
    end else if (((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        Xmat2_we0 = grp_DCT_MAT_Multiply_1_fu_109_C_we0;
    end else begin
        Xmat2_we0 = ap_const_logic_0;
    end
end

/// Xmat_address0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_fu_147_B_address0 or grp_DCT_Quant_fu_193_X_address0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st10_fsm_9)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)))) begin
        Xmat_address0 = grp_DCT_Quant_fu_193_X_address0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        Xmat_address0 = grp_DCT_MAT_Multiply_fu_147_B_address0;
    end else begin
        Xmat_address0 = 'bx;
    end
end

/// Xmat_ce0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_fu_147_B_ce0 or grp_DCT_Quant_fu_193_X_ce0 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st10_fsm_9)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)))) begin
        Xmat_ce0 = grp_DCT_Quant_fu_193_X_ce0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        Xmat_ce0 = grp_DCT_MAT_Multiply_fu_147_B_ce0;
    end else begin
        Xmat_ce0 = ap_const_logic_0;
    end
end

/// Ymat_address0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_C_address0 or grp_DCT_Quant_fu_193_Y_address0 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st10_fsm_9)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)))) begin
        Ymat_address0 = grp_DCT_Quant_fu_193_Y_address0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        Ymat_address0 = grp_DCT_MAT_Multiply_1_fu_109_C_address0;
    end else begin
        Ymat_address0 = 'bx;
    end
end

/// Ymat_ce0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_C_ce0 or grp_DCT_Quant_fu_193_Y_ce0 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st10_fsm_9)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)))) begin
        Ymat_ce0 = grp_DCT_Quant_fu_193_Y_ce0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        Ymat_ce0 = grp_DCT_MAT_Multiply_1_fu_109_C_ce0;
    end else begin
        Ymat_ce0 = ap_const_logic_0;
    end
end

/// Ymat_d0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_C_d0 or grp_DCT_Quant_fu_193_Y_d0 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st10_fsm_9)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)))) begin
        Ymat_d0 = grp_DCT_Quant_fu_193_Y_d0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        Ymat_d0 = grp_DCT_MAT_Multiply_1_fu_109_C_d0;
    end else begin
        Ymat_d0 = 'bx;
    end
end

/// Ymat_we0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_C_we0 or grp_DCT_Quant_fu_193_Y_we0 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st10_fsm_9)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)))) begin
        Ymat_we0 = grp_DCT_Quant_fu_193_Y_we0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        Ymat_we0 = grp_DCT_MAT_Multiply_1_fu_109_C_we0;
    end else begin
        Ymat_we0 = ap_const_logic_0;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_ap_done or grp_DCT_Quant_fu_193_ap_done or ap_sig_cseq_ST_st6_fsm_5)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_0 == grp_DCT_MAT_Multiply_1_fu_109_ap_done)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_0 == grp_DCT_Quant_fu_193_ap_done)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_ap_done or grp_DCT_Quant_fu_193_ap_done or ap_sig_cseq_ST_st6_fsm_5)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_0 == grp_DCT_MAT_Multiply_1_fu_109_ap_done)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_0 == grp_DCT_Quant_fu_193_ap_done))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st10_fsm_9 assign process. ///
always @ (ap_sig_bdd_915)
begin
    if (ap_sig_bdd_915) begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st11_fsm_10 assign process. ///
always @ (ap_sig_bdd_876)
begin
    if (ap_sig_bdd_876) begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st12_fsm_11 assign process. ///
always @ (ap_sig_bdd_805)
begin
    if (ap_sig_bdd_805) begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st13_fsm_12 assign process. ///
always @ (ap_sig_bdd_813)
begin
    if (ap_sig_bdd_813) begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_32)
begin
    if (ap_sig_bdd_32) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_837)
begin
    if (ap_sig_bdd_837) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm_2 assign process. ///
always @ (ap_sig_bdd_721)
begin
    if (ap_sig_bdd_721) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_3 assign process. ///
always @ (ap_sig_bdd_733)
begin
    if (ap_sig_bdd_733) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st5_fsm_4 assign process. ///
always @ (ap_sig_bdd_755)
begin
    if (ap_sig_bdd_755) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st6_fsm_5 assign process. ///
always @ (ap_sig_bdd_763)
begin
    if (ap_sig_bdd_763) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st7_fsm_6 assign process. ///
always @ (ap_sig_bdd_859)
begin
    if (ap_sig_bdd_859) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st8_fsm_7 assign process. ///
always @ (ap_sig_bdd_783)
begin
    if (ap_sig_bdd_783) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st9_fsm_8 assign process. ///
always @ (ap_sig_bdd_791)
begin
    if (ap_sig_bdd_791) begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_0;
    end
end

/// ap_sig_startack_grp_DCT_MAT_Multiply_1_fu_109_ap_ready assign process. ///
always @ (grp_DCT_MAT_Multiply_1_fu_109_ap_ready or ap_reg_startack_grp_DCT_MAT_Multiply_1_fu_109_ap_ready)
begin
    if ((ap_const_logic_0 == ap_reg_startack_grp_DCT_MAT_Multiply_1_fu_109_ap_ready)) begin
        ap_sig_startack_grp_DCT_MAT_Multiply_1_fu_109_ap_ready = grp_DCT_MAT_Multiply_1_fu_109_ap_ready;
    end else begin
        ap_sig_startack_grp_DCT_MAT_Multiply_1_fu_109_ap_ready = ap_const_logic_1;
    end
end

/// ap_sig_startack_grp_DCT_MAT_Multiply_fu_147_ap_ready assign process. ///
always @ (grp_DCT_MAT_Multiply_fu_147_ap_ready or ap_reg_startack_grp_DCT_MAT_Multiply_fu_147_ap_ready)
begin
    if ((ap_const_logic_0 == ap_reg_startack_grp_DCT_MAT_Multiply_fu_147_ap_ready)) begin
        ap_sig_startack_grp_DCT_MAT_Multiply_fu_147_ap_ready = grp_DCT_MAT_Multiply_fu_147_ap_ready;
    end else begin
        ap_sig_startack_grp_DCT_MAT_Multiply_fu_147_ap_ready = ap_const_logic_1;
    end
end

/// grp_DCT_MAT_Multiply_1_fu_109_B_0_q0 assign process. ///
always @ (T_0_q0 or Tinv_0_q0 or p_read_127_read_fu_102_p2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8))) begin
        grp_DCT_MAT_Multiply_1_fu_109_B_0_q0 = T_0_q0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        grp_DCT_MAT_Multiply_1_fu_109_B_0_q0 = Tinv_0_q0;
    end else begin
        grp_DCT_MAT_Multiply_1_fu_109_B_0_q0 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_1_fu_109_B_1_q0 assign process. ///
always @ (T_1_q0 or Tinv_1_q0 or p_read_127_read_fu_102_p2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8))) begin
        grp_DCT_MAT_Multiply_1_fu_109_B_1_q0 = T_1_q0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        grp_DCT_MAT_Multiply_1_fu_109_B_1_q0 = Tinv_1_q0;
    end else begin
        grp_DCT_MAT_Multiply_1_fu_109_B_1_q0 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_1_fu_109_B_2_q0 assign process. ///
always @ (T_2_q0 or Tinv_2_q0 or p_read_127_read_fu_102_p2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8))) begin
        grp_DCT_MAT_Multiply_1_fu_109_B_2_q0 = T_2_q0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        grp_DCT_MAT_Multiply_1_fu_109_B_2_q0 = Tinv_2_q0;
    end else begin
        grp_DCT_MAT_Multiply_1_fu_109_B_2_q0 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_1_fu_109_B_3_q0 assign process. ///
always @ (T_3_q0 or Tinv_3_q0 or p_read_127_read_fu_102_p2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8))) begin
        grp_DCT_MAT_Multiply_1_fu_109_B_3_q0 = T_3_q0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        grp_DCT_MAT_Multiply_1_fu_109_B_3_q0 = Tinv_3_q0;
    end else begin
        grp_DCT_MAT_Multiply_1_fu_109_B_3_q0 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_1_fu_109_B_4_q0 assign process. ///
always @ (T_4_q0 or Tinv_4_q0 or p_read_127_read_fu_102_p2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8))) begin
        grp_DCT_MAT_Multiply_1_fu_109_B_4_q0 = T_4_q0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        grp_DCT_MAT_Multiply_1_fu_109_B_4_q0 = Tinv_4_q0;
    end else begin
        grp_DCT_MAT_Multiply_1_fu_109_B_4_q0 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_1_fu_109_B_5_q0 assign process. ///
always @ (T_5_q0 or Tinv_5_q0 or p_read_127_read_fu_102_p2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8))) begin
        grp_DCT_MAT_Multiply_1_fu_109_B_5_q0 = T_5_q0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        grp_DCT_MAT_Multiply_1_fu_109_B_5_q0 = Tinv_5_q0;
    end else begin
        grp_DCT_MAT_Multiply_1_fu_109_B_5_q0 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_1_fu_109_B_6_q0 assign process. ///
always @ (T_6_q0 or Tinv_6_q0 or p_read_127_read_fu_102_p2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8))) begin
        grp_DCT_MAT_Multiply_1_fu_109_B_6_q0 = T_6_q0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        grp_DCT_MAT_Multiply_1_fu_109_B_6_q0 = Tinv_6_q0;
    end else begin
        grp_DCT_MAT_Multiply_1_fu_109_B_6_q0 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_1_fu_109_B_7_q0 assign process. ///
always @ (T_7_q0 or Tinv_7_q0 or p_read_127_read_fu_102_p2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8))) begin
        grp_DCT_MAT_Multiply_1_fu_109_B_7_q0 = T_7_q0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        grp_DCT_MAT_Multiply_1_fu_109_B_7_q0 = Tinv_7_q0;
    end else begin
        grp_DCT_MAT_Multiply_1_fu_109_B_7_q0 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_fu_147_A_0_q0 assign process. ///
always @ (T_0_q0 or Tinv_0_q0 or p_read_127_read_fu_102_p2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        grp_DCT_MAT_Multiply_fu_147_A_0_q0 = Tinv_0_q0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        grp_DCT_MAT_Multiply_fu_147_A_0_q0 = T_0_q0;
    end else begin
        grp_DCT_MAT_Multiply_fu_147_A_0_q0 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_fu_147_A_0_q1 assign process. ///
always @ (T_0_q1 or Tinv_0_q1 or p_read_127_read_fu_102_p2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        grp_DCT_MAT_Multiply_fu_147_A_0_q1 = Tinv_0_q1;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        grp_DCT_MAT_Multiply_fu_147_A_0_q1 = T_0_q1;
    end else begin
        grp_DCT_MAT_Multiply_fu_147_A_0_q1 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_fu_147_A_1_q0 assign process. ///
always @ (T_1_q0 or Tinv_1_q0 or p_read_127_read_fu_102_p2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        grp_DCT_MAT_Multiply_fu_147_A_1_q0 = Tinv_1_q0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        grp_DCT_MAT_Multiply_fu_147_A_1_q0 = T_1_q0;
    end else begin
        grp_DCT_MAT_Multiply_fu_147_A_1_q0 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_fu_147_A_1_q1 assign process. ///
always @ (T_1_q1 or Tinv_1_q1 or p_read_127_read_fu_102_p2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        grp_DCT_MAT_Multiply_fu_147_A_1_q1 = Tinv_1_q1;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        grp_DCT_MAT_Multiply_fu_147_A_1_q1 = T_1_q1;
    end else begin
        grp_DCT_MAT_Multiply_fu_147_A_1_q1 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_fu_147_A_2_q0 assign process. ///
always @ (T_2_q0 or Tinv_2_q0 or p_read_127_read_fu_102_p2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        grp_DCT_MAT_Multiply_fu_147_A_2_q0 = Tinv_2_q0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        grp_DCT_MAT_Multiply_fu_147_A_2_q0 = T_2_q0;
    end else begin
        grp_DCT_MAT_Multiply_fu_147_A_2_q0 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_fu_147_A_2_q1 assign process. ///
always @ (T_2_q1 or Tinv_2_q1 or p_read_127_read_fu_102_p2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        grp_DCT_MAT_Multiply_fu_147_A_2_q1 = Tinv_2_q1;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        grp_DCT_MAT_Multiply_fu_147_A_2_q1 = T_2_q1;
    end else begin
        grp_DCT_MAT_Multiply_fu_147_A_2_q1 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_fu_147_A_3_q0 assign process. ///
always @ (T_3_q0 or Tinv_3_q0 or p_read_127_read_fu_102_p2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        grp_DCT_MAT_Multiply_fu_147_A_3_q0 = Tinv_3_q0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        grp_DCT_MAT_Multiply_fu_147_A_3_q0 = T_3_q0;
    end else begin
        grp_DCT_MAT_Multiply_fu_147_A_3_q0 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_fu_147_A_3_q1 assign process. ///
always @ (T_3_q1 or Tinv_3_q1 or p_read_127_read_fu_102_p2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        grp_DCT_MAT_Multiply_fu_147_A_3_q1 = Tinv_3_q1;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        grp_DCT_MAT_Multiply_fu_147_A_3_q1 = T_3_q1;
    end else begin
        grp_DCT_MAT_Multiply_fu_147_A_3_q1 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_fu_147_A_4_q0 assign process. ///
always @ (T_4_q0 or Tinv_4_q0 or p_read_127_read_fu_102_p2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        grp_DCT_MAT_Multiply_fu_147_A_4_q0 = Tinv_4_q0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        grp_DCT_MAT_Multiply_fu_147_A_4_q0 = T_4_q0;
    end else begin
        grp_DCT_MAT_Multiply_fu_147_A_4_q0 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_fu_147_A_4_q1 assign process. ///
always @ (T_4_q1 or Tinv_4_q1 or p_read_127_read_fu_102_p2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        grp_DCT_MAT_Multiply_fu_147_A_4_q1 = Tinv_4_q1;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        grp_DCT_MAT_Multiply_fu_147_A_4_q1 = T_4_q1;
    end else begin
        grp_DCT_MAT_Multiply_fu_147_A_4_q1 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_fu_147_A_5_q0 assign process. ///
always @ (T_5_q0 or Tinv_5_q0 or p_read_127_read_fu_102_p2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        grp_DCT_MAT_Multiply_fu_147_A_5_q0 = Tinv_5_q0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        grp_DCT_MAT_Multiply_fu_147_A_5_q0 = T_5_q0;
    end else begin
        grp_DCT_MAT_Multiply_fu_147_A_5_q0 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_fu_147_A_5_q1 assign process. ///
always @ (T_5_q1 or Tinv_5_q1 or p_read_127_read_fu_102_p2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        grp_DCT_MAT_Multiply_fu_147_A_5_q1 = Tinv_5_q1;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        grp_DCT_MAT_Multiply_fu_147_A_5_q1 = T_5_q1;
    end else begin
        grp_DCT_MAT_Multiply_fu_147_A_5_q1 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_fu_147_A_6_q0 assign process. ///
always @ (T_6_q0 or Tinv_6_q0 or p_read_127_read_fu_102_p2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        grp_DCT_MAT_Multiply_fu_147_A_6_q0 = Tinv_6_q0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        grp_DCT_MAT_Multiply_fu_147_A_6_q0 = T_6_q0;
    end else begin
        grp_DCT_MAT_Multiply_fu_147_A_6_q0 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_fu_147_A_6_q1 assign process. ///
always @ (T_6_q1 or Tinv_6_q1 or p_read_127_read_fu_102_p2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        grp_DCT_MAT_Multiply_fu_147_A_6_q1 = Tinv_6_q1;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        grp_DCT_MAT_Multiply_fu_147_A_6_q1 = T_6_q1;
    end else begin
        grp_DCT_MAT_Multiply_fu_147_A_6_q1 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_fu_147_A_7_q0 assign process. ///
always @ (T_7_q0 or Tinv_7_q0 or p_read_127_read_fu_102_p2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        grp_DCT_MAT_Multiply_fu_147_A_7_q0 = Tinv_7_q0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        grp_DCT_MAT_Multiply_fu_147_A_7_q0 = T_7_q0;
    end else begin
        grp_DCT_MAT_Multiply_fu_147_A_7_q0 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_fu_147_A_7_q1 assign process. ///
always @ (T_7_q1 or Tinv_7_q1 or p_read_127_read_fu_102_p2 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        grp_DCT_MAT_Multiply_fu_147_A_7_q1 = Tinv_7_q1;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        grp_DCT_MAT_Multiply_fu_147_A_7_q1 = T_7_q1;
    end else begin
        grp_DCT_MAT_Multiply_fu_147_A_7_q1 = 'bx;
    end
end

/// grp_DCT_MAT_Multiply_fu_147_B_q0 assign process. ///
always @ (Xmat_q0 or p_read_127_read_fu_102_p2 or Xmat2_q0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5))) begin
        grp_DCT_MAT_Multiply_fu_147_B_q0 = Xmat2_q0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        grp_DCT_MAT_Multiply_fu_147_B_q0 = Xmat_q0;
    end else begin
        grp_DCT_MAT_Multiply_fu_147_B_q0 = 'bx;
    end
end

/// grp_DCT_Quant_fu_193_X_q0 assign process. ///
always @ (Xmat_q0 or p_read_127_read_fu_102_p2 or Xmat2_q0 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st10_fsm_9)
begin
    if (((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5))) begin
        grp_DCT_Quant_fu_193_X_q0 = Xmat2_q0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)))) begin
        grp_DCT_Quant_fu_193_X_q0 = Xmat_q0;
    end else begin
        grp_DCT_Quant_fu_193_X_q0 = 'bx;
    end
end

/// grp_DCT_Quant_fu_193_function_r assign process. ///
always @ (p_read_127_read_fu_102_p2 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st10_fsm_9)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)))) begin
        grp_DCT_Quant_fu_193_function_r = ap_const_lv1_0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_2) & (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)))) begin
        grp_DCT_Quant_fu_193_function_r = ap_const_lv1_1;
    end else begin
        grp_DCT_Quant_fu_193_function_r = 'bx;
    end
end

/// temp_0_address0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_A_address0 or grp_DCT_MAT_Multiply_fu_147_C_0_address0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        temp_0_address0 = grp_DCT_MAT_Multiply_fu_147_C_0_address0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        temp_0_address0 = grp_DCT_MAT_Multiply_1_fu_109_A_address0;
    end else begin
        temp_0_address0 = 'bx;
    end
end

/// temp_0_ce0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_A_ce0 or grp_DCT_MAT_Multiply_fu_147_C_0_ce0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        temp_0_ce0 = grp_DCT_MAT_Multiply_fu_147_C_0_ce0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        temp_0_ce0 = grp_DCT_MAT_Multiply_1_fu_109_A_ce0;
    end else begin
        temp_0_ce0 = ap_const_logic_0;
    end
end

/// temp_0_ce1 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_A_ce1 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        temp_0_ce1 = grp_DCT_MAT_Multiply_1_fu_109_A_ce1;
    end else begin
        temp_0_ce1 = ap_const_logic_0;
    end
end

/// temp_0_we0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_fu_147_C_0_we0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        temp_0_we0 = grp_DCT_MAT_Multiply_fu_147_C_0_we0;
    end else begin
        temp_0_we0 = ap_const_logic_0;
    end
end

/// temp_1_address0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_A1_address0 or grp_DCT_MAT_Multiply_fu_147_C_1_address0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        temp_1_address0 = grp_DCT_MAT_Multiply_fu_147_C_1_address0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        temp_1_address0 = grp_DCT_MAT_Multiply_1_fu_109_A1_address0;
    end else begin
        temp_1_address0 = 'bx;
    end
end

/// temp_1_ce0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_A1_ce0 or grp_DCT_MAT_Multiply_fu_147_C_1_ce0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        temp_1_ce0 = grp_DCT_MAT_Multiply_fu_147_C_1_ce0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        temp_1_ce0 = grp_DCT_MAT_Multiply_1_fu_109_A1_ce0;
    end else begin
        temp_1_ce0 = ap_const_logic_0;
    end
end

/// temp_1_ce1 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_A1_ce1 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        temp_1_ce1 = grp_DCT_MAT_Multiply_1_fu_109_A1_ce1;
    end else begin
        temp_1_ce1 = ap_const_logic_0;
    end
end

/// temp_1_we0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_fu_147_C_1_we0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        temp_1_we0 = grp_DCT_MAT_Multiply_fu_147_C_1_we0;
    end else begin
        temp_1_we0 = ap_const_logic_0;
    end
end

/// temp_2_address0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_A2_address0 or grp_DCT_MAT_Multiply_fu_147_C_2_address0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        temp_2_address0 = grp_DCT_MAT_Multiply_fu_147_C_2_address0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        temp_2_address0 = grp_DCT_MAT_Multiply_1_fu_109_A2_address0;
    end else begin
        temp_2_address0 = 'bx;
    end
end

/// temp_2_ce0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_A2_ce0 or grp_DCT_MAT_Multiply_fu_147_C_2_ce0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        temp_2_ce0 = grp_DCT_MAT_Multiply_fu_147_C_2_ce0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        temp_2_ce0 = grp_DCT_MAT_Multiply_1_fu_109_A2_ce0;
    end else begin
        temp_2_ce0 = ap_const_logic_0;
    end
end

/// temp_2_ce1 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_A2_ce1 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        temp_2_ce1 = grp_DCT_MAT_Multiply_1_fu_109_A2_ce1;
    end else begin
        temp_2_ce1 = ap_const_logic_0;
    end
end

/// temp_2_we0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_fu_147_C_2_we0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        temp_2_we0 = grp_DCT_MAT_Multiply_fu_147_C_2_we0;
    end else begin
        temp_2_we0 = ap_const_logic_0;
    end
end

/// temp_3_address0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_A3_address0 or grp_DCT_MAT_Multiply_fu_147_C_3_address0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        temp_3_address0 = grp_DCT_MAT_Multiply_fu_147_C_3_address0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        temp_3_address0 = grp_DCT_MAT_Multiply_1_fu_109_A3_address0;
    end else begin
        temp_3_address0 = 'bx;
    end
end

/// temp_3_ce0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_A3_ce0 or grp_DCT_MAT_Multiply_fu_147_C_3_ce0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        temp_3_ce0 = grp_DCT_MAT_Multiply_fu_147_C_3_ce0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        temp_3_ce0 = grp_DCT_MAT_Multiply_1_fu_109_A3_ce0;
    end else begin
        temp_3_ce0 = ap_const_logic_0;
    end
end

/// temp_3_ce1 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_A3_ce1 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        temp_3_ce1 = grp_DCT_MAT_Multiply_1_fu_109_A3_ce1;
    end else begin
        temp_3_ce1 = ap_const_logic_0;
    end
end

/// temp_3_we0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_fu_147_C_3_we0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        temp_3_we0 = grp_DCT_MAT_Multiply_fu_147_C_3_we0;
    end else begin
        temp_3_we0 = ap_const_logic_0;
    end
end

/// temp_4_address0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_A4_address0 or grp_DCT_MAT_Multiply_fu_147_C_4_address0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        temp_4_address0 = grp_DCT_MAT_Multiply_fu_147_C_4_address0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        temp_4_address0 = grp_DCT_MAT_Multiply_1_fu_109_A4_address0;
    end else begin
        temp_4_address0 = 'bx;
    end
end

/// temp_4_ce0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_A4_ce0 or grp_DCT_MAT_Multiply_fu_147_C_4_ce0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        temp_4_ce0 = grp_DCT_MAT_Multiply_fu_147_C_4_ce0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        temp_4_ce0 = grp_DCT_MAT_Multiply_1_fu_109_A4_ce0;
    end else begin
        temp_4_ce0 = ap_const_logic_0;
    end
end

/// temp_4_ce1 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_A4_ce1 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        temp_4_ce1 = grp_DCT_MAT_Multiply_1_fu_109_A4_ce1;
    end else begin
        temp_4_ce1 = ap_const_logic_0;
    end
end

/// temp_4_we0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_fu_147_C_4_we0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        temp_4_we0 = grp_DCT_MAT_Multiply_fu_147_C_4_we0;
    end else begin
        temp_4_we0 = ap_const_logic_0;
    end
end

/// temp_5_address0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_A5_address0 or grp_DCT_MAT_Multiply_fu_147_C_5_address0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        temp_5_address0 = grp_DCT_MAT_Multiply_fu_147_C_5_address0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        temp_5_address0 = grp_DCT_MAT_Multiply_1_fu_109_A5_address0;
    end else begin
        temp_5_address0 = 'bx;
    end
end

/// temp_5_ce0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_A5_ce0 or grp_DCT_MAT_Multiply_fu_147_C_5_ce0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        temp_5_ce0 = grp_DCT_MAT_Multiply_fu_147_C_5_ce0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        temp_5_ce0 = grp_DCT_MAT_Multiply_1_fu_109_A5_ce0;
    end else begin
        temp_5_ce0 = ap_const_logic_0;
    end
end

/// temp_5_ce1 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_A5_ce1 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        temp_5_ce1 = grp_DCT_MAT_Multiply_1_fu_109_A5_ce1;
    end else begin
        temp_5_ce1 = ap_const_logic_0;
    end
end

/// temp_5_we0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_fu_147_C_5_we0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        temp_5_we0 = grp_DCT_MAT_Multiply_fu_147_C_5_we0;
    end else begin
        temp_5_we0 = ap_const_logic_0;
    end
end

/// temp_6_address0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_A6_address0 or grp_DCT_MAT_Multiply_fu_147_C_6_address0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        temp_6_address0 = grp_DCT_MAT_Multiply_fu_147_C_6_address0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        temp_6_address0 = grp_DCT_MAT_Multiply_1_fu_109_A6_address0;
    end else begin
        temp_6_address0 = 'bx;
    end
end

/// temp_6_ce0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_A6_ce0 or grp_DCT_MAT_Multiply_fu_147_C_6_ce0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        temp_6_ce0 = grp_DCT_MAT_Multiply_fu_147_C_6_ce0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        temp_6_ce0 = grp_DCT_MAT_Multiply_1_fu_109_A6_ce0;
    end else begin
        temp_6_ce0 = ap_const_logic_0;
    end
end

/// temp_6_ce1 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_A6_ce1 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        temp_6_ce1 = grp_DCT_MAT_Multiply_1_fu_109_A6_ce1;
    end else begin
        temp_6_ce1 = ap_const_logic_0;
    end
end

/// temp_6_we0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_fu_147_C_6_we0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        temp_6_we0 = grp_DCT_MAT_Multiply_fu_147_C_6_we0;
    end else begin
        temp_6_we0 = ap_const_logic_0;
    end
end

/// temp_7_address0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_A7_address0 or grp_DCT_MAT_Multiply_fu_147_C_7_address0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        temp_7_address0 = grp_DCT_MAT_Multiply_fu_147_C_7_address0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        temp_7_address0 = grp_DCT_MAT_Multiply_1_fu_109_A7_address0;
    end else begin
        temp_7_address0 = 'bx;
    end
end

/// temp_7_ce0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_A7_ce0 or grp_DCT_MAT_Multiply_fu_147_C_7_ce0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        temp_7_ce0 = grp_DCT_MAT_Multiply_fu_147_C_7_ce0;
    end else if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        temp_7_ce0 = grp_DCT_MAT_Multiply_1_fu_109_A7_ce0;
    end else begin
        temp_7_ce0 = ap_const_logic_0;
    end
end

/// temp_7_ce1 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_1_fu_109_A7_ce1 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st13_fsm_12)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        temp_7_ce1 = grp_DCT_MAT_Multiply_1_fu_109_A7_ce1;
    end else begin
        temp_7_ce1 = ap_const_logic_0;
    end
end

/// temp_7_we0 assign process. ///
always @ (p_read_127_read_fu_102_p2 or grp_DCT_MAT_Multiply_fu_147_C_7_we0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st11_fsm_10)
begin
    if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
        temp_7_we0 = grp_DCT_MAT_Multiply_fu_147_C_7_we0;
    end else begin
        temp_7_we0 = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or p_read_127_read_fu_102_p2 or ap_sig_bdd_234 or grp_DCT_MAT_Multiply_1_fu_109_ap_done or grp_DCT_MAT_Multiply_fu_147_ap_done or grp_DCT_Quant_fu_193_ap_done)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if ((~ap_sig_bdd_234 & (ap_const_lv32_0 == p_read_127_read_fu_102_p2))) begin
                ap_NS_fsm = ap_ST_st11_fsm_10;
            end else if ((~ap_sig_bdd_234 & ((p_read_127_read_fu_102_p2 == ap_const_lv32_2) | (p_read_127_read_fu_102_p2 == ap_const_lv32_1)))) begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end else if ((~ap_sig_bdd_234 & (p_read_127_read_fu_102_p2 == ap_const_lv32_3))) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else if ((~ap_sig_bdd_234 & ~(p_read_127_read_fu_102_p2 == ap_const_lv32_5) & ~(p_read_127_read_fu_102_p2 == ap_const_lv32_4) & ~(p_read_127_read_fu_102_p2 == ap_const_lv32_3) & ~(p_read_127_read_fu_102_p2 == ap_const_lv32_2) & ~(p_read_127_read_fu_102_p2 == ap_const_lv32_1) & ~(ap_const_lv32_0 == p_read_127_read_fu_102_p2))) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else if ((~ap_sig_bdd_234 & ((p_read_127_read_fu_102_p2 == ap_const_lv32_4) | (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if ((~(((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_0 == grp_DCT_Quant_fu_193_ap_done)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_0 == grp_DCT_MAT_Multiply_fu_147_ap_done))) & ((p_read_127_read_fu_102_p2 == ap_const_lv32_4) | (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            if ((~(((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_0 == grp_DCT_MAT_Multiply_fu_147_ap_done)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_0 == grp_DCT_MAT_Multiply_1_fu_109_ap_done))) & ((p_read_127_read_fu_102_p2 == ap_const_lv32_4) | (p_read_127_read_fu_102_p2 == ap_const_lv32_5)))) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : 
        begin
            if (~(((p_read_127_read_fu_102_p2 == ap_const_lv32_5) & (ap_const_logic_0 == grp_DCT_MAT_Multiply_1_fu_109_ap_done)) | ((p_read_127_read_fu_102_p2 == ap_const_lv32_4) & (ap_const_logic_0 == grp_DCT_Quant_fu_193_ap_done)))) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st7_fsm_6 : 
        begin
            if (~(ap_const_logic_0 == grp_DCT_MAT_Multiply_fu_147_ap_done)) begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : 
        begin
            if (~(ap_const_logic_0 == grp_DCT_MAT_Multiply_1_fu_109_ap_done)) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end
        end
        ap_ST_st10_fsm_9 : 
        begin
            if ((((p_read_127_read_fu_102_p2 == ap_const_lv32_2) | (p_read_127_read_fu_102_p2 == ap_const_lv32_1)) & ~(((ap_const_logic_0 == grp_DCT_Quant_fu_193_ap_done) & (p_read_127_read_fu_102_p2 == ap_const_lv32_2)) | ((ap_const_logic_0 == grp_DCT_Quant_fu_193_ap_done) & (p_read_127_read_fu_102_p2 == ap_const_lv32_1))))) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end
        end
        ap_ST_st11_fsm_10 : 
        begin
            if (~(ap_const_logic_0 == grp_DCT_MAT_Multiply_fu_147_ap_done)) begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end else begin
                ap_NS_fsm = ap_ST_st11_fsm_10;
            end
        end
        ap_ST_st12_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : 
        begin
            if (~(ap_const_logic_0 == grp_DCT_MAT_Multiply_1_fu_109_ap_done)) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st13_fsm_12;
            end
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign T_0_address1 = grp_DCT_MAT_Multiply_fu_147_A_0_address1;
assign T_1_address1 = grp_DCT_MAT_Multiply_fu_147_A_1_address1;
assign T_2_address1 = grp_DCT_MAT_Multiply_fu_147_A_2_address1;
assign T_3_address1 = grp_DCT_MAT_Multiply_fu_147_A_3_address1;
assign T_4_address1 = grp_DCT_MAT_Multiply_fu_147_A_4_address1;
assign T_5_address1 = grp_DCT_MAT_Multiply_fu_147_A_5_address1;
assign T_6_address1 = grp_DCT_MAT_Multiply_fu_147_A_6_address1;
assign T_7_address1 = grp_DCT_MAT_Multiply_fu_147_A_7_address1;
assign Tinv_0_address1 = grp_DCT_MAT_Multiply_fu_147_A_0_address1;
assign Tinv_1_address1 = grp_DCT_MAT_Multiply_fu_147_A_1_address1;
assign Tinv_2_address1 = grp_DCT_MAT_Multiply_fu_147_A_2_address1;
assign Tinv_3_address1 = grp_DCT_MAT_Multiply_fu_147_A_3_address1;
assign Tinv_4_address1 = grp_DCT_MAT_Multiply_fu_147_A_4_address1;
assign Tinv_5_address1 = grp_DCT_MAT_Multiply_fu_147_A_5_address1;
assign Tinv_6_address1 = grp_DCT_MAT_Multiply_fu_147_A_6_address1;
assign Tinv_7_address1 = grp_DCT_MAT_Multiply_fu_147_A_7_address1;

/// ap_sig_bdd_234 assign process. ///
always @ (ap_start or ap_done_reg)
begin
    ap_sig_bdd_234 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_32 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_32 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_721 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_721 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_733 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_733 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

/// ap_sig_bdd_755 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_755 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_763 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_763 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end

/// ap_sig_bdd_783 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_783 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end

/// ap_sig_bdd_791 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_791 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end

/// ap_sig_bdd_805 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_805 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_B]);
end

/// ap_sig_bdd_813 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_813 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_C]);
end

/// ap_sig_bdd_837 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_837 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_859 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_859 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end

/// ap_sig_bdd_876 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_876 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end

/// ap_sig_bdd_915 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_915 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end
assign grp_DCT_MAT_Multiply_1_fu_109_A1_q0 = temp_1_q0;
assign grp_DCT_MAT_Multiply_1_fu_109_A1_q1 = temp_1_q1;
assign grp_DCT_MAT_Multiply_1_fu_109_A2_q0 = temp_2_q0;
assign grp_DCT_MAT_Multiply_1_fu_109_A2_q1 = temp_2_q1;
assign grp_DCT_MAT_Multiply_1_fu_109_A3_q0 = temp_3_q0;
assign grp_DCT_MAT_Multiply_1_fu_109_A3_q1 = temp_3_q1;
assign grp_DCT_MAT_Multiply_1_fu_109_A4_q0 = temp_4_q0;
assign grp_DCT_MAT_Multiply_1_fu_109_A4_q1 = temp_4_q1;
assign grp_DCT_MAT_Multiply_1_fu_109_A5_q0 = temp_5_q0;
assign grp_DCT_MAT_Multiply_1_fu_109_A5_q1 = temp_5_q1;
assign grp_DCT_MAT_Multiply_1_fu_109_A6_q0 = temp_6_q0;
assign grp_DCT_MAT_Multiply_1_fu_109_A6_q1 = temp_6_q1;
assign grp_DCT_MAT_Multiply_1_fu_109_A7_q0 = temp_7_q0;
assign grp_DCT_MAT_Multiply_1_fu_109_A7_q1 = temp_7_q1;
assign grp_DCT_MAT_Multiply_1_fu_109_A_q0 = temp_0_q0;
assign grp_DCT_MAT_Multiply_1_fu_109_A_q1 = temp_0_q1;
assign grp_DCT_MAT_Multiply_1_fu_109_B_0_q1 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply_1_fu_109_B_1_q1 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply_1_fu_109_B_2_q1 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply_1_fu_109_B_3_q1 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply_1_fu_109_B_4_q1 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply_1_fu_109_B_5_q1 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply_1_fu_109_B_6_q1 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply_1_fu_109_B_7_q1 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply_1_fu_109_C_pipo_status = ap_const_logic_0;
assign grp_DCT_MAT_Multiply_1_fu_109_C_q0 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply_1_fu_109_C_q1 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply_1_fu_109_ap_start = grp_DCT_MAT_Multiply_1_fu_109_ap_start_ap_start_reg;
assign grp_DCT_MAT_Multiply_fu_147_B_pipo_status = ap_const_logic_0;
assign grp_DCT_MAT_Multiply_fu_147_B_q1 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply_fu_147_C_0_q0 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply_fu_147_C_0_q1 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply_fu_147_C_1_q0 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply_fu_147_C_1_q1 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply_fu_147_C_2_q0 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply_fu_147_C_2_q1 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply_fu_147_C_3_q0 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply_fu_147_C_3_q1 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply_fu_147_C_4_q0 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply_fu_147_C_4_q1 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply_fu_147_C_5_q0 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply_fu_147_C_5_q1 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply_fu_147_C_6_q0 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply_fu_147_C_6_q1 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply_fu_147_C_7_q0 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply_fu_147_C_7_q1 = ap_const_lv32_0;
assign grp_DCT_MAT_Multiply_fu_147_ap_start = grp_DCT_MAT_Multiply_fu_147_ap_start_ap_start_reg;
assign grp_DCT_Quant_fu_193_ap_start = grp_DCT_Quant_fu_193_ap_start_ap_start_reg;
assign p_read_127_read_fu_102_p2 = p_read;
assign temp_0_address1 = grp_DCT_MAT_Multiply_1_fu_109_A_address1;
assign temp_0_d0 = grp_DCT_MAT_Multiply_fu_147_C_0_d0;
assign temp_1_address1 = grp_DCT_MAT_Multiply_1_fu_109_A1_address1;
assign temp_1_d0 = grp_DCT_MAT_Multiply_fu_147_C_1_d0;
assign temp_2_address1 = grp_DCT_MAT_Multiply_1_fu_109_A2_address1;
assign temp_2_d0 = grp_DCT_MAT_Multiply_fu_147_C_2_d0;
assign temp_3_address1 = grp_DCT_MAT_Multiply_1_fu_109_A3_address1;
assign temp_3_d0 = grp_DCT_MAT_Multiply_fu_147_C_3_d0;
assign temp_4_address1 = grp_DCT_MAT_Multiply_1_fu_109_A4_address1;
assign temp_4_d0 = grp_DCT_MAT_Multiply_fu_147_C_4_d0;
assign temp_5_address1 = grp_DCT_MAT_Multiply_1_fu_109_A5_address1;
assign temp_5_d0 = grp_DCT_MAT_Multiply_fu_147_C_5_d0;
assign temp_6_address1 = grp_DCT_MAT_Multiply_1_fu_109_A6_address1;
assign temp_6_d0 = grp_DCT_MAT_Multiply_fu_147_C_6_d0;
assign temp_7_address1 = grp_DCT_MAT_Multiply_1_fu_109_A7_address1;
assign temp_7_d0 = grp_DCT_MAT_Multiply_fu_147_C_7_d0;


endmodule //DCT_Block_proc1

