m255
K3
13
cModel Technology
Z0 dD:\Work_Place\Practice_space\Practice_SP\Verilog\Thesis_FPGA_Traffic_Light\Verilog_Code\simulation\modelsim
vDen_Giao_Thong
IFKl=[fKR16CQLnWgB;zQV1
VOg<Nb?Gfk3HU61Za7OFlH0
w1616823150
8Den_Giao_Thong.vo
FDen_Giao_Thong.vo
L0 31
Z1 OV;L;6.4a;39
r1
31
o-vlog01compat -work work +incdir+. -O0
n@den_@giao_@thong
!s100 2_cRFfcZ`6EElR>7@[S9k1
!s85 0
vtb_traffic_light
!s100 7NBR@oP5oT5G;RYM0n][U1
I0Ylzl>;`JafNz8FY;g]653
VGf`InbJE@G5lOi0:367`Y3
w1616823126
8D:/Work_Place/Practice_space/Practice_SP/Verilog/Thesis_FPGA_Traffic_Light/Verilog_Code/tb_traffic_light.v
FD:/Work_Place/Practice_space/Practice_SP/Verilog/Thesis_FPGA_Traffic_Light/Verilog_Code/tb_traffic_light.v
L0 8
R1
r1
!s85 0
31
o-vlog01compat -work work +incdir+D:/Work_Place/Practice_space/Practice_SP/Verilog/Thesis_FPGA_Traffic_Light/Verilog_Code -O0
