#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12b108880 .scope module, "tb" "tb" 2 4;
 .timescale -9 -12;
v0x12b123120_0 .array/port v0x12b123120, 0;
L_0x12b126090 .functor BUFZ 32, v0x12b123120_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b123120_1 .array/port v0x12b123120, 1;
L_0x12b126130 .functor BUFZ 32, v0x12b123120_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b123120_2 .array/port v0x12b123120, 2;
L_0x12b1261a0 .functor BUFZ 32, v0x12b123120_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b123120_3 .array/port v0x12b123120, 3;
L_0x12b126250 .functor BUFZ 32, v0x12b123120_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b123120_4 .array/port v0x12b123120, 4;
L_0x12b126300 .functor BUFZ 32, v0x12b123120_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b123120_5 .array/port v0x12b123120, 5;
L_0x12b1263e0 .functor BUFZ 32, v0x12b123120_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b123120_6 .array/port v0x12b123120, 6;
L_0x12b126470 .functor BUFZ 32, v0x12b123120_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b123120_7 .array/port v0x12b123120, 7;
L_0x12b126560 .functor BUFZ 32, v0x12b123120_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b123120_8 .array/port v0x12b123120, 8;
L_0x12b1265f0 .functor BUFZ 32, v0x12b123120_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b123120_9 .array/port v0x12b123120, 9;
L_0x12b1266f0 .functor BUFZ 32, v0x12b123120_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b123120_10 .array/port v0x12b123120, 10;
L_0x12b126780 .functor BUFZ 32, v0x12b123120_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b123120_11 .array/port v0x12b123120, 11;
L_0x12b126870 .functor BUFZ 32, v0x12b123120_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b123120_12 .array/port v0x12b123120, 12;
L_0x12b126900 .functor BUFZ 32, v0x12b123120_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b123120_13 .array/port v0x12b123120, 13;
L_0x12b126a00 .functor BUFZ 32, v0x12b123120_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b123120_14 .array/port v0x12b123120, 14;
L_0x12b126a90 .functor BUFZ 32, v0x12b123120_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b123120_15 .array/port v0x12b123120, 15;
L_0x12b126990 .functor BUFZ 32, v0x12b123120_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b123120_16 .array/port v0x12b123120, 16;
L_0x12b126bc0 .functor BUFZ 32, v0x12b123120_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b123120_17 .array/port v0x12b123120, 17;
L_0x12b126d00 .functor BUFZ 32, v0x12b123120_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b123120_18 .array/port v0x12b123120, 18;
L_0x12b126d90 .functor BUFZ 32, v0x12b123120_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b123120_19 .array/port v0x12b123120, 19;
L_0x12b126ea0 .functor BUFZ 32, v0x12b123120_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b123120_20 .array/port v0x12b123120, 20;
L_0x12b126c90 .functor BUFZ 32, v0x12b123120_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b123120_21 .array/port v0x12b123120, 21;
L_0x12b127000 .functor BUFZ 32, v0x12b123120_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b123120_22 .array/port v0x12b123120, 22;
L_0x12b126e20 .functor BUFZ 32, v0x12b123120_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b123120_23 .array/port v0x12b123120, 23;
L_0x12b127190 .functor BUFZ 32, v0x12b123120_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b123120_24 .array/port v0x12b123120, 24;
L_0x12b126f70 .functor BUFZ 32, v0x12b123120_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b123120_25 .array/port v0x12b123120, 25;
L_0x12b127310 .functor BUFZ 32, v0x12b123120_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b123120_26 .array/port v0x12b123120, 26;
L_0x12b1270f0 .functor BUFZ 32, v0x12b123120_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b123120_27 .array/port v0x12b123120, 27;
L_0x12b1274a0 .functor BUFZ 32, v0x12b123120_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b123120_28 .array/port v0x12b123120, 28;
L_0x12b127260 .functor BUFZ 32, v0x12b123120_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b123120_29 .array/port v0x12b123120, 29;
L_0x12b127620 .functor BUFZ 32, v0x12b123120_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b123120_30 .array/port v0x12b123120, 30;
L_0x12b1273e0 .functor BUFZ 32, v0x12b123120_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b123120_31 .array/port v0x12b123120, 31;
L_0x12b1277b0 .functor BUFZ 32, v0x12b123120_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b124610_0 .net "X0", 31 0, L_0x12b126090;  1 drivers
v0x12b1246a0_0 .net "a0", 31 0, L_0x12b126780;  1 drivers
v0x12b124730_0 .net "a1", 31 0, L_0x12b126870;  1 drivers
v0x12b1247c0_0 .net "a2", 31 0, L_0x12b126900;  1 drivers
v0x12b124850_0 .net "a3", 31 0, L_0x12b126a00;  1 drivers
v0x12b124920_0 .net "a4", 31 0, L_0x12b126a90;  1 drivers
v0x12b1249d0_0 .net "a5", 31 0, L_0x12b126990;  1 drivers
v0x12b124a80_0 .net "a6", 31 0, L_0x12b126bc0;  1 drivers
v0x12b124b30_0 .net "a7", 31 0, L_0x12b126d00;  1 drivers
v0x12b124c40_0 .var "clk", 0 0;
v0x12b124d50_0 .net "gp", 31 0, L_0x12b126250;  1 drivers
v0x12b124de0_0 .net "max", 31 0, L_0x12b127550;  1 drivers
v0x12b124e70_0 .net "min", 31 0, L_0x12b1278c0;  1 drivers
v0x12b124f20_0 .net "ra", 31 0, L_0x12b126130;  1 drivers
v0x12b124fd0_0 .var "reset", 0 0;
v0x12b125060_0 .net "s0", 31 0, L_0x12b1265f0;  1 drivers
v0x12b125110_0 .net "s1", 31 0, L_0x12b1266f0;  1 drivers
v0x12b1252a0_0 .net "s10", 31 0, L_0x12b1270f0;  1 drivers
v0x12b125330_0 .net "s11", 31 0, L_0x12b1274a0;  1 drivers
v0x12b1253e0_0 .net "s2", 31 0, L_0x12b126d90;  1 drivers
v0x12b125490_0 .net "s3", 31 0, L_0x12b126ea0;  1 drivers
v0x12b125540_0 .net "s4", 31 0, L_0x12b126c90;  1 drivers
v0x12b1255f0_0 .net "s5", 31 0, L_0x12b127000;  1 drivers
v0x12b1256a0_0 .net "s6", 31 0, L_0x12b126e20;  1 drivers
v0x12b125750_0 .net "s7", 31 0, L_0x12b127190;  1 drivers
v0x12b125800_0 .net "s8", 31 0, L_0x12b126f70;  1 drivers
v0x12b1258b0_0 .net "s9", 31 0, L_0x12b127310;  1 drivers
v0x12b125960_0 .net "sp", 31 0, L_0x12b1261a0;  1 drivers
v0x12b125a10_0 .net "t0", 31 0, L_0x12b1263e0;  1 drivers
v0x12b125ac0_0 .net "t1", 31 0, L_0x12b126470;  1 drivers
v0x12b125b70_0 .net "t2", 31 0, L_0x12b126560;  1 drivers
v0x12b125c20_0 .net "t3", 31 0, L_0x12b127260;  1 drivers
v0x12b125cd0_0 .net "t4", 31 0, L_0x12b127620;  1 drivers
v0x12b1251c0_0 .net "t5", 31 0, L_0x12b1273e0;  1 drivers
v0x12b125f60_0 .net "t6", 31 0, L_0x12b1277b0;  1 drivers
v0x12b125ff0_0 .net "tp", 31 0, L_0x12b126300;  1 drivers
v0x12b11d860_40 .array/port v0x12b11d860, 40;
v0x12b11d860_41 .array/port v0x12b11d860, 41;
v0x12b11d860_42 .array/port v0x12b11d860, 42;
v0x12b11d860_43 .array/port v0x12b11d860, 43;
L_0x12b127550 .concat [ 8 8 8 8], v0x12b11d860_40, v0x12b11d860_41, v0x12b11d860_42, v0x12b11d860_43;
v0x12b11d860_44 .array/port v0x12b11d860, 44;
v0x12b11d860_45 .array/port v0x12b11d860, 45;
v0x12b11d860_47 .array/port v0x12b11d860, 47;
L_0x12b1278c0 .concat [ 8 8 8 8], v0x12b11d860_44, v0x12b11d860_45, v0x12b11d860_47, v0x12b11d860_47;
S_0x12b105eb0 .scope module, "riscv_DUT" "RISCV" 2 52, 3 15 0, S_0x12b108880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
P_0x12b105b90 .param/l "WIDHT" 0 3 19, +C4<00000000000000000000000000100000>;
v0x12b1235c0_0 .net "ALUCtl", 3 0, L_0x12b128900;  1 drivers
v0x12b123670_0 .net "ALUResult", 31 0, L_0x12b129ff0;  1 drivers
v0x12b123710_0 .net "ALUSrc", 0 0, v0x12b11b5b0_0;  1 drivers
v0x12b1237a0_0 .net "ImmExt", 31 0, v0x12b11ee60_0;  1 drivers
v0x12b123830_0 .net "ImmSrc", 1 0, v0x12b11b6d0_0;  1 drivers
v0x12b123900_0 .net "Inst", 31 0, L_0x12b1287e0;  1 drivers
v0x12b123990_0 .net "MemWrite", 0 0, v0x12b11b800_0;  1 drivers
v0x12b123a20_0 .net "PC", 31 0, v0x12b121980_0;  1 drivers
v0x12b123b30_0 .net "PCNext", 31 0, L_0x12b127a50;  1 drivers
v0x12b123c40_0 .net "PCPlus4", 31 0, L_0x12b127be0;  1 drivers
v0x12b123cd0_0 .net "PCSrc", 0 0, L_0x12b128b40;  1 drivers
v0x12b123da0_0 .net "PCTarget", 31 0, L_0x12b12a180;  1 drivers
v0x12b123e70_0 .net "ReadData", 31 0, L_0x12b12ac50;  1 drivers
v0x12b123f40_0 .net "RegWrite", 0 0, v0x12b11b8a0_0;  1 drivers
v0x12b123fd0_0 .net "Result", 31 0, L_0x12b12ad70;  1 drivers
v0x12b1240a0_0 .net "ResultSrc", 1 0, v0x12b11b940_0;  1 drivers
v0x12b124130_0 .net "SrcA", 31 0, L_0x12b129350;  1 drivers
v0x12b124300_0 .net "SrcB", 31 0, L_0x12b129e50;  1 drivers
v0x12b124390_0 .net "WriteData", 31 0, L_0x12b129930;  1 drivers
v0x12b124420_0 .net "Zero", 0 0, L_0x12b12a0e0;  1 drivers
v0x12b1244b0_0 .net "clk", 0 0, v0x12b124c40_0;  1 drivers
v0x12b124540_0 .net "reset", 0 0, v0x12b124fd0_0;  1 drivers
L_0x12b128c70 .part L_0x12b1287e0, 0, 7;
L_0x12b128d10 .part L_0x12b1287e0, 12, 3;
L_0x12b128e70 .part L_0x12b1287e0, 30, 1;
L_0x12b129ad0 .part L_0x12b1287e0, 15, 5;
L_0x12b129b70 .part L_0x12b1287e0, 20, 5;
L_0x12b129c10 .part L_0x12b1287e0, 7, 5;
L_0x12b129db0 .part L_0x12b1287e0, 7, 25;
S_0x12b106020 .scope module, "ALU" "ALU" 3 72, 4 1 0, S_0x12b105eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 4 "ALUCtl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
P_0x12b811a00 .param/l "ADD" 1 4 12, +C4<00000000000000000000000000000000>;
P_0x12b811a40 .param/l "AND" 1 4 21, +C4<00000000000000000000000000001001>;
P_0x12b811a80 .param/l "BGE" 1 4 26, +C4<00000000000000000000000000001100>;
P_0x12b811ac0 .param/l "BGEU" 1 4 28, +C4<00000000000000000000000000001110>;
P_0x12b811b00 .param/l "BLT" 1 4 25, +C4<00000000000000000000000000001011>;
P_0x12b811b40 .param/l "BLTU" 1 4 27, +C4<00000000000000000000000000001101>;
P_0x12b811b80 .param/l "BNE" 1 4 24, +C4<00000000000000000000000000001010>;
P_0x12b811bc0 .param/l "OR" 1 4 20, +C4<00000000000000000000000000001000>;
P_0x12b811c00 .param/l "SLL" 1 4 14, +C4<00000000000000000000000000000010>;
P_0x12b811c40 .param/l "SLT" 1 4 15, +C4<00000000000000000000000000000011>;
P_0x12b811c80 .param/l "SLTU" 1 4 16, +C4<00000000000000000000000000000100>;
P_0x12b811cc0 .param/l "SRA" 1 4 19, +C4<00000000000000000000000000000111>;
P_0x12b811d00 .param/l "SRL" 1 4 18, +C4<00000000000000000000000000000110>;
P_0x12b811d40 .param/l "SUB" 1 4 13, +C4<00000000000000000000000000000001>;
P_0x12b811d80 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
P_0x12b811dc0 .param/l "XOR" 1 4 17, +C4<00000000000000000000000000000101>;
L_0x12b129ff0 .functor BUFZ 32, v0x12b118c30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b108a70_0 .net "ALUCtl", 3 0, L_0x12b128900;  alias, 1 drivers
v0x12b118930_0 .net "ALUResult", 31 0, L_0x12b129ff0;  alias, 1 drivers
v0x12b1189e0_0 .net "SrcA", 31 0, L_0x12b129350;  alias, 1 drivers
v0x12b118aa0_0 .net "SrcB", 31 0, L_0x12b129e50;  alias, 1 drivers
v0x12b118b50_0 .net "Zero", 0 0, L_0x12b12a0e0;  alias, 1 drivers
v0x12b118c30_0 .var "temp", 31 0;
E_0x12b108400 .event anyedge, v0x12b108a70_0, v0x12b1189e0_0, v0x12b118aa0_0;
L_0x12b12a0e0 .reduce/nor v0x12b118c30_0;
S_0x12b118d60 .scope module, "AdderPC" "Adder" 3 31, 5 1 0, S_0x12b105eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /OUTPUT 32 "Result";
P_0x12b118f20 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v0x12b119090_0 .net "Result", 31 0, L_0x12b127be0;  alias, 1 drivers
v0x12b119120_0 .net "SrcA", 31 0, v0x12b121980_0;  alias, 1 drivers
L_0x130068010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12b1191c0_0 .net "SrcB", 31 0, L_0x130068010;  1 drivers
L_0x12b127be0 .arith/sum 32, v0x12b121980_0, L_0x130068010;
S_0x12b119260 .scope module, "AdderPCTarget" "Adder" 3 80, 5 1 0, S_0x12b105eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /OUTPUT 32 "Result";
P_0x12b119420 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v0x12b1195b0_0 .net "Result", 31 0, L_0x12b12a180;  alias, 1 drivers
v0x12b119660_0 .net "SrcA", 31 0, v0x12b121980_0;  alias, 1 drivers
v0x12b119700_0 .net "SrcB", 31 0, v0x12b11ee60_0;  alias, 1 drivers
L_0x12b12a180 .arith/sum 32, v0x12b121980_0, v0x12b11ee60_0;
S_0x12b1197a0 .scope module, "ControlUnit" "ControlUnit" 3 38, 6 1 0, S_0x12b105eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "func3";
    .port_info 2 /INPUT 1 "func7_5";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /OUTPUT 4 "ALUCtl";
    .port_info 5 /OUTPUT 2 "ResultSrc";
    .port_info 6 /OUTPUT 2 "ImmSrc";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "PCSrc";
L_0x12b128a90 .functor AND 1, L_0x12b12a0e0, v0x12b11b640_0, C4<1>, C4<1>;
L_0x12b128b40 .functor OR 1, v0x12b11b760_0, L_0x12b128a90, C4<0>, C4<0>;
v0x12b11bbe0_0 .net "ALUCtl", 3 0, L_0x12b128900;  alias, 1 drivers
v0x12b11bcb0_0 .net "ALUOp", 1 0, v0x12b11b4f0_0;  1 drivers
v0x12b11bd40_0 .net "ALUSrc", 0 0, v0x12b11b5b0_0;  alias, 1 drivers
v0x12b11bdd0_0 .net "AndOut", 0 0, L_0x12b128a90;  1 drivers
v0x12b11be60_0 .net "Branch", 0 0, v0x12b11b640_0;  1 drivers
v0x12b11bf30_0 .net "ImmSrc", 1 0, v0x12b11b6d0_0;  alias, 1 drivers
v0x12b11bfc0_0 .net "Jump", 0 0, v0x12b11b760_0;  1 drivers
v0x12b11c070_0 .net "MemWrite", 0 0, v0x12b11b800_0;  alias, 1 drivers
v0x12b11c120_0 .net "PCSrc", 0 0, L_0x12b128b40;  alias, 1 drivers
v0x12b11c230_0 .net "RegWrite", 0 0, v0x12b11b8a0_0;  alias, 1 drivers
v0x12b11c2e0_0 .net "ResultSrc", 1 0, v0x12b11b940_0;  alias, 1 drivers
v0x12b11c370_0 .net "Zero", 0 0, L_0x12b12a0e0;  alias, 1 drivers
v0x12b11c400_0 .net "func3", 2 0, L_0x12b128d10;  1 drivers
v0x12b11c4b0_0 .net "func7_5", 0 0, L_0x12b128e70;  1 drivers
v0x12b11c560_0 .net "opcode", 6 0, L_0x12b128c70;  1 drivers
L_0x12b1289f0 .part L_0x12b128c70, 5, 1;
S_0x12b119ad0 .scope module, "ALUDecoder" "ALUDecoder" 6 26, 7 1 0, S_0x12b1197a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "func3";
    .port_info 2 /INPUT 1 "func7_5";
    .port_info 3 /INPUT 1 "opcode_5";
    .port_info 4 /OUTPUT 4 "ALUCtl";
P_0x12b811e00 .param/l "ADD" 0 7 17, +C4<00000000000000000000000000000000>;
P_0x12b811e40 .param/l "AND" 0 7 26, +C4<00000000000000000000000000001001>;
P_0x12b811e80 .param/l "BGE" 0 7 32, +C4<00000000000000000000000000001100>;
P_0x12b811ec0 .param/l "BGEU" 0 7 34, +C4<00000000000000000000000000001110>;
P_0x12b811f00 .param/l "BLT" 0 7 31, +C4<00000000000000000000000000001011>;
P_0x12b811f40 .param/l "BLTU" 0 7 33, +C4<00000000000000000000000000001101>;
P_0x12b811f80 .param/l "BNE" 0 7 30, +C4<00000000000000000000000000001010>;
P_0x12b811fc0 .param/l "Branch_Type" 0 7 13, +C4<00000000000000000000000000000001>;
P_0x12b812000 .param/l "IR_Type" 0 7 14, +C4<00000000000000000000000000000010>;
P_0x12b812040 .param/l "Load_Store_Type" 0 7 12, +C4<00000000000000000000000000000000>;
P_0x12b812080 .param/l "OR" 0 7 25, +C4<00000000000000000000000000001000>;
P_0x12b8120c0 .param/l "SLL" 0 7 19, +C4<00000000000000000000000000000010>;
P_0x12b812100 .param/l "SLT" 0 7 20, +C4<00000000000000000000000000000011>;
P_0x12b812140 .param/l "SLTU" 0 7 21, +C4<00000000000000000000000000000100>;
P_0x12b812180 .param/l "SRA" 0 7 24, +C4<00000000000000000000000000000111>;
P_0x12b8121c0 .param/l "SRL" 0 7 23, +C4<00000000000000000000000000000110>;
P_0x12b812200 .param/l "SUB" 0 7 18, +C4<00000000000000000000000000000001>;
P_0x12b812240 .param/l "XOR" 0 7 22, +C4<00000000000000000000000000000101>;
L_0x12b128900 .functor BUFZ 4, v0x12b11a810_0, C4<0000>, C4<0000>, C4<0000>;
v0x12b11a460_0 .net "ALUCtl", 3 0, L_0x12b128900;  alias, 1 drivers
v0x12b11a530_0 .net "ALUOp", 1 0, v0x12b11b4f0_0;  alias, 1 drivers
v0x12b11a5d0_0 .net "func3", 2 0, L_0x12b128d10;  alias, 1 drivers
v0x12b11a690_0 .net "func7_5", 0 0, L_0x12b128e70;  alias, 1 drivers
v0x12b11a730_0 .net "opcode_5", 0 0, L_0x12b1289f0;  1 drivers
v0x12b11a810_0 .var "temp", 3 0;
E_0x12b11a3f0 .event anyedge, v0x12b11a530_0, v0x12b11a5d0_0, v0x12b11a730_0, v0x12b11a690_0;
S_0x12b11a940 .scope module, "MainDecoder" "MainDecoder" 6 14, 8 1 0, S_0x12b1197a0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 2 "ResultSrc";
    .port_info 2 /OUTPUT 2 "ImmSrc";
    .port_info 3 /OUTPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 1 "Branch";
    .port_info 5 /OUTPUT 1 "Jump";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
P_0x12b11ab00 .param/l "B_Type" 0 8 16, +C4<00000000000000000000000000000010>;
P_0x12b11ab40 .param/l "BranchInst" 0 8 23, +C4<00000000000000000000000001100011>;
P_0x12b11ab80 .param/l "Branch_Type" 0 8 9, +C4<00000000000000000000000000000001>;
P_0x12b11abc0 .param/l "IR_Type" 0 8 10, +C4<00000000000000000000000000000010>;
P_0x12b11ac00 .param/l "I_Type" 0 8 14, +C4<00000000000000000000000000000000>;
P_0x12b11ac40 .param/l "I_TypeInst" 0 8 24, +C4<00000000000000000000000000010011>;
P_0x12b11ac80 .param/l "J_Type" 0 8 17, +C4<00000000000000000000000000000011>;
P_0x12b11acc0 .param/l "J_TypeInst" 0 8 26, +C4<00000000000000000000000001101111>;
P_0x12b11ad00 .param/l "LoadInst" 0 8 21, +C4<00000000000000000000000000000011>;
P_0x12b11ad40 .param/l "Load_Store_Type" 0 8 8, +C4<00000000000000000000000000000000>;
P_0x12b11ad80 .param/l "R_TypeInst" 0 8 25, +C4<00000000000000000000000000110011>;
P_0x12b11adc0 .param/l "S_Type" 0 8 15, +C4<00000000000000000000000000000001>;
P_0x12b11ae00 .param/l "StoreInst" 0 8 22, +C4<00000000000000000000000000100011>;
v0x12b11b4f0_0 .var "ALUOp", 1 0;
v0x12b11b5b0_0 .var "ALUSrc", 0 0;
v0x12b11b640_0 .var "Branch", 0 0;
v0x12b11b6d0_0 .var "ImmSrc", 1 0;
v0x12b11b760_0 .var "Jump", 0 0;
v0x12b11b800_0 .var "MemWrite", 0 0;
v0x12b11b8a0_0 .var "RegWrite", 0 0;
v0x12b11b940_0 .var "ResultSrc", 1 0;
v0x12b11b9f0_0 .net "opcode", 6 0, L_0x12b128c70;  alias, 1 drivers
E_0x12b11b4b0 .event anyedge, v0x12b11b9f0_0;
S_0x12b11c6c0 .scope module, "DataMemory" "DataMemory" 3 82, 9 2 0, S_0x12b105eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "WD";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "WE";
    .port_info 4 /OUTPUT 32 "RD";
P_0x12b119960 .param/l "Width" 0 9 3, +C4<00000000000000000000000000100000>;
v0x12b11c9f0_0 .net "A", 31 0, L_0x12b129ff0;  alias, 1 drivers
v0x12b11cac0_0 .net "CLK", 0 0, v0x12b124c40_0;  alias, 1 drivers
v0x12b11cb50_0 .net "RD", 31 0, L_0x12b12ac50;  alias, 1 drivers
v0x12b11cc10_0 .net "WD", 31 0, L_0x12b129930;  alias, 1 drivers
v0x12b11ccc0_0 .net "WE", 0 0, v0x12b11b800_0;  alias, 1 drivers
L_0x130068400 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x12b11cdd0_0 .net/2u *"_ivl_0", 31 0, L_0x130068400;  1 drivers
v0x12b11ce60_0 .net *"_ivl_10", 31 0, L_0x12b12a540;  1 drivers
v0x12b11cf10_0 .net *"_ivl_12", 7 0, L_0x12b12a5e0;  1 drivers
L_0x1300684d8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12b11cfc0_0 .net/2u *"_ivl_14", 31 0, L_0x1300684d8;  1 drivers
v0x12b11d0d0_0 .net *"_ivl_16", 31 0, L_0x12b12a680;  1 drivers
v0x12b11d180_0 .net *"_ivl_18", 7 0, L_0x12b12a720;  1 drivers
v0x12b11d230_0 .net *"_ivl_2", 0 0, L_0x12b12a300;  1 drivers
L_0x130068520 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12b11d2d0_0 .net/2u *"_ivl_20", 31 0, L_0x130068520;  1 drivers
v0x12b11d380_0 .net *"_ivl_22", 31 0, L_0x12b12a7c0;  1 drivers
v0x12b11d430_0 .net *"_ivl_24", 7 0, L_0x12b12aa00;  1 drivers
v0x12b11d4e0_0 .net *"_ivl_26", 31 0, L_0x12b12aaa0;  1 drivers
L_0x130068448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b11d590_0 .net/2u *"_ivl_4", 31 0, L_0x130068448;  1 drivers
v0x12b11d720_0 .net *"_ivl_6", 7 0, L_0x12b12a3a0;  1 drivers
L_0x130068490 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12b11d7b0_0 .net/2u *"_ivl_8", 31 0, L_0x130068490;  1 drivers
v0x12b11d860 .array "mem", 0 255, 7 0;
E_0x12b11c9b0 .event posedge, v0x12b11cac0_0;
L_0x12b12a300 .cmp/gt 32, L_0x12b129ff0, L_0x130068400;
L_0x12b12a3a0 .array/port v0x12b11d860, L_0x12b12a540;
L_0x12b12a540 .arith/sum 32, L_0x12b129ff0, L_0x130068490;
L_0x12b12a5e0 .array/port v0x12b11d860, L_0x12b12a680;
L_0x12b12a680 .arith/sum 32, L_0x12b129ff0, L_0x1300684d8;
L_0x12b12a720 .array/port v0x12b11d860, L_0x12b12a7c0;
L_0x12b12a7c0 .arith/sum 32, L_0x12b129ff0, L_0x130068520;
L_0x12b12aa00 .array/port v0x12b11d860, L_0x12b129ff0;
L_0x12b12aaa0 .concat [ 8 8 8 8], L_0x12b12aa00, L_0x12b12a720, L_0x12b12a5e0, L_0x12b12a3a0;
L_0x12b12ac50 .functor MUXZ 32, L_0x12b12aaa0, L_0x130068448, L_0x12b12a300, C4<>;
S_0x12b11e980 .scope module, "ImmExtnd" "ImmExtnd" 3 64, 10 1 0, S_0x12b105eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "Instr";
    .port_info 1 /INPUT 2 "InstType";
    .port_info 2 /OUTPUT 32 "ImmExt";
P_0x12b11eaf0 .param/l "B_Type" 0 10 9, +C4<00000000000000000000000000000010>;
P_0x12b11eb30 .param/l "I_Type" 0 10 7, +C4<00000000000000000000000000000000>;
P_0x12b11eb70 .param/l "J_Type" 0 10 10, +C4<00000000000000000000000000000011>;
P_0x12b11ebb0 .param/l "S_Type" 0 10 8, +C4<00000000000000000000000000000001>;
v0x12b11ee60_0 .var "ImmExt", 31 0;
v0x12b11ef30_0 .net "InstType", 1 0, v0x12b11b6d0_0;  alias, 1 drivers
v0x12b11efc0_0 .net "Instr", 31 7, L_0x12b129db0;  1 drivers
E_0x12b11ee20 .event anyedge, v0x12b11b6d0_0, v0x12b11efc0_0;
S_0x12b11f070 .scope module, "InstructionMemory" "InstructionMemory" 3 33, 11 1 0, S_0x12b105eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "readAddr";
    .port_info 1 /OUTPUT 32 "inst";
L_0x130068058 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x12b11f270_0 .net/2u *"_ivl_0", 31 0, L_0x130068058;  1 drivers
v0x12b11f330_0 .net *"_ivl_10", 31 0, L_0x12b127ee0;  1 drivers
v0x12b11f3d0_0 .net *"_ivl_12", 7 0, L_0x12b128120;  1 drivers
L_0x130068130 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12b11f480_0 .net/2u *"_ivl_14", 31 0, L_0x130068130;  1 drivers
v0x12b11f530_0 .net *"_ivl_16", 31 0, L_0x12b1281c0;  1 drivers
v0x12b11f620_0 .net *"_ivl_18", 7 0, L_0x12b128330;  1 drivers
v0x12b11f6d0_0 .net *"_ivl_2", 0 0, L_0x12b127ce0;  1 drivers
L_0x130068178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12b11f770_0 .net/2u *"_ivl_20", 31 0, L_0x130068178;  1 drivers
v0x12b11f820_0 .net *"_ivl_22", 31 0, L_0x12b1283d0;  1 drivers
v0x12b11f930_0 .net *"_ivl_24", 7 0, L_0x12b128550;  1 drivers
v0x12b11f9e0_0 .net *"_ivl_26", 31 0, L_0x12b1285f0;  1 drivers
L_0x1300680a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b11fa90_0 .net/2u *"_ivl_4", 31 0, L_0x1300680a0;  1 drivers
v0x12b11fb40_0 .net *"_ivl_6", 7 0, L_0x12b127de0;  1 drivers
L_0x1300680e8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12b11fbf0_0 .net/2u *"_ivl_8", 31 0, L_0x1300680e8;  1 drivers
v0x12b11fca0_0 .net "inst", 31 0, L_0x12b1287e0;  alias, 1 drivers
v0x12b11fd50 .array "insts", 0 255, 7 0;
v0x12b11fdf0_0 .net "readAddr", 31 0, v0x12b121980_0;  alias, 1 drivers
L_0x12b127ce0 .cmp/gt 32, v0x12b121980_0, L_0x130068058;
L_0x12b127de0 .array/port v0x12b11fd50, L_0x12b127ee0;
L_0x12b127ee0 .arith/sum 32, v0x12b121980_0, L_0x1300680e8;
L_0x12b128120 .array/port v0x12b11fd50, L_0x12b1281c0;
L_0x12b1281c0 .arith/sum 32, v0x12b121980_0, L_0x130068130;
L_0x12b128330 .array/port v0x12b11fd50, L_0x12b1283d0;
L_0x12b1283d0 .arith/sum 32, v0x12b121980_0, L_0x130068178;
L_0x12b128550 .array/port v0x12b11fd50, v0x12b121980_0;
L_0x12b1285f0 .concat [ 8 8 8 8], L_0x12b128550, L_0x12b128330, L_0x12b128120, L_0x12b127de0;
L_0x12b1287e0 .functor MUXZ 32, L_0x12b1285f0, L_0x1300680a0, L_0x12b127ce0, C4<>;
S_0x12b11ffc0 .scope module, "MuxALU" "Mux2x1" 3 70, 12 1 0, S_0x12b105eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 32 "Y";
P_0x12b120130 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x12b120290_0 .net "A", 31 0, L_0x12b129930;  alias, 1 drivers
v0x12b120340_0 .net "B", 31 0, v0x12b11ee60_0;  alias, 1 drivers
v0x12b1203d0_0 .net "S", 0 0, v0x12b11b5b0_0;  alias, 1 drivers
v0x12b120460_0 .net "Y", 31 0, L_0x12b129e50;  alias, 1 drivers
L_0x12b129e50 .functor MUXZ 32, L_0x12b129930, v0x12b11ee60_0, v0x12b11b5b0_0, C4<>;
S_0x12b120540 .scope module, "MuxPC" "Mux2x1" 3 26, 12 1 0, S_0x12b105eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 32 "Y";
P_0x12b11c880 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x12b1208c0_0 .net "A", 31 0, L_0x12b127be0;  alias, 1 drivers
v0x12b120990_0 .net "B", 31 0, L_0x12b12a180;  alias, 1 drivers
v0x12b120a20_0 .net "S", 0 0, L_0x12b128b40;  alias, 1 drivers
v0x12b120ab0_0 .net "Y", 31 0, L_0x12b127a50;  alias, 1 drivers
L_0x12b127a50 .functor MUXZ 32, L_0x12b127be0, L_0x12b12a180, L_0x12b128b40, C4<>;
S_0x12b120b70 .scope module, "MuxWriteData" "Mux3x1" 3 84, 13 1 0, S_0x12b105eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 32 "C";
    .port_info 3 /INPUT 2 "S";
    .port_info 4 /OUTPUT 32 "Y";
P_0x12b120d30 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
L_0x12b12ad70 .functor BUFZ 32, v0x12b1212f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12b120ed0_0 .net "A", 31 0, L_0x12b129ff0;  alias, 1 drivers
v0x12b120fc0_0 .net "B", 31 0, L_0x12b12ac50;  alias, 1 drivers
v0x12b121060_0 .net "C", 31 0, L_0x12b127be0;  alias, 1 drivers
v0x12b121150_0 .net "S", 1 0, v0x12b11b940_0;  alias, 1 drivers
v0x12b121220_0 .net "Y", 31 0, L_0x12b12ad70;  alias, 1 drivers
v0x12b1212f0_0 .var "temp", 31 0;
E_0x12b120e60 .event anyedge, v0x12b11b940_0, v0x12b118930_0, v0x12b11cb50_0, v0x12b119090_0;
S_0x12b121400 .scope module, "ProgramCounter" "ProgramCounter" 3 29, 14 2 0, S_0x12b105eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
P_0x12b1215c0 .param/l "WIDTH" 0 14 3, +C4<00000000000000000000000000100000>;
v0x12b121720_0 .net "clk", 0 0, v0x12b124c40_0;  alias, 1 drivers
v0x12b1217d0_0 .net "pc_in", 31 0, L_0x12b127a50;  alias, 1 drivers
v0x12b121860_0 .net "pc_out", 31 0, v0x12b121980_0;  alias, 1 drivers
v0x12b1218f0_0 .net "reset", 0 0, v0x12b124fd0_0;  alias, 1 drivers
v0x12b121980_0 .var "temp", 31 0;
S_0x12b121a70 .scope module, "RegisterFile" "RegisterFile" 3 52, 15 1 0, S_0x12b105eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A1";
    .port_info 1 /INPUT 5 "A2";
    .port_info 2 /INPUT 5 "A3";
    .port_info 3 /INPUT 32 "WD3";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "WE3";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
P_0x12b121c30 .param/l "ADDR_WIDTH" 0 15 2, +C4<00000000000000000000000000000101>;
P_0x12b121c70 .param/l "DATA_WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
v0x12b121f00_0 .net "A1", 4 0, L_0x12b129ad0;  1 drivers
v0x12b121fc0_0 .net "A2", 4 0, L_0x12b129b70;  1 drivers
v0x12b122060_0 .net "A3", 4 0, L_0x12b129c10;  1 drivers
v0x12b1220f0_0 .net "CLK", 0 0, v0x12b124c40_0;  alias, 1 drivers
v0x12b122180_0 .net "RD1", 31 0, L_0x12b129350;  alias, 1 drivers
v0x12b122250_0 .net "RD2", 31 0, L_0x12b129930;  alias, 1 drivers
v0x12b122320_0 .net "WD3", 31 0, L_0x12b12ad70;  alias, 1 drivers
v0x12b1223b0_0 .net "WE3", 0 0, v0x12b11b8a0_0;  alias, 1 drivers
v0x12b122480_0 .net *"_ivl_0", 31 0, L_0x12b128f10;  1 drivers
v0x12b122590_0 .net *"_ivl_10", 31 0, L_0x12b129190;  1 drivers
v0x12b122630_0 .net *"_ivl_12", 6 0, L_0x12b129230;  1 drivers
L_0x130068298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12b1226e0_0 .net *"_ivl_15", 1 0, L_0x130068298;  1 drivers
v0x12b122790_0 .net *"_ivl_18", 31 0, L_0x12b1294e0;  1 drivers
L_0x1300682e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b122840_0 .net *"_ivl_21", 26 0, L_0x1300682e0;  1 drivers
L_0x130068328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b1228f0_0 .net/2u *"_ivl_22", 31 0, L_0x130068328;  1 drivers
v0x12b1229a0_0 .net *"_ivl_24", 0 0, L_0x12b1295c0;  1 drivers
L_0x130068370 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b122a40_0 .net/2u *"_ivl_26", 31 0, L_0x130068370;  1 drivers
v0x12b122bd0_0 .net *"_ivl_28", 31 0, L_0x12b129720;  1 drivers
L_0x1300681c0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b122c60_0 .net *"_ivl_3", 26 0, L_0x1300681c0;  1 drivers
v0x12b122d10_0 .net *"_ivl_30", 6 0, L_0x12b1297c0;  1 drivers
L_0x1300683b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12b122dc0_0 .net *"_ivl_33", 1 0, L_0x1300683b8;  1 drivers
L_0x130068208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b122e70_0 .net/2u *"_ivl_4", 31 0, L_0x130068208;  1 drivers
v0x12b122f20_0 .net *"_ivl_6", 0 0, L_0x12b128ff0;  1 drivers
L_0x130068250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b122fc0_0 .net/2u *"_ivl_8", 31 0, L_0x130068250;  1 drivers
v0x12b123070_0 .var/i "i", 31 0;
v0x12b123120 .array "regfile", 0 31, 31 0;
v0x12b1234c0_0 .net "reset", 0 0, v0x12b124fd0_0;  alias, 1 drivers
L_0x12b128f10 .concat [ 5 27 0 0], L_0x12b129ad0, L_0x1300681c0;
L_0x12b128ff0 .cmp/eq 32, L_0x12b128f10, L_0x130068208;
L_0x12b129190 .array/port v0x12b123120, L_0x12b129230;
L_0x12b129230 .concat [ 5 2 0 0], L_0x12b129ad0, L_0x130068298;
L_0x12b129350 .functor MUXZ 32, L_0x12b129190, L_0x130068250, L_0x12b128ff0, C4<>;
L_0x12b1294e0 .concat [ 5 27 0 0], L_0x12b129b70, L_0x1300682e0;
L_0x12b1295c0 .cmp/eq 32, L_0x12b1294e0, L_0x130068328;
L_0x12b129720 .array/port v0x12b123120, L_0x12b1297c0;
L_0x12b1297c0 .concat [ 5 2 0 0], L_0x12b129b70, L_0x1300683b8;
L_0x12b129930 .functor MUXZ 32, L_0x12b129720, L_0x130068370, L_0x12b1295c0, C4<>;
    .scope S_0x12b121400;
T_0 ;
    %wait E_0x12b11c9b0;
    %load/vec4 v0x12b1218f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x12b1217d0_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x12b121980_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12b11f070;
T_1 ;
    %vpi_call 11 14 "$readmemb", "instructions.txt", v0x12b11fd50 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x12b11a940;
T_2 ;
    %wait E_0x12b11b4b0;
    %load/vec4 v0x12b11b9f0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0x12b11b8a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x12b11b5b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x12b11b800_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x12b11b760_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x12b11b640_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0x12b11b4f0_0, 0, 2;
    %split/vec4 2;
    %store/vec4 v0x12b11b6d0_0, 0, 2;
    %store/vec4 v0x12b11b940_0, 0, 2;
    %jmp T_2.7;
T_2.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12b11b940_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12b11b6d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12b11b4f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b11b640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b11b760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b11b800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b11b5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b11b8a0_0, 0, 1;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12b11b940_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12b11b6d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12b11b4f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b11b640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b11b760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b11b800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b11b5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b11b8a0_0, 0, 1;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12b11b940_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x12b11b6d0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12b11b4f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b11b640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b11b760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b11b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b11b5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b11b8a0_0, 0, 1;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12b11b940_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12b11b6d0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x12b11b4f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b11b640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b11b760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b11b800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b11b5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b11b8a0_0, 0, 1;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12b11b940_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12b11b6d0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x12b11b4f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b11b640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b11b760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b11b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b11b5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b11b8a0_0, 0, 1;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x12b11b940_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x12b11b6d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12b11b4f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b11b640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b11b760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b11b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b11b5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b11b8a0_0, 0, 1;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12b119ad0;
T_3 ;
    %wait E_0x12b11a3f0;
    %load/vec4 v0x12b11a530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12b11a810_0, 0, 4;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12b11a810_0, 0, 4;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x12b11a5d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12b11a810_0, 0, 4;
    %jmp T_3.12;
T_3.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12b11a810_0, 0, 4;
    %jmp T_3.12;
T_3.6 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x12b11a810_0, 0, 4;
    %jmp T_3.12;
T_3.7 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x12b11a810_0, 0, 4;
    %jmp T_3.12;
T_3.8 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x12b11a810_0, 0, 4;
    %jmp T_3.12;
T_3.9 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x12b11a810_0, 0, 4;
    %jmp T_3.12;
T_3.10 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x12b11a810_0, 0, 4;
    %jmp T_3.12;
T_3.12 ;
    %pop/vec4 1;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x12b11a5d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12b11a810_0, 0, 4;
    %jmp T_3.22;
T_3.13 ;
    %load/vec4 v0x12b11a730_0;
    %load/vec4 v0x12b11a690_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_3.23, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12b11a810_0, 0, 4;
    %jmp T_3.24;
T_3.23 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12b11a810_0, 0, 4;
T_3.24 ;
    %jmp T_3.22;
T_3.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12b11a810_0, 0, 4;
    %jmp T_3.22;
T_3.15 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x12b11a810_0, 0, 4;
    %jmp T_3.22;
T_3.16 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x12b11a810_0, 0, 4;
    %jmp T_3.22;
T_3.17 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x12b11a810_0, 0, 4;
    %jmp T_3.22;
T_3.18 ;
    %load/vec4 v0x12b11a690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x12b11a810_0, 0, 4;
    %jmp T_3.26;
T_3.25 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12b11a810_0, 0, 4;
T_3.26 ;
    %jmp T_3.22;
T_3.19 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x12b11a810_0, 0, 4;
    %jmp T_3.22;
T_3.20 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x12b11a810_0, 0, 4;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12b121a70;
T_4 ;
    %wait E_0x12b11c9b0;
    %load/vec4 v0x12b1234c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b123070_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x12b123070_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12b123070_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b123120, 0, 4;
    %load/vec4 v0x12b123070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12b123070_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x12b1223b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x12b122320_0;
    %load/vec4 v0x12b122060_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b123120, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12b11e980;
T_5 ;
    %wait E_0x12b11ee20;
    %load/vec4 v0x12b11ef30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b11ee60_0, 0, 32;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x12b11efc0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x12b11efc0_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b11ee60_0, 0, 32;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x12b11efc0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x12b11efc0_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b11efc0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b11ee60_0, 0, 32;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x12b11efc0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x12b11efc0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b11efc0_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b11efc0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x12b11ee60_0, 0, 32;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x12b11efc0_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x12b11efc0_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b11efc0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b11efc0_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x12b11ee60_0, 0, 32;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x12b106020;
T_6 ;
    %wait E_0x12b108400;
    %load/vec4 v0x12b108a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b118c30_0, 0, 32;
    %jmp T_6.16;
T_6.0 ;
    %load/vec4 v0x12b1189e0_0;
    %load/vec4 v0x12b118aa0_0;
    %add;
    %store/vec4 v0x12b118c30_0, 0, 32;
    %jmp T_6.16;
T_6.1 ;
    %load/vec4 v0x12b1189e0_0;
    %load/vec4 v0x12b118aa0_0;
    %sub;
    %store/vec4 v0x12b118c30_0, 0, 32;
    %jmp T_6.16;
T_6.2 ;
    %load/vec4 v0x12b1189e0_0;
    %ix/getv 4, v0x12b118aa0_0;
    %shiftl 4;
    %store/vec4 v0x12b118c30_0, 0, 32;
    %jmp T_6.16;
T_6.3 ;
    %load/vec4 v0x12b1189e0_0;
    %load/vec4 v0x12b118aa0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x12b118c30_0, 0, 32;
    %jmp T_6.16;
T_6.4 ;
    %load/vec4 v0x12b1189e0_0;
    %load/vec4 v0x12b118aa0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x12b118c30_0, 0, 32;
    %jmp T_6.16;
T_6.5 ;
    %load/vec4 v0x12b1189e0_0;
    %load/vec4 v0x12b118aa0_0;
    %xor;
    %store/vec4 v0x12b118c30_0, 0, 32;
    %jmp T_6.16;
T_6.6 ;
    %load/vec4 v0x12b1189e0_0;
    %ix/getv 4, v0x12b118aa0_0;
    %shiftr 4;
    %store/vec4 v0x12b118c30_0, 0, 32;
    %jmp T_6.16;
T_6.7 ;
    %load/vec4 v0x12b1189e0_0;
    %ix/getv 4, v0x12b118aa0_0;
    %shiftr 4;
    %store/vec4 v0x12b118c30_0, 0, 32;
    %jmp T_6.16;
T_6.8 ;
    %load/vec4 v0x12b1189e0_0;
    %load/vec4 v0x12b118aa0_0;
    %or;
    %store/vec4 v0x12b118c30_0, 0, 32;
    %jmp T_6.16;
T_6.9 ;
    %load/vec4 v0x12b1189e0_0;
    %load/vec4 v0x12b118aa0_0;
    %and;
    %store/vec4 v0x12b118c30_0, 0, 32;
    %jmp T_6.16;
T_6.10 ;
    %load/vec4 v0x12b1189e0_0;
    %load/vec4 v0x12b118aa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %store/vec4 v0x12b118c30_0, 0, 32;
    %jmp T_6.16;
T_6.11 ;
    %load/vec4 v0x12b1189e0_0;
    %load/vec4 v0x12b118aa0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.17, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.18, 8;
T_6.17 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_6.18, 8;
 ; End of false expr.
    %blend;
T_6.18;
    %store/vec4 v0x12b118c30_0, 0, 32;
    %jmp T_6.16;
T_6.12 ;
    %load/vec4 v0x12b118aa0_0;
    %load/vec4 v0x12b1189e0_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_6.19, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.20, 8;
T_6.19 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_6.20, 8;
 ; End of false expr.
    %blend;
T_6.20;
    %store/vec4 v0x12b118c30_0, 0, 32;
    %jmp T_6.16;
T_6.13 ;
    %load/vec4 v0x12b1189e0_0;
    %load/vec4 v0x12b118aa0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.21, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.22, 8;
T_6.21 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_6.22, 8;
 ; End of false expr.
    %blend;
T_6.22;
    %store/vec4 v0x12b118c30_0, 0, 32;
    %jmp T_6.16;
T_6.14 ;
    %load/vec4 v0x12b118aa0_0;
    %load/vec4 v0x12b1189e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_6.23, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.24, 8;
T_6.23 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_6.24, 8;
 ; End of false expr.
    %blend;
T_6.24;
    %store/vec4 v0x12b118c30_0, 0, 32;
    %jmp T_6.16;
T_6.16 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x12b11c6c0;
T_7 ;
    %wait E_0x12b11c9b0;
    %load/vec4 v0x12b11ccc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x12b11cc10_0;
    %split/vec4 8;
    %ix/getv 3, v0x12b11c9f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b11d860, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x12b11c9f0_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b11d860, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x12b11c9f0_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b11d860, 0, 4;
    %load/vec4 v0x12b11c9f0_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12b11d860, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x12b120b70;
T_8 ;
    %wait E_0x12b120e60;
    %load/vec4 v0x12b121150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b1212f0_0, 0, 32;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x12b120ed0_0;
    %store/vec4 v0x12b1212f0_0, 0, 32;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x12b120fc0_0;
    %store/vec4 v0x12b1212f0_0, 0, 32;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x12b121060_0;
    %store/vec4 v0x12b1212f0_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x12b108880;
T_9 ;
    %vpi_call 2 58 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call 2 59 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12b108880 {0 0 0};
    %delay 500000, 0;
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x12b108880;
T_10 ;
    %delay 1000, 0;
    %load/vec4 v0x12b124c40_0;
    %inv;
    %store/vec4 v0x12b124c40_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x12b108880;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b124c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b124fd0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b124fd0_0, 0, 1;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "tb.v";
    "./RISCV.v";
    "./ALU.v";
    "./Adder.v";
    "./ControlUnit.v";
    "./ALUDecoder.v";
    "./MainDecoder.v";
    "./DataMemory.v";
    "./ImmExtnd.v";
    "./InstructionMemory.v";
    "./Mux2x1.v";
    "./Mux3x1.v";
    "./ProgramCounter.v";
    "./RegisterFile.v";
