INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/FPGA_Prototyping_CH6/FPGA_Prototyping_CH6.srcs/sources_1/new/reaction_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/FPGA_Prototyping_CH6/FPGA_Prototyping_CH6.srcs/sources_1/new/seven_seg_mux_reaction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_mux_reaction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/FPGA_Prototyping_CH6/FPGA_Prototyping_CH6.srcs/sim_1/new/reaction_timer_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_timer_test
