2020-05-12      21:24:04

**************** Exe:0   Clk:1 ********************

== chan_sendAddr valid: 1  bp: 0  getLast: 0  en: 1
d0:c1:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:    0
       isWt:    0
      inflg:    0
        rdy:    0
    hasPush:    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:
       isWt:
      inflg:
        rdy:


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:1   Clk:2 ********************

== chan_sendAddr valid: 1  bp: 0  getLast: 0  en: 1
d1:c2:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:    0    1
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0
    hasPush:    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0
       isWt:    0
      inflg:    1
        rdy:    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:    0
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:2   Clk:3 ********************

== chan_sendAddr valid: 1  bp: 0  getLast: 0  en: 1
d2:c3:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2
       isWt:    0    0    0
      inflg:    1    1    0
        rdy:    0    0    0
    hasPush:    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0    4
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:    0
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:3   Clk:4 ********************

== chan_sendAddr valid: 1  bp: 0  getLast: 0  en: 1
d3:c4:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2    3
       isWt:    0    0    0    0
      inflg:    1    1    1    0
        rdy:    0    0    0    0
    hasPush:    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0    4    8
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4    8
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:    0
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:4   Clk:5 ********************

== chan_sendAddr valid: 1  bp: 0  getLast: 0  en: 1
d4:c5:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2    3    4
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    0
        rdy:    0    0    0    0    0
    hasPush:    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0    4    8   12
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4    8   12
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:    0
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:5   Clk:6 ********************

== chan_sendAddr valid: 1  bp: 0  getLast: 0  en: 1
d5:c6:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2    3    4    5
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0    4    8   12   16
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4    8   12   16
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:    0
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:6   Clk:7 ********************

== chan_sendAddr valid: 1  bp: 0  getLast: 0  en: 1
d6:c7:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2    3    4    5    6
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0    4    8   12   16   20
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4    8   12   16   20
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:    0
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:7   Clk:8 ********************

== chan_sendAddr valid: 1  bp: 0  getLast: 0  en: 1
d7:c8:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2    3    4    5    6    7
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0    4    8   12   16   20   24
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4    8   12   16   20   24
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:    0
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:8   Clk:9 ********************

== chan_sendAddr valid: 1  bp: 0  getLast: 0  en: 1
d8:c9:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2    3    4    5    6    7    8
       isWt:    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0    4    8   12   16   20   24   28
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4    8   12   16   20   24   28
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:    0
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:9   Clk:10 ********************

== chan_sendAddr valid: 1  bp: 0  getLast: 0  en: 1
d9:c10:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2    3    4    5    6    7    8    9
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0    4    8   12   16   20   24   28   32
       isWt:    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4    8   12   16   20   24   28
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:    0
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:10   Clk:11 ********************

== chan_sendAddr valid: 1  bp: 0  getLast: 0  en: 1
d10:c11:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2    3    4    5    6    7    8    9   10
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0    4    8   12   16   20   24   28   32   36
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4    8   12   16   20   24   28
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:   32   36
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:    0
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:11   Clk:12 ********************

== chan_sendAddr valid: 1  bp: 0  getLast: 0  en: 1
d11:c12:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2    3    4    5    6    7    8    9   10   11
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0    4    8   12   16   20   24   28   32   36   40
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4    8   12   16   20   24   28
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:   32   36   40
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:    0
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:12   Clk:13 ********************

== chan_sendAddr valid: 1  bp: 0  getLast: 0  en: 1
d12:c13:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2    3    4    5    6    7    8    9   10   11   12
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0    4    8   12   16   20   24   28   32   36   40   44
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4    8   12   16   20   24   28
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:   32   36   40   44
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:    0
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:13   Clk:14 ********************

== chan_sendAddr valid: 1  bp: 0  getLast: 0  en: 1
d13:c14:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2    3    4    5    6    7    8    9   10   11   12   13
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0    4    8   12   16   20   24   28   32   36   40   44   48
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4    8   12   16   20   24   28
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:   32   36   40   44   48
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:    0
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:14   Clk:15 ********************

== chan_sendAddr valid: 1  bp: 0  getLast: 0  en: 1
d14:c15:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2    3    4    5    6    7    8    9   10   11   12   13   14
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0    4    8   12   16   20   24   28   32   36   40   44   48   52
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4    8   12   16   20   24   28
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:    0
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:15   Clk:16 ********************

== chan_sendAddr valid: 1  bp: 0  getLast: 0  en: 1
d15:c16:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2    3    4    5    6    7    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0    4    8   12   16   20   24   28   32   36   40   44   48   52   56
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4    8   12   16   20   24   28
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:    0
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:16   Clk:17 ********************

== chan_sendAddr valid: 0  bp: 0  getLast: 0  en: 1
d16:c17:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2    3    4    5    6    7    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0    4    8   12   16   20   24   28   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4    8   12   16   20   24   28
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:    0
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:17   Clk:18 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d16:c17:l0 d17:c18:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2    3    4    5    6    7    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0    4    8   12   16   20   24   28   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4    8   12   16   20   24   28
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:    0
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:18   Clk:19 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d16:c17:l0 d17:c18:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2    3    4    5    6    7    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0    4    8   12   16   20   24   28   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4    8   12   16   20   24   28
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:    0
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:19   Clk:20 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d16:c17:l0 d17:c18:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2    3    4    5    6    7    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0    4    8   12   16   20   24   28   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4    8   12   16   20   24   28
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:    0
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:20   Clk:21 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d16:c17:l0 d17:c18:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2    3    4    5    6    7    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0    4    8   12   16   20   24   28   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4    8   12   16   20   24   28
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:    0
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:21   Clk:22 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d16:c17:l0 d17:c18:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2    3    4    5    6    7    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0    4    8   12   16   20   24   28   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4    8   12   16   20   24   28
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:    0
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:22   Clk:23 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d16:c17:l0 d17:c18:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2    3    4    5    6    7    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0    4    8   12   16   20   24   28   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4    8   12   16   20   24   28
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:    0
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:23   Clk:24 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d16:c17:l0 d17:c18:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2    3    4    5    6    7    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0    4    8   12   16   20   24   28   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4    8   12   16   20   24   28
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:    0
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:24   Clk:25 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d16:c17:l0 d17:c18:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2    3    4    5    6    7    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0    4    8   12   16   20   24   28   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4    8   12   16   20   24   28
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:    0
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:25   Clk:26 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d16:c17:l0 d17:c18:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2    3    4    5    6    7    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0    4    8   12   16   20   24   28   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4    8   12   16   20   24   28
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:    0
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:26   Clk:27 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d16:c17:l0 d17:c18:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2    3    4    5    6    7    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0    4    8   12   16   20   24   28   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4    8   12   16   20   24   28
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:    0
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:27   Clk:28 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d16:c17:l0 d17:c18:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2    3    4    5    6    7    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0    4    8   12   16   20   24   28   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4    8   12   16   20   24   28
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:    0
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:28   Clk:29 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d16:c17:l0 d17:c18:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2    3    4    5    6    7    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0    4    8   12   16   20   24   28   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4    8   12   16   20   24   28
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:    0
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:29   Clk:30 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d16:c17:l0 d17:c18:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2    3    4    5    6    7    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0    4    8   12   16   20   24   28   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4    8   12   16   20   24   28
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:    0
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:30   Clk:31 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d16:c17:l0 d17:c18:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2    3    4    5    6    7    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0    4    8   12   16   20   24   28   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4    8   12   16   20   24   28
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:    0
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:31   Clk:32 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d16:c17:l0 d17:c18:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2    3    4    5    6    7    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0    4    8   12   16   20   24   28   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4    8   12   16   20   24   28
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:    0
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:32   Clk:33 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d16:c17:l0 d17:c18:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2    3    4    5    6    7    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0    4    8   12   16   20   24   28   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4    8   12   16   20   24   28
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:    0
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:33   Clk:34 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d16:c17:l0 d17:c18:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2    3    4    5    6    7    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0    4    8   12   16   20   24   28   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4    8   12   16   20   24   28
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:    0
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:34   Clk:35 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d16:c17:l0 d17:c18:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2    3    4    5    6    7    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0    4    8   12   16   20   24   28   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4    8   12   16   20   24   28
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:35   Clk:36 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d16:c17:l0 d17:c18:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2    3    4    5    6    7    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:    0    4   12   16   20   24   28   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4   12   16   20   24   28
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:36   Clk:37 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d16:c17:l0 d17:c18:l0 

== lse_ld valid: 1  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:    0    1    2    3    4    5    6    7    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    1    1    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d2:c37:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d2:c37:l0 

== MemorySystem
MemSys reqQueue:
       addr:    0    4   16   20   24   28   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4   16   20   24   28
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:37   Clk:38 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d16:c17:l0 d17:c18:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:    0    1    3    4    5    6    7    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    1    1    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d3:c38:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d3:c38:l0 

== MemorySystem
MemSys reqQueue:
       addr:    0    4   20   24   28   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4   20   24   28
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:38   Clk:39 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d16:c39:l0 d17:c18:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:    0    1   16    4    5    6    7    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    1    1    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
channel:
	d4:c39:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d4:c39:l0 

== MemorySystem
MemSys reqQueue:
       addr:    0    4   24   28   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4   24   28
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:39   Clk:40 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d17:c40:l0 d39:c40:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:    0    1   16   17    5    6    7    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    0    0    0    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    1    1    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    1    0    0    0    0    0    0    0    0    0    0
channel:
	d5:c40:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d5:c40:l0 

== MemorySystem
MemSys reqQueue:
       addr:    0    4   64   28   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4   28
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:40   Clk:41 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d39:c41:l0 d40:c41:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:    0    1   16   17   39    6    7    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    0    0    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    1    1    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
channel:
	d6:c41:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d6:c41:l0 

== MemorySystem
MemSys reqQueue:
       addr:    0    4   64   68   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    0    4
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:41   Clk:42 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d40:c42:l0 d41:c42:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:    0    1   16   17   39   40    7    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    0    0    1    1    1    1    1    1    1    1
        rdy:    1    0    0    0    0    0    1    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0
channel:
	d7:c42:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d7:c42:l0 

== MemorySystem
MemSys reqQueue:
       addr:    4   64   68  156   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:    4  156
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:42   Clk:43 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d41:c43:l0 d42:c43:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:    0    1   16   17   39   40   41    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    1    0    1    1    1    1    1    1    1    1
        rdy:    1    1    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    1    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d0:c43:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d0:c43:l0 

== MemorySystem
MemSys reqQueue:
       addr:  160   64   68  156   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  156
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:43   Clk:44 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d42:c44:l0 d43:c44:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:   42    1   16   17   39   40   41    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d1:c44:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d1:c44:l0 

== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:44   Clk:45 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d43:c45:l0 d44:c45:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    0    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:45   Clk:46 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d44:c46:l0 d45:c46:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    0    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    0    0    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:46   Clk:47 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d45:c46:l0 d46:c47:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    0    0    0    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:47   Clk:48 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d45:c46:l0 d46:c47:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    0    0    0    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:48   Clk:49 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d45:c46:l0 d46:c47:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    0    0    0    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:49   Clk:50 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d45:c46:l0 d46:c47:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    0    0    0    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:50   Clk:51 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d45:c46:l0 d46:c47:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    0    0    0    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:51   Clk:52 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d45:c46:l0 d46:c47:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    0    0    0    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:52   Clk:53 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d45:c46:l0 d46:c47:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    0    0    0    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:53   Clk:54 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d45:c46:l0 d46:c47:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    0    0    0    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:54   Clk:55 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d45:c46:l0 d46:c47:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    0    0    0    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:55   Clk:56 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d45:c46:l0 d46:c47:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    0    0    0    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:56   Clk:57 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d45:c46:l0 d46:c47:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    0    0    0    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:57   Clk:58 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d45:c46:l0 d46:c47:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    0    0    0    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:58   Clk:59 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d45:c46:l0 d46:c47:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    0    0    0    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:59   Clk:60 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d45:c46:l0 d46:c47:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    0    0    0    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:60   Clk:61 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d45:c46:l0 d46:c47:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    0    0    0    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:61   Clk:62 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d45:c46:l0 d46:c47:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    0    0    0    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:62   Clk:63 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d45:c46:l0 d46:c47:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    0    0    0    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:63   Clk:64 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d45:c46:l0 d46:c47:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    0    0    0    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:64   Clk:65 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d45:c46:l0 d46:c47:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    0    0    0    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:   32
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:65   Clk:66 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d45:c46:l0 d46:c47:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    0    0    0    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:   32   36   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:66   Clk:67 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d45:c46:l0 d46:c47:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    0    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    1    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176   32   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    0    0    0    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:   32   40   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:67   Clk:68 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d45:c46:l0 d46:c47:l0 

== lse_ld valid: 1  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44    8    9   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    0    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    1    1    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    1    0    0    0    0    0    0
channel:
	d9:c68:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d9:c68:l0 

== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176   32   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    0    0    0    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:   32  160   44   48   52   56   60
       isWt:    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:68   Clk:69 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d45:c46:l0 d46:c47:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44    8   10   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    0    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    1    1    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    1    0    0    0    0    0
channel:
	d10:c69:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d10:c69:l0 

== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176   32   48   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    0    0    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:   32  160  164   48   52   56   60
       isWt:    0    0    0    0    0    0    0
      inflg:    1    0    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:69   Clk:70 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d45:c70:l0 d46:c47:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44    8   45   11   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    0    0    0    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    1    1    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    1    0    0    0    0
channel:
	d11:c70:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d11:c70:l0 

== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176   32   52   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:   32  160  164  168   52   56   60
       isWt:    0    0    0    0    0    0    0
      inflg:    1    0    0    0    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:70   Clk:71 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d46:c71:l0 d70:c71:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44    8   45   46   12   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    0    0    0    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    1    1    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    1    0    0    0
channel:
	d12:c71:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d12:c71:l0 

== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176   32  180   56   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    0    1    0    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:   32  160  164  168  172   56   60
       isWt:    0    0    0    0    0    0    0
      inflg:    1    0    0    0    0    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:71   Clk:72 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d70:c72:l0 d71:c72:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44    8   45   46   70   13   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    0    0    0    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    1    1    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    1    0    0
channel:
	d13:c72:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d13:c72:l0 

== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176   32  180  184   60
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    0    0    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:   32  160  164  168  172  176   60
       isWt:    0    0    0    0    0    0    0
      inflg:    1    0    0    0    0    0    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:72   Clk:73 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d71:c73:l0 d72:c73:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44    8   45   46   70   71   14   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    1    1
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    1    0
channel:
	d14:c73:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d14:c73:l0 

== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176   32  180  184  280
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:   32  160  164  168  172  176  180
       isWt:    0    0    0    0    0    0    0
      inflg:    1    0    0    0    0    0    0
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:73   Clk:74 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d72:c74:l0 d73:c74:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44    8   45   46   70   71   72   15
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    0    1    1    1    1    0    0
        rdy:    0    0    0    0    0    0    0    0    1    0    0    0    0    0    1
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    1
channel:
	d15:c74:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d15:c74:l0 

== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176  180  184  280  284
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284  156
       isWt:    0    0    0
      inflg:    1    0    1
        rdy:    0    0    0
   Bank_1_L1:
       addr:  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0
      inflg:    0    0    0    0    0    0    0
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156  280
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:74   Clk:75 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d73:c75:l0 d74:c75:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44    8   45   46   70   71   72   73
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    0    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0    1    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    1    0    0    0    0    0    0
channel:
	d8:c75:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d8:c75:l0 

== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176  288  180  184  280  284
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284  156
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    0    1    0    0    0    0    0    0
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156  280
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0
   Bank_1_L2:
       addr:  160
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:75   Clk:76 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d74:c76:l0 d75:c76:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44   74   45   46   70   71   72   73
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    0    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176  288  180  184  280  284  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284  156
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    0    1    1    0    0    0    0    0
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156  280
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0
   Bank_1_L2:
       addr:  160
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:76   Clk:77 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d75:c77:l0 d76:c77:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176  288  180  184  280  284  292  296
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284  156
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    0    0    0    0
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156  280
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0
   Bank_1_L2:
       addr:  160
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:77   Clk:78 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d76:c77:l0 d77:c78:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284  156
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156  280
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr:  160
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:78   Clk:79 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d76:c77:l0 d77:c78:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284  156
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    0    0
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156  280
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr:  160
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:79   Clk:80 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d76:c77:l0 d77:c78:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284  156
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156  280
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr:  160
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:   64
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:80   Clk:81 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d76:c77:l0 d77:c78:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164   64   68  156  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284  156
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   64   68
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156  280
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr:  160
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:81   Clk:82 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d76:c77:l0 d77:c78:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164   68  156  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284  156
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:   68
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156  280
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:82   Clk:83 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d76:c77:l0 d77:c78:l0 

== lse_ld valid: 1  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   16   17   39   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    1    1    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d16:c83:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d16:c83:l0 

== MemorySystem
MemSys reqQueue:
       addr:  160  164  156  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284  156
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156  280
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:83   Clk:84 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d76:c77:l0 d77:c78:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:   42   43   17   39   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d17:c84:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d17:c84:l0 

== MemorySystem
MemSys reqQueue:
       addr:  160  164  156  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284  156
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  156  280
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:84   Clk:85 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d76:c85:l0 d77:c78:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   39   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  156  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284  156
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  280
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:85   Clk:86 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d77:c86:l0 d85:c86:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   39   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    0    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  156  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284  156
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  280
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:86   Clk:87 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d85:c86:l0 d86:c87:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   39   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  156  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    1    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284  156
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  280
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:87   Clk:88 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d85:c86:l0 d86:c87:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   39   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  280
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:88   Clk:89 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d85:c86:l0 d86:c87:l0 

== lse_ld valid: 1  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   39   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
channel:
	d39:c89:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d39:c89:l0 

== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  280
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:89   Clk:90 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d85:c86:l0 d86:c87:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  280
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:90   Clk:91 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d85:c91:l0 d86:c87:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  280
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:91   Clk:92 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d86:c87:l0 d91:c92:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  340  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  280
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:92   Clk:93 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d86:c87:l0 d91:c92:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  340  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  280
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:93   Clk:94 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d86:c87:l0 d91:c92:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  340  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  280
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:94   Clk:95 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d86:c87:l0 d91:c92:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  340  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  280
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:95   Clk:96 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d86:c87:l0 d91:c92:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  340  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  280
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:96   Clk:97 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d86:c87:l0 d91:c92:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  340  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  280
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:97   Clk:98 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d86:c87:l0 d91:c92:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  340  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  280
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:98   Clk:99 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d86:c87:l0 d91:c92:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  340  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  280
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:99   Clk:100 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d86:c87:l0 d91:c92:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  340  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  280
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:100   Clk:101 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d86:c87:l0 d91:c92:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  340  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  280
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:101   Clk:102 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d86:c87:l0 d91:c92:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  340  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  280
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:102   Clk:103 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d86:c87:l0 d91:c92:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  340  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  280
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:103   Clk:104 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d86:c87:l0 d91:c92:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  340  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  280
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:104   Clk:105 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d86:c87:l0 d91:c92:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  340  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  280
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:105   Clk:106 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d86:c87:l0 d91:c92:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  340  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  280
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:106   Clk:107 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d86:c87:l0 d91:c92:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  340  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  280
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:107   Clk:108 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d86:c87:l0 d91:c92:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  340  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  280
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:108   Clk:109 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d86:c87:l0 d91:c92:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  340  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  280
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:109   Clk:110 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d86:c87:l0 d91:c92:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  340  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  280
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:110   Clk:111 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d86:c87:l0 d91:c92:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  340  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  280
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:111   Clk:112 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d86:c87:l0 d91:c92:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  340  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  280
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:112   Clk:113 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d86:c87:l0 d91:c92:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  340  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  280
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:113   Clk:114 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d86:c87:l0 d91:c92:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  340  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  280
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:114   Clk:115 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d86:c87:l0 d91:c92:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  340  168  172  176  288  180  184  280  284  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280  284
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:115   Clk:116 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d86:c87:l0 d91:c92:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    0    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    1    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  340  168  172  176  288  180  184  280  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  280
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:116   Clk:117 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d86:c87:l0 d91:c92:l0 

== lse_ld valid: 1  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85   40   41   44   74   45   46   70   71   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    0    0    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    1    1    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    1    0    0    0
channel:
	d71:c117:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d71:c117:l0 

== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  340  168  172  176  288  180  184  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  160  288
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:117   Clk:118 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d86:c87:l0 d91:c92:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85   40   41   44   74   45   46   70   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    0    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    1    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    1    0    0    0
channel:
	d70:c118:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d70:c118:l0 

== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  340  168  172  176  288  180  184  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  160
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:118   Clk:119 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d86:c119:l0 d91:c92:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85   40   41   44   74   45   46   86   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    0    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  340  168  172  176  288  180  184  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  160
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:119   Clk:120 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d91:c120:l0 d119:c120:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85   40   41   44   74   45   46   86   91   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    0    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  340  168  172  176  288  180  184  344  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    1    1    1    0    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  160
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:120   Clk:121 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d119:c120:l0 d120:c121:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85   40   41   44   74   45   46   86   91   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  340  168  172  176  288  180  184  344  364  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    1    1    1    0    0    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  288  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:121   Clk:122 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d119:c120:l0 d120:c121:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85   40   41   44   74   45   46   86   91   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    0    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    1    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  160  164  304  308  340  168  172  176  180  184  344  364  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    1    1    0    0    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  160  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:122   Clk:123 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d119:c120:l0 d120:c121:l0 

== lse_ld valid: 1  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85   40   41   44   74   45   46   86   91   72   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    0    1    1    1    1    1    1    1    0    1    1
        rdy:    0    0    0    0    0    1    0    0    0    0    0    0    0    1    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    1    0    0
channel:
	d72:c123:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d72:c123:l0 

== MemorySystem
MemSys reqQueue:
       addr:  164  304  308  340  168  172  176  180  184  344  364  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    0    0    1    1    1    1    1    0    0    1    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  292  164  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:123   Clk:124 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d119:c120:l0 d120:c121:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85   40   41   44   74   45   46   86   91   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    0    0    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    1    1    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
channel:
	d40:c124:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d40:c124:l0 

== MemorySystem
MemSys reqQueue:
       addr:  304  308  340  168  172  176  180  184  344  364  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    0    1    1    1    1    1    0    0    1    1    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  292  296  168  172  176  180  184
       isWt:    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:124   Clk:125 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d119:c125:l0 d120:c121:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85  119   41   44   74   45   46   86   91   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    0    0    1    1    1    1    1    1    1    1
        rdy:    1    0    0    0    0    0    1    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0
channel:
	d41:c125:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d41:c125:l0 

== MemorySystem
MemSys reqQueue:
       addr:  304  308  340  172  176  180  184  344  364  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    0    1    1    1    1    0    0    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  292  296  300  172  176  180  184
       isWt:    0    0    0    0    0    0    0
      inflg:    0    0    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:125   Clk:126 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d120:c126:l0 d125:c126:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:   42   43   76   77   85  119  120   44   74   45   46   86   91   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    1    0    1    1    1    1    1    1    1    1
        rdy:    1    1    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    1    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d42:c126:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d42:c126:l0 

== MemorySystem
MemSys reqQueue:
       addr:  476  304  308  340  176  180  184  344  364  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    0    0    1    1    1    0    0    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  292  296  300  304  176  180  184
       isWt:    0    0    0    0    0    0    0
      inflg:    0    0    0    0    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:126   Clk:127 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d125:c127:l0 d126:c127:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  125   43   76   77   85  119  120   44   74   45   46   86   91   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    1    1    0    1    1    1    1    1    1    1
        rdy:    0    1    0    0    0    0    0    1    0    0    0    0    0    0    0
    hasPush:    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d43:c127:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d43:c127:l0 

== MemorySystem
MemSys reqQueue:
       addr:  476  480  304  308  340  180  184  344  364  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  292  296  300  304  308  180  184
       isWt:    0    0    0    0    0    0    0
      inflg:    0    0    0    0    0    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    0    0    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:  364
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:127   Clk:128 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d126:c128:l0 d127:c128:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  125  126   76   77   85  119  120   44   74   45   46   86   91   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    1    1    0    1    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    1    0    1    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
channel:
	d44:c128:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d44:c128:l0 

== MemorySystem
MemSys reqQueue:
       addr:  476  480  304  308  340  500  184  344  364  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  292  296  300  304  308  184
       isWt:    0    0    0    0    0    0
      inflg:    0    0    0    0    0    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    0    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500
       isWt:    0    0    0
      inflg:    1    1    0
        rdy:    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    0    0
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    0    0
        rdy:    0    0



**************** Exe:128   Clk:129 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d127:c129:l0 d128:c129:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  125  126   76   77   85  119  120  127   74   45   46   86   91   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    0    1    0    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    1    1    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    1    0    0    0    0    0
channel:
	d45:c129:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d45:c129:l0 

== MemorySystem
MemSys reqQueue:
       addr:  476  480  304  308  340  500  504  344  364  292  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  292  296  300  304  308
       isWt:    0    0    0    0    0
      inflg:    0    0    0    0    0
        rdy:    0    0    0    0    0
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504
       isWt:    0    0    0    0
      inflg:    1    1    1    0
        rdy:    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    0    0
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    0    0
        rdy:    0    0



**************** Exe:129   Clk:130 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d128:c130:l0 d129:c130:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  125  126   76   77   85  119  120  127   74  128   46   86   91   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    0    0    1    1    0    1
        rdy:    0    0    0    0    0    0    0    0    0    0    1    0    0    1    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    1    0    0    0    0
channel:
	d46:c130:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d46:c130:l0 

== MemorySystem
MemSys reqQueue:
       addr:  476  480  304  308  340  500  504  508  344  364  296  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  296  300  304  308
       isWt:    0    0    0    0
      inflg:    0    0    0    0
        rdy:    0    0    0    0
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    0
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    0    0
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    0    0
        rdy:    0    0



**************** Exe:130   Clk:131 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d129:c131:l0 d130:c131:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  125  126   76   77   85  119  120  127   74  128  129   86   91   73   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    0    1    0    1    1    0    1
        rdy:    0    0    0    0    0    0    0    0    1    0    0    0    0    1    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    1    0
channel:
	d73:c131:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d73:c131:l0 

== MemorySystem
MemSys reqQueue:
       addr:  476  480  304  308  340  500  504  508  512  344  364  300
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:  300  304  308
       isWt:    0    0    0
      inflg:    0    0    0
        rdy:    0    0    0
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0



**************** Exe:131   Clk:132 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d130:c132:l0 d131:c132:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  125  126   76   77   85  119  120  127   74  128  129   86   91  130   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    0    1    1    1    1    0    0
        rdy:    0    0    0    0    0    0    0    0    1    0    0    0    0    0    1
    hasPush:    0    0    0    0    0    0    0    0    1    0    0    0    0    0    0
channel:
	d74:c132:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d74:c132:l0 

== MemorySystem
MemSys reqQueue:
       addr:  476  480  304  308  340  500  504  508  512  516  344  364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:  304  308
       isWt:    0    0
      inflg:    0    0
        rdy:    0    0
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:132   Clk:133 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d131:c133:l0 d132:c133:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  125  126   76   77   85  119  120  127  131  128  129   86   91  130   75
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    1    1    1    1    0    1    1    1    1    1    0
        rdy:    0    0    1    0    0    0    0    0    0    0    0    0    0    0    1
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    1
channel:
	d75:c133:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d75:c133:l0 

== MemorySystem
MemSys reqQueue:
       addr:  476  480  308  340  500  504  508  512  516  520  344  364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr:  308
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:133   Clk:134 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d132:c134:l0 d133:c134:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  125  126   76   77   85  119  120  127  131  128  129   86   91  130  132
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    1    1    1    1    1    1    1    1    1    1    0
        rdy:    0    0    1    1    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d76:c134:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d76:c134:l0 

== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  340  500  504  508  512  516  520  344  364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:134   Clk:135 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d133:c135:l0 d134:c135:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133   77   85  119  120  127  131  128  129   86   91  130  132
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
channel:
	d77:c135:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d77:c135:l0 

== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:135   Clk:136 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d134:c136:l0 d135:c136:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    0    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:136   Clk:137 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d135:c137:l0 d136:c137:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:137   Clk:138 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:138   Clk:139 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:139   Clk:140 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:140   Clk:141 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:141   Clk:142 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:142   Clk:143 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:143   Clk:144 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:144   Clk:145 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:145   Clk:146 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:146   Clk:147 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:147   Clk:148 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:148   Clk:149 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:149   Clk:150 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:150   Clk:151 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:151   Clk:152 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:152   Clk:153 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:153   Clk:154 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:154   Clk:155 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:155   Clk:156 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:156   Clk:157 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:157   Clk:158 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:158   Clk:159 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:159   Clk:160 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:160   Clk:161 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:161   Clk:162 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:162   Clk:163 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:163   Clk:164 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:164   Clk:165 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:165   Clk:166 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:166   Clk:167 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:167   Clk:168 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  476  340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:168   Clk:169 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  340
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:169   Clk:170 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  340
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:170   Clk:171 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  476  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344  476
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  340
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  364  480
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:171   Clk:172 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    0    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  480  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:  364  480  500  504  508
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  340
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  364
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:172   Clk:173 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 1  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  119  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    0    0    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    1    1    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0    0
channel:
	d119:c173:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d119:c173:l0 

== MemorySystem
MemSys reqQueue:
       addr:  524  528  340  500  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:  364  500  504  508
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  340
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  364
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:173   Clk:174 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d136:c137:l0 d137:c138:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  120  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    0    1    1    1    1    1    1    1    1    1
        rdy:    1    0    0    0    0    1    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
channel:
	d120:c174:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d120:c174:l0 

== MemorySystem
MemSys reqQueue:
       addr:  524  528  340  504  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:  364  504  508
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  512
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  340
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  364
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:174   Clk:175 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d136:c175:l0 d137:c138:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  125  126  133  134   85  136  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    0    1    1    1    1    1    1    1    1    1
        rdy:    1    1    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    1    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d125:c175:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d125:c175:l0 

== MemorySystem
MemSys reqQueue:
       addr:  524  528  340  508  512  516  520  344  364  532  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  532  536  540
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  340  344
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:  364  508
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  340
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  364
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:175   Clk:176 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d137:c176:l0 d175:c176:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  137  126  133  134   85  136  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    0    1    1    1    0    1    1    1    1    1    1    1    1
        rdy:    0    1    1    0    0    0    1    0    0    0    0    0    0    0    0
    hasPush:    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d126:c176:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d126:c176:l0 

== MemorySystem
MemSys reqQueue:
       addr:  544  524  528  340  512  516  520  344  364  536  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  536  540
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:  544
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L1:
       addr:  340  344
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:  364
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:  340
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  364
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:176   Clk:177 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d175:c177:l0 d176:c177:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  137  175  133  134   85  136  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    0    0    1    1    0    1    1    1    1    1    1    1    1
        rdy:    0    0    1    1    0    0    1    0    0    0    0    0    0    0    0
    hasPush:    0    0    1    0    0    0    1    0    0    0    0    0    0    0    0
channel:
	d133:c177:l0 d127:c177:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d133:c177:l0 

== MemorySystem
MemSys reqQueue:
       addr:  544  548  524  528  340  512  516  520  344  364  540
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528  540
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_1_L1:
       addr:  544  548
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:  340  344
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:  364
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:  340
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  364
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:177   Clk:178 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d176:c178:l0 d177:c178:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  134   85  136  127  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    1    1    0    1    1    1    1    1    1    1    0
        rdy:    0    0    0    1    0    0    1    0    0    0    0    0    0    0    1
    hasPush:    0    0    0    1    0    0    1    0    0    0    0    0    0    0    0
channel:
	d127:c177:l0 d134:c178:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d127:c178:l0 

== MemorySystem
MemSys reqQueue:
       addr:  544  548  524  528  340  700  512  516  520  344  364
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  512  516  520  524  528
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  340  344
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:  364
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    0    0
        rdy:    0    0
   Bank_2_L2:
       addr:  340
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:178   Clk:179 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d177:c179:l0 d178:c179:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  134   85  136  177  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    0    1    1    0    1    0    1    1    0    1    1    0
        rdy:    0    0    0    1    0    0    0    0    1    0    0    1    0    0    1
    hasPush:    0    0    0    1    0    0    0    0    0    0    0    0    0    0    1
channel:
	d134:c178:l0 d135:c179:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d134:c179:l0 

== MemorySystem
MemSys reqQueue:
       addr:  544  548  524  528  340  700  704  516  520  344
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  516  520  524  528
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  340  344  704
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    0    0
        rdy:    0    0
   Bank_2_L2:
       addr:  704  340
       isWt:    0    0
      inflg:    0    1
        rdy:    0    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:179   Clk:180 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d178:c180:l0 d179:c180:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178   85  136  177  131  128  129   86   91  130  132  135
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    0    1    1    1    1    0    0    1    0    1    1    0
        rdy:    0    0    0    0    0    0    0    0    1    1    0    1    0    0    1
    hasPush:    0    0    0    0    0    0    0    0    1    0    0    1    0    0    1
channel:
	d135:c179:l0 d128:c180:l0 d91:c180:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d135:c180:l0 

== MemorySystem
MemSys reqQueue:
       addr:  544  548  524  528  340  700  704  708  520  344
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  520  524  528
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  340  344  704  708
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0
   Bank_2_L2:
       addr:  704  340
       isWt:    0    0
      inflg:    0    1
        rdy:    0    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:180   Clk:181 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d179:c181:l0 d180:c181:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178   85  136  177  179  131  128  129   86   91  130  132
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    0    1    0    0    1    0    0    1
        rdy:    0    0    0    0    0    0    0    0    0    1    1    0    1    1    0
    hasPush:    0    0    0    0    0    0    0    0    0    1    1    0    1    0    0
channel:
	d128:c180:l0 d91:c180:l0 d129:c181:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d128:c181:l0 

== MemorySystem
MemSys reqQueue:
       addr:  544  548  524  528  340  700  704  708  712  344
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  524  528
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  340  344  704  708  712
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:181   Clk:182 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d180:c182:l0 d181:c182:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178   85  136  177  179  131  180  129   86   91  130  132
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    0    0    0    1    0    0    1
        rdy:    0    0    0    0    0    0    0    0    1    0    1    0    1    1    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    1    0    1    1    0
channel:
	d91:c180:l0 d129:c181:l0 d130:c182:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d91:c182:l0 

== MemorySystem
MemSys reqQueue:
       addr:  544  548  528  340  700  704  708  712  716  344
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  528
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  340  344  704  708  712  716
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:182   Clk:183 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d181:c183:l0 d182:c183:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178   85  136  177  179  131  180  129   86  181  130  132
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    0    1    0    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    1    0    1    0    0    1    1
    hasPush:    0    0    0    0    0    0    0    0    1    0    1    0    0    1    0
channel:
	d129:c181:l0 d130:c182:l0 d131:c183:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d129:c183:l0 

== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  340  700  704  708  712  716  344
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  340  344  704  708  712  716  720
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:183   Clk:184 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d182:c184:l0 d183:c184:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178   85  136  177  179  131  180  182   86  181  130  132
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    0    1    0    1    1    0    0
        rdy:    0    0    0    0    0    0    0    0    1    0    0    0    0    1    1
    hasPush:    0    0    0    0    0    0    0    0    1    0    0    0    0    1    1
channel:
	d130:c182:l0 d131:c183:l0 d132:c184:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d130:c184:l0 

== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  724  340  700  704  708  712  716  344
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  340  344  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:184   Clk:185 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d183:c185:l0 d184:c185:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178   85  136  177  179  131  180  182   86  181  183  132
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    1    1    0    1    1    1    1    0    0
        rdy:    0    0    0    0    1    0    0    0    1    0    0    0    0    0    1
    hasPush:    0    0    0    0    0    0    0    0    1    0    0    0    0    0    1
channel:
	d131:c183:l0 d132:c184:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d131:c185:l0 

== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  724  700  704  708  712  716  728  344
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    0    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  344  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:185   Clk:186 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d184:c186:l0 d185:c186:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178   85  136  177  179  184  180  182   86  181  183  132
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    1    1    0    1    1    0    1    1    0
        rdy:    0    0    0    0    1    0    0    0    0    0    0    1    0    0    1
    hasPush:    0    0    0    0    1    0    0    0    0    0    0    0    0    0    1
channel:
	d132:c184:l0 d85:c186:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d132:c186:l0 

== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  724  732  700  704  708  712  716  728
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  728  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:186   Clk:187 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d185:c187:l0 d186:c187:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178   85  136  177  179  184  180  182   86  181  183  185
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    1    1    1    1    1    0    1    1    0
        rdy:    0    0    0    0    1    0    0    0    0    0    0    1    0    0    0
    hasPush:    0    0    0    0    1    0    0    0    0    0    0    1    0    0    0
channel:
	d85:c186:l0 d86:c187:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d85:c187:l0 

== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  724  732  700  704  708  712  716  728  736
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:187   Clk:188 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d186:c188:l0 d187:c188:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178  186  136  177  179  184  180  182   86  181  183  185
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    1    1    1    1    1    0    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    1    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    1    0    0    0
channel:
	d86:c187:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d86:c188:l0 

== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  724  732  700  704  708  712  716  728  736  740
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:188   Clk:189 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d187:c189:l0 d188:c189:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178  186  136  177  179  184  180  182  187  181  183  185
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    0    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  724  732  700  704  708  712  716  728  736  740  744
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:189   Clk:190 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d188:c190:l0 d189:c190:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178  186  136  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  724  732  700  704  708  712  716  728  736  740  744  748
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:190   Clk:191 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d189:c190:l0 d190:c191:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178  186  136  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  724  732  700  704  708  712  716  728  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:191   Clk:192 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d189:c190:l0 d190:c191:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178  186  136  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  724  732  700  704  708  712  716  728  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:192   Clk:193 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d189:c190:l0 d190:c191:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178  186  136  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  724  732  700  704  708  712  716  728  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:193   Clk:194 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d189:c190:l0 d190:c191:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178  186  136  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  724  732  700  704  708  712  716  728  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:194   Clk:195 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d189:c190:l0 d190:c191:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178  186  136  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  724  732  700  704  708  712  716  728  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:195   Clk:196 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d189:c190:l0 d190:c191:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178  186  136  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  724  732  700  704  708  712  716  728  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:196   Clk:197 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d189:c190:l0 d190:c191:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178  186  136  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  724  732  700  704  708  712  716  728  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:197   Clk:198 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d189:c190:l0 d190:c191:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178  186  136  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  724  732  700  704  708  712  716  728  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:198   Clk:199 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d189:c190:l0 d190:c191:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178  186  136  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  724  732  700  704  708  712  716  728  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:199   Clk:200 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d189:c190:l0 d190:c191:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178  186  136  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  724  732  700  704  708  712  716  728  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:200   Clk:201 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d189:c190:l0 d190:c191:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178  186  136  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  724  732  700  704  708  712  716  728  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:201   Clk:202 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d189:c190:l0 d190:c191:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178  186  136  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  724  732  700  704  708  712  716  728  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:202   Clk:203 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d189:c190:l0 d190:c191:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178  186  136  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  724  732  700  704  708  712  716  728  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:203   Clk:204 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d189:c190:l0 d190:c191:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178  186  136  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  724  732  700  704  708  712  716  728  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:204   Clk:205 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d189:c190:l0 d190:c191:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178  186  136  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  724  732  700  704  708  712  716  728  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:205   Clk:206 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d189:c190:l0 d190:c191:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178  186  136  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  724  732  700  704  708  712  716  728  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:206   Clk:207 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d189:c190:l0 d190:c191:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178  186  136  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  724  732  700  704  708  712  716  728  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:207   Clk:208 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d189:c190:l0 d190:c191:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178  186  136  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  724  732  700  704  708  712  716  728  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:208   Clk:209 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d189:c190:l0 d190:c191:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178  186  136  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  724  732  700  704  708  712  716  728  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:209   Clk:210 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d189:c190:l0 d190:c191:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178  186  136  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  724  732  700  704  708  712  716  728  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:210   Clk:211 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d189:c190:l0 d190:c191:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178  186  136  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  724  732  700  704  708  712  716  728  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:211   Clk:212 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d189:c190:l0 d190:c191:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178  186  136  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  724  732  700  704  708  712  716  728  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:212   Clk:213 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d189:c190:l0 d190:c191:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178  186  136  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  724  732  700  704  708  712  716  728  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:213   Clk:214 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d189:c190:l0 d190:c191:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178  186  136  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  724  732  700  704  708  712  716  728  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:214   Clk:215 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d189:c190:l0 d190:c191:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178  186  136  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  724  732  700  704  708  712  716  728  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:215   Clk:216 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d189:c190:l0 d190:c191:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178  186  136  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  724  732  700  704  708  712  716  728  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  544  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:216   Clk:217 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d189:c190:l0 d190:c191:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178  186  136  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  544  548  720  724  732  700  704  708  712  716  728  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  544  548  700
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:217   Clk:218 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d189:c190:l0 d190:c191:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178  186  136  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    0    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  548  720  724  732  700  704  708  712  716  728  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  548  700
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:218   Clk:219 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d189:c190:l0 d190:c191:l0 

== lse_ld valid: 1  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178  186  136  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    0    1    1    1    1    1    1    1    1    1    1
        rdy:    1    0    0    0    0    1    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0    0
channel:
	d136:c219:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d136:c219:l0 

== MemorySystem
MemSys reqQueue:
       addr:  720  724  732  700  704  708  712  716  728  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:219   Clk:220 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d189:c190:l0 d190:c191:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  137  175  176  178  186  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    1    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    1    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d137:c220:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d137:c220:l0 

== MemorySystem
MemSys reqQueue:
       addr:  720  724  732  700  704  708  712  716  728  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:220   Clk:221 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d189:c221:l0 d190:c191:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  189  175  176  178  186  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  720  724  732  704  708  712  716  728  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:221   Clk:222 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d190:c222:l0 d221:c222:l0 

== lse_ld valid: 1  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  189  175  176  178  186  190  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    0    1    1    1    1    1    1    1    1    1    1
        rdy:    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d175:c222:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d175:c222:l0 

== MemorySystem
MemSys reqQueue:
       addr:  756  720  724  732  704  708  712  716  728  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752  756
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:222   Clk:223 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d221:c222:l0 d222:c223:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  189  176  178  186  190  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  756  760  720  724  732  704  708  712  716  728  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752  756  760
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  704
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:223   Clk:224 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d221:c224:l0 d222:c223:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  189  221  176  178  186  190  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  756  760  720  724  732  704  708  712  716  728  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  728  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752  756  760
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:224   Clk:225 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d222:c223:l0 d224:c225:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  189  221  176  178  186  190  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    1    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  756  760  720  724  732  884  704  708  712  716  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  732  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752  756  760  884
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:225   Clk:226 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d222:c223:l0 d224:c225:l0 

== lse_ld valid: 1  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  189  221  176  178  186  190  177  179  184  180  182  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    0    1    1    0    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    1    0    0    1    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    1    0    0    0    0    0
channel:
	d182:c226:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d182:c226:l0 

== MemorySystem
MemSys reqQueue:
       addr:  756  760  720  724  884  704  708  712  716  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  704  708  712  716  720  724
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752  756  760  884
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:  736
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:226   Clk:227 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d222:c223:l0 d224:c225:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  189  221  176  178  186  190  177  179  184  180  187  181  183  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    1    1    1    1    1    1    1    1    0    1    1
        rdy:    0    0    1    0    0    0    0    0    0    0    0    0    1    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    1    0    0
channel:
	d183:c227:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d183:c227:l0 

== MemorySystem
MemSys reqQueue:
       addr:  756  760  720  724  884  708  712  716  736  740  744  748  752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  708  712  716  720  724
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  752  756  760  884
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:227   Clk:228 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d222:c228:l0 d224:c225:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  189  221  176  178  186  190  177  179  184  180  222  187  181  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    1    1    0    1    1    1    0    1    1    1    0
        rdy:    0    0    1    0    0    0    1    0    0    0    0    0    0    0    1
    hasPush:    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d176:c228:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d176:c228:l0 

== MemorySystem
MemSys reqQueue:
       addr:  756  760  720  724  884  712  716  736  740  744  748
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  712  716  720  724
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  756  760  884
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:228   Clk:229 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d224:c229:l0 d228:c229:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  189  221  224  178  186  190  177  179  184  180  222  187  181  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    0    0    1    1    0    1    1    1    1    1    1    1    0
        rdy:    1    0    0    1    0    0    1    0    0    0    0    0    0    0    1
    hasPush:    0    0    0    0    0    0    1    0    0    0    0    0    0    0    1
channel:
	d177:c229:l0 d188:c229:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d177:c229:l0 

== MemorySystem
MemSys reqQueue:
       addr:  760  720  724  888  884  716  736  740  744  748
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  716  720  724
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:  736  740  744  748  888  760  884
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    0
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:229   Clk:230 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d228:c230:l0 d229:c230:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  189  221  224  178  186  190  228  179  184  180  222  187  181  185  188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    0    1    0    0    0    1    1    1    1    1    1    0
        rdy:    1    0    0    1    0    1    0    1    0    0    0    0    0    0    1
    hasPush:    1    0    0    1    0    0    0    0    0    0    0    0    0    0    1
channel:
	d188:c229:l0 d189:c230:l0 d178:c230:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d188:c230:l0 

== MemorySystem
MemSys reqQueue:
       addr:  896  720  724  888  884  736  740  744  748
       isWt:    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  720  724
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:  736  740  744  748  888  884
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    0    0
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:230   Clk:231 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d229:c231:l0 d230:c231:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  189  221  224  178  186  190  228  179  184  180  222  187  181  229  185
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    0    1    0    1    0    1    0    1    1    1    0    1
        rdy:    1    0    0    1    0    1    0    1    0    1    0    0    0    0    0
    hasPush:    1    0    0    1    0    1    0    1    0    0    0    0    0    0    0
channel:
	d189:c230:l0 d178:c230:l0 d190:c231:l0 d179:c231:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d189:c231:l0 

== MemorySystem
MemSys reqQueue:
       addr:  896  912  724  888  884  736  740  744  748
       isWt:    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:  724
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:  736  740  744  748  888  884
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:231   Clk:232 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d230:c232:l0 d231:c232:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  178  186  190  228  179  184  180  222  187  181  229  185
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    0    1    0    1    0    0    0    1    1    0    1    1
        rdy:    0    0    0    1    0    1    0    1    1    1    0    0    1    0    0
    hasPush:    0    0    0    1    0    1    0    1    0    1    0    0    0    0    0
channel:
	d178:c230:l0 d190:c231:l0 d179:c231:l0 d180:c232:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d178:c232:l0 

== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  888  884  740  744  748
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:  740  744  748  888  884
       isWt:    0    0    0    0    0
      inflg:    1    1    1    0    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:232   Clk:233 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d231:c233:l0 d232:c233:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  186  190  228  179  184  180  222  187  181  229  185
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    0    1    0    1    0    0    0    1    1    0    1    0
        rdy:    0    0    0    0    0    1    0    1    1    1    0    0    1    0    1
    hasPush:    0    0    0    0    0    1    0    1    1    1    0    0    1    0    0
channel:
	d190:c231:l0 d179:c231:l0 d180:c232:l0 d184:c233:l0 d181:c233:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d190:c233:l0 

== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  744  748
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:  744  748  888  884
       isWt:    0    0    0    0
      inflg:    1    1    0    1
        rdy:    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:233   Clk:234 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d232:c234:l0 d233:c234:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  186  232  228  179  184  180  222  187  181  229  185
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    0    1    0    0    0    1    1    0    1    0
        rdy:    0    0    0    0    1    0    0    1    1    1    0    0    1    0    1
    hasPush:    0    0    0    0    0    0    0    1    1    1    0    0    1    0    1
channel:
	d179:c231:l0 d180:c232:l0 d184:c233:l0 d181:c233:l0 d185:c234:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d179:c234:l0 

== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  748
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:  748  888  884
       isWt:    0    0    0
      inflg:    1    0    1
        rdy:    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:234   Clk:235 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d233:c235:l0 d234:c235:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  186  232  228  233  184  180  222  187  181  229  185
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    1    0    0    0    1    0    0    1    0
        rdy:    0    0    0    0    1    0    0    0    1    1    0    1    1    0    1
    hasPush:    0    0    0    0    1    0    0    0    1    1    0    0    1    0    1
channel:
	d180:c232:l0 d184:c233:l0 d181:c233:l0 d185:c234:l0 d186:c235:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d180:c235:l0 

== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    0    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:235   Clk:236 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d234:c236:l0 d235:c236:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  186  232  228  233  184  234  222  187  181  229  185
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    1    1    0    0    1    0    0    1    0
        rdy:    0    0    0    0    1    0    0    0    1    0    0    1    1    0    1
    hasPush:    0    0    0    0    1    0    0    0    1    0    0    1    1    0    1
channel:
	d184:c233:l0 d181:c233:l0 d185:c234:l0 d186:c235:l0 d187:c236:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d184:c236:l0 

== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932
       isWt:    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:236   Clk:237 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d235:c237:l0 d236:c237:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  186  232  228  233  235  234  222  187  181  229  185
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    1    1    0    1    1    0    0    1    0
        rdy:    0    0    0    0    1    0    0    0    0    0    0    1    1    0    1
    hasPush:    0    0    0    0    1    0    0    0    0    0    0    1    1    0    1
channel:
	d181:c233:l0 d185:c234:l0 d186:c235:l0 d187:c236:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d181:c237:l0 

== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:237   Clk:238 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d236:c238:l0 d237:c238:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  186  232  228  233  235  234  222  187  236  229  185
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    1    1    1    1    1    0    0    1    0
        rdy:    0    0    0    0    1    0    0    0    0    0    0    1    0    0    1
    hasPush:    0    0    0    0    1    0    0    0    0    0    0    1    0    0    1
channel:
	d185:c234:l0 d186:c235:l0 d187:c236:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d185:c238:l0 

== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936  940
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:238   Clk:239 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d237:c239:l0 d238:c239:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  186  232  228  233  235  234  222  187  236  229  237
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    1    1    1    1    1    0    1    1    0
        rdy:    0    0    0    0    1    0    0    0    0    0    0    1    0    0    0
    hasPush:    0    0    0    0    1    0    0    0    0    0    0    1    0    0    0
channel:
	d186:c235:l0 d187:c236:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d186:c239:l0 

== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936  940  944
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:239   Clk:240 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d238:c240:l0 d239:c240:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  222  187  236  229  237
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    1    1    1    1    1    0    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    1    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    1    0    0    0
channel:
	d187:c236:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d187:c240:l0 

== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936  940  944  948
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:240   Clk:241 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d239:c241:l0 d240:c241:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  222  239  236  229  237
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    0    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936  940  944  948  952
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:241   Clk:242 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d240:c242:l0 d241:c242:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  222  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:242   Clk:243 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d241:c242:l0 d242:c243:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  222  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:243   Clk:244 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d241:c242:l0 d242:c243:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  222  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:244   Clk:245 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d241:c242:l0 d242:c243:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  222  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:245   Clk:246 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d241:c242:l0 d242:c243:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  222  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:246   Clk:247 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d241:c242:l0 d242:c243:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  222  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:247   Clk:248 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d241:c242:l0 d242:c243:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  222  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:248   Clk:249 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d241:c242:l0 d242:c243:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  222  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:249   Clk:250 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d241:c242:l0 d242:c243:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  222  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:250   Clk:251 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d241:c242:l0 d242:c243:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  222  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:251   Clk:252 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d241:c242:l0 d242:c243:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  222  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:252   Clk:253 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d241:c242:l0 d242:c243:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  222  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:253   Clk:254 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d241:c242:l0 d242:c243:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  222  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:254   Clk:255 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d241:c242:l0 d242:c243:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  222  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:255   Clk:256 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d241:c242:l0 d242:c243:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  222  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:256   Clk:257 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d241:c242:l0 d242:c243:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  222  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:257   Clk:258 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d241:c242:l0 d242:c243:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  222  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:258   Clk:259 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d241:c242:l0 d242:c243:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  222  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:259   Clk:260 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d241:c242:l0 d242:c243:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  222  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:260   Clk:261 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d241:c242:l0 d242:c243:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  222  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:261   Clk:262 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d241:c242:l0 d242:c243:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  222  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:262   Clk:263 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d241:c242:l0 d242:c243:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  222  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:263   Clk:264 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d241:c242:l0 d242:c243:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  222  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:264   Clk:265 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d241:c242:l0 d242:c243:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  222  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:265   Clk:266 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d241:c242:l0 d242:c243:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  222  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:266   Clk:267 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d241:c242:l0 d242:c243:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  222  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:267   Clk:268 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d241:c242:l0 d242:c243:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  222  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:268   Clk:269 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d241:c242:l0 d242:c243:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  222  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:269   Clk:270 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d241:c242:l0 d242:c243:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  222  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:270   Clk:271 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d241:c242:l0 d242:c243:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  222  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  888  884  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:  888  884
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:271   Clk:272 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d241:c242:l0 d242:c243:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  222  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    1    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  884  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:  884
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:272   Clk:273 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d241:c242:l0 d242:c243:l0 

== lse_ld valid: 1  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  222  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    1    1    1    1    1    0    1    1    1    1    1
        rdy:    0    1    0    0    0    0    0    0    0    0    1    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    1    0    0    0    0    0
channel:
	d222:c273:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d222:c273:l0 

== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:273   Clk:274 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d241:c242:l0 d242:c243:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  230  221  224  231  238  232  228  233  235  234  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d221:c274:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d221:c274:l0 

== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:274   Clk:275 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d241:c275:l0 d242:c243:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  230  241  224  231  238  232  228  233  235  234  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  896  912  916  920  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  912  916  920  924
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:275   Clk:276 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d242:c276:l0 d275:c276:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  230  241  224  231  238  232  228  233  235  234  242  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    1    1    1    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr:  896  916  920  964  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  916  920  924
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960  964
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:276   Clk:277 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d275:c276:l0 d276:c277:l0 

== lse_ld valid: 1  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  230  241  224  231  238  232  228  233  235  234  242  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    1    1    1    1    1    1    0    1    1
        rdy:    0    0    0    0    0    0    1    0    0    0    0    0    0    1    0    0
    hasPush:    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
channel:
	d228:c277:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d228:c277:l0 

== MemorySystem
MemSys reqQueue:
       addr:  896  968  920  964  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  920  924
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960  964  968
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:  928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:277   Clk:278 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d275:c276:l0 d276:c277:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  230  241  224  231  238  232  233  235  234  242  239  236  229  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    1    1    1    1    0    1    1
        rdy:    1    0    0    0    0    0    0    0    0    0    0    0    1    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    1    0    0
channel:
	d229:c278:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d229:c278:l0 

== MemorySystem
MemSys reqQueue:
       addr:  896  968  964  924  928  932  936  940  944  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896  924
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:  928  932  936  940  944  948  952  956
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960  964  968
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:278   Clk:279 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d275:c279:l0 d276:c277:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  230  241  224  231  238  232  275  233  235  234  242  239  236  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    0    1    1    0    1    1    1    1    1    0    1    1
        rdy:    1    0    0    1    0    0    0    0    0    0    0    0    1    0    0
    hasPush:    1    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d230:c279:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d230:c279:l0 

== MemorySystem
MemSys reqQueue:
       addr:  896  968  964  928  932  936  940  948  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:  896
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:  928  932  936  940  948  952  956
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960  964  968
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:279   Clk:280 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d276:c280:l0 d279:c280:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  276  241  224  231  238  232  275  233  235  234  242  239  236  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    0    0    1    1    1    1    1    1    1    1    0    0    1
        rdy:    0    0    1    1    0    0    0    0    0    0    0    0    1    1    0
    hasPush:    0    0    0    1    0    0    0    0    0    0    0    0    1    0    0
channel:
	d231:c280:l0 d236:c280:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d231:c280:l0 

== MemorySystem
MemSys reqQueue:
       addr:  968 1100  964  928  932  936  940  952  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  928  932  936  940  952  956
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:  960  964  968 1100
       isWt:    0    0    0    0
      inflg:    1    1    1    0
        rdy:    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  960
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:280   Clk:281 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d279:c281:l0 d280:c281:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  276  241  224  279  238  232  275  233  235  234  242  239  236  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    1    1    1    1    0    0    1
        rdy:    0    0    1    0    1    0    0    0    0    0    0    0    1    1    0
    hasPush:    0    0    1    0    0    0    0    0    0    0    0    0    1    1    0
channel:
	d236:c280:l0 d224:c281:l0 d237:c281:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d236:c281:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1104  968 1100  964  928  932  936  940  956  960
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  928  932  936  940  956
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_2_L1:
       addr:  960  964  968 1100 1104
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    0
        rdy:    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  960 1100
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:281   Clk:282 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d280:c282:l0 d281:c282:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  276  241  224  279  238  232  275  233  235  234  242  239  280  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    0    1    1    1    1    1    1    0    0    0    1
        rdy:    0    0    1    0    1    0    0    0    0    0    0    1    0    1    0
    hasPush:    0    0    1    0    1    0    0    0    0    0    0    0    0    1    0
channel:
	d224:c281:l0 d237:c281:l0 d238:c282:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d224:c282:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1104  968 1100 1116  964  928  932  936  940  960
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  928  932  936  940
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_2_L1:
       addr:  960  964  968 1100 1104 1116
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:  960 1100
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:282   Clk:283 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d281:c283:l0 d282:c283:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  276  241  281  279  238  232  275  233  235  234  242  239  280  237  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    0    0    1    1    1    1    1    0    1    0    1
        rdy:    0    0    0    0    1    1    0    0    0    0    0    1    0    1    0
    hasPush:    0    0    0    0    1    0    0    0    0    0    0    1    0    1    0
channel:
	d237:c281:l0 d238:c282:l0 d239:c283:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d237:c283:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1104  968 1100 1116  964 1120  932  936  940  960
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  932  936  940
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:  960  964  968 1100 1104 1116
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:283   Clk:284 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d282:c284:l0 d283:c284:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  276  241  281  279  238  232  275  233  235  234  242  239  280  282  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    0    1    0    1    1    1    0    1    0    0
        rdy:    0    0    0    0    1    1    0    1    0    0    0    1    0    0    1
    hasPush:    0    0    0    0    1    1    0    0    0    0    0    1    0    0    0
channel:
	d238:c282:l0 d239:c283:l0 d232:c284:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d238:c284:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1104  968 1100 1116  964 1120 1124  936  940
       isWt:    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  936  940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:  964  968 1100 1104 1116
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_3_L1:
       addr: 1120 1124
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:284   Clk:285 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d283:c285:l0 d284:c285:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  276  241  281  279  283  232  275  233  235  234  242  239  280  282  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    0    0    1    0    1    0    1    0    1    1    0
        rdy:    0    1    0    0    0    1    0    1    0    1    0    1    0    0    1
    hasPush:    0    0    0    0    0    1    0    1    0    0    0    1    0    0    1
channel:
	d239:c283:l0 d232:c284:l0 d233:c285:l0 d240:c285:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d239:c285:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1104  968 1100 1116 1120 1124 1128  940
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:  940
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L1:
       addr:  968 1100 1104 1116
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:285   Clk:286 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d284:c286:l0 d285:c286:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  276  241  281  279  283  232  275  233  235  234  242  284  280  282  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    0    1    0    0    0    0    0    1    1    0
        rdy:    0    1    0    0    0    1    0    1    1    1    1    0    0    0    1
    hasPush:    0    1    0    0    0    1    0    1    0    1    0    0    0    0    1
channel:
	d232:c284:l0 d233:c285:l0 d240:c285:l0 d241:c286:l0 d234:c286:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d232:c286:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1104 1100 1116 1132 1120 1124 1128
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:286   Clk:287 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d285:c287:l0 d286:c287:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  276  241  281  279  283  285  275  233  235  234  242  284  280  282  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    0    1    0    0    0    0    1    1    1    0
        rdy:    0    1    0    0    0    0    0    1    1    1    1    0    0    0    1
    hasPush:    0    1    0    0    0    0    0    1    1    1    1    0    0    0    1
channel:
	d233:c285:l0 d240:c285:l0 d241:c286:l0 d234:c286:l0 d235:c287:l0 d242:c287:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d233:c287:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:287   Clk:288 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d286:c288:l0 d287:c288:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  276  241  281  279  283  285  275  286  235  234  242  284  280  282  240
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    1    1    0    0    0    0    1    1    1    0
        rdy:    0    1    0    0    0    0    0    0    1    1    1    0    0    0    1
    hasPush:    0    1    0    0    0    0    0    0    1    1    1    0    0    0    1
channel:
	d240:c285:l0 d241:c286:l0 d234:c286:l0 d235:c287:l0 d242:c287:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d240:c288:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140
       isWt:    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:288   Clk:289 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d287:c289:l0 d288:c289:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  276  241  281  279  283  285  275  286  235  234  242  284  280  282  287
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    1    1    1    0    0    0    1    1    1    0
        rdy:    0    1    0    0    0    0    0    0    1    1    1    0    0    0    0
    hasPush:    0    1    0    0    0    0    0    0    1    1    1    0    0    0    0
channel:
	d241:c286:l0 d234:c286:l0 d235:c287:l0 d242:c287:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d241:c289:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140 1144
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:289   Clk:290 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d288:c290:l0 d289:c290:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  235  234  242  284  280  282  287
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    1    1    1    0    0    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    1    1    1    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    1    1    1    0    0    0    0
channel:
	d234:c286:l0 d235:c287:l0 d242:c287:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d234:c290:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:290   Clk:291 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d289:c291:l0 d290:c291:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  235  289  242  284  280  282  287
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    0    0    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    1    0    1    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    1    0    1    0    0    0    0
channel:
	d235:c287:l0 d242:c287:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d235:c291:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140 1144 1148 1152
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:291   Clk:292 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d290:c292:l0 d291:c292:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  290  289  242  284  280  282  287
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    0    1    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    1    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    1    0    0    0    0
channel:
	d242:c287:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d242:c292:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140 1144 1148 1152 1156
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:292   Clk:293 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d291:c293:l0 d292:c293:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  290  289  291  284  280  282  287
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140 1144 1148 1152 1156 1160
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:293   Clk:294 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d292:c294:l0 d293:c294:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140 1144 1148 1152 1156 1160 1164
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:294   Clk:295 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d293:c294:l0 d294:c295:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140 1144 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:295   Clk:296 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d293:c294:l0 d294:c295:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140 1144 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:296   Clk:297 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d293:c294:l0 d294:c295:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140 1144 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:297   Clk:298 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d293:c294:l0 d294:c295:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140 1144 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:298   Clk:299 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d293:c294:l0 d294:c295:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140 1144 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:299   Clk:300 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d293:c294:l0 d294:c295:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140 1144 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:300   Clk:301 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d293:c294:l0 d294:c295:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140 1144 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:301   Clk:302 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d293:c294:l0 d294:c295:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140 1144 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:302   Clk:303 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d293:c294:l0 d294:c295:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140 1144 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:303   Clk:304 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d293:c294:l0 d294:c295:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140 1144 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:304   Clk:305 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d293:c294:l0 d294:c295:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140 1144 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:305   Clk:306 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d293:c294:l0 d294:c295:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140 1144 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:306   Clk:307 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d293:c294:l0 d294:c295:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140 1144 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:307   Clk:308 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d293:c294:l0 d294:c295:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140 1144 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:308   Clk:309 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d293:c294:l0 d294:c295:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140 1144 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:309   Clk:310 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d293:c294:l0 d294:c295:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140 1144 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:310   Clk:311 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d293:c294:l0 d294:c295:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140 1144 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:311   Clk:312 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d293:c294:l0 d294:c295:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140 1144 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:312   Clk:313 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d293:c294:l0 d294:c295:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140 1144 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:313   Clk:314 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d293:c294:l0 d294:c295:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140 1144 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:314   Clk:315 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d293:c294:l0 d294:c295:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140 1144 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:315   Clk:316 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d293:c294:l0 d294:c295:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140 1144 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:316   Clk:317 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d293:c294:l0 d294:c295:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140 1144 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:317   Clk:318 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d293:c294:l0 d294:c295:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140 1144 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:318   Clk:319 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d293:c294:l0 d294:c295:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140 1144 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:319   Clk:320 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d293:c294:l0 d294:c295:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140 1144 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:320   Clk:321 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d293:c294:l0 d294:c295:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140 1144 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:321   Clk:322 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d293:c294:l0 d294:c295:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1100 1116 1132 1120 1124 1128 1140 1144 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1100 1104 1116
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:322   Clk:323 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d293:c294:l0 d294:c295:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1104 1136 1116 1132 1120 1124 1128 1140 1144 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1104 1116
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:323   Clk:324 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d293:c294:l0 d294:c295:l0 

== lse_ld valid: 1  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  275  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    0    1    1    1    1    1    1    1    1    1
        rdy:    1    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
channel:
	d275:c324:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d275:c324:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1136 1116 1132 1120 1124 1128 1140 1144 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1116
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1120
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:324   Clk:325 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d293:c294:l0 d294:c295:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  276  288  281  279  283  285  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    0    1    1    1    1    1    1    1    1    1    1    1
        rdy:    1    0    0    1    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    1    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d276:c325:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d276:c325:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1136 1132 1120 1124 1128 1140 1144 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1120 1124 1128 1132 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:325   Clk:326 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d293:c326:l0 d294:c295:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  293  288  281  279  283  285  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    0    0    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    1    1    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
channel:
	d279:c326:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d279:c326:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1136 1120 1124 1128 1140 1144 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1120 1124 1128 1136 1140 1144 1148
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:326   Clk:327 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d294:c327:l0 d326:c327:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  293  288  281  294  283  285  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    0    0    1    1    1    1    1    0    1    1    1    1
        rdy:    0    0    0    0    1    0    0    0    0    0    1    0    0    0    0
    hasPush:    0    0    0    0    1    0    0    0    0    0    0    0    0    0    0
channel:
	d283:c327:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d283:c327:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1172 1120 1124 1128 1140 1144 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168 1172
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1120 1124 1128 1140 1144 1148
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:327   Clk:328 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d326:c328:l0 d327:c328:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  293  288  281  294  326  285  286  290  289  291  284  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    0    1    1    1    1    0    1    1    1    1
        rdy:    0    0    0    0    0    1    0    0    0    0    1    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    1    0    0    0    0
channel:
	d284:c328:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d284:c328:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1172 1176 1120 1124 1128 1144 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168 1172 1176
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    0    0
        rdy:    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1120 1124 1128 1144 1148
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:328   Clk:329 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d327:c329:l0 d328:c329:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  293  288  281  294  326  285  327  286  290  289  291  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    0    0    0    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    1    0    1    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
channel:
	d285:c329:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d285:c329:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1172 1176 1304 1120 1124 1128 1148 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168 1172 1176 1304
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1120 1124 1128 1148
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:329   Clk:330 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d328:c330:l0 d329:c330:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  293  288  281  294  326  328  327  286  290  289  291  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    0    1    0    1    1    1    1    1    0    1
        rdy:    0    0    0    0    0    0    0    1    0    0    0    0    0    1    0
    hasPush:    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
channel:
	d286:c330:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d286:c330:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1172 1176 1304 1308 1120 1124 1128 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    0    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168 1172 1176 1304
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1120 1124 1128
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1152
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:330   Clk:331 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d329:c331:l0 d330:c331:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  293  288  281  294  326  328  327  329  290  289  291  280  282  287  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    0    1    1    1    0    1    0    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    1    0    1    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    1    0
channel:
	d287:c331:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d287:c331:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1172 1176 1304 1308 1312 1124 1128 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    0    0    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168 1172 1176 1304
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    0
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1124 1128
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:331   Clk:332 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d330:c332:l0 d331:c332:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  293  288  281  294  326  328  327  329  290  289  291  330  280  282  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    1    1    1    1    1    1    1    0    0    1    1
        rdy:    0    0    1    1    0    0    0    0    0    0    0    0    1    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    1    0    0
channel:
	d280:c332:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d280:c332:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1172 1304 1308 1312 1316 1128 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168 1172 1304
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1128
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:332   Clk:333 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d331:c333:l0 d332:c333:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  293  288  281  294  326  328  327  329  290  289  291  330  331  282  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    1    1    1    1    1    1    1    1    0    0    1
        rdy:    0    0    1    1    0    0    0    0    0    0    0    0    0    1    0
    hasPush:    0    0    1    1    0    0    0    0    0    0    0    0    0    0    0
channel:
	d281:c333:l0 d294:c333:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d281:c333:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1172 1320 1304 1308 1312 1316 1152 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1152 1156 1160 1164 1168 1172 1308 1304
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1312 1316 1320
       isWt:    0    0    0
      inflg:    1    0    0
        rdy:    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:333   Clk:334 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d332:c334:l0 d333:c334:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  293  288  332  294  326  328  327  329  290  289  291  330  331  282  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    0    0    1    1    1    1    1    1    1    1    1    0    1
        rdy:    0    1    0    1    0    0    0    0    0    0    0    0    0    1    0
    hasPush:    0    0    0    1    0    0    0    0    0    0    0    0    0    1    0
channel:
	d294:c333:l0 d282:c334:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d294:c334:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1172 1320 1304 1308 1312 1316 1324 1156 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1156 1160 1164 1168 1172 1308 1304
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    0    1
        rdy:    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324
       isWt:    0    0    0    0
      inflg:    1    1    0    0
        rdy:    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:334   Clk:335 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d333:c335:l0 d334:c335:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  293  288  332  333  326  328  327  329  290  289  291  330  331  282  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    0    1    1    1    1    1    0    1    1    1    0    1
        rdy:    0    1    0    0    0    0    0    0    0    1    0    0    0    1    0
    hasPush:    0    1    0    0    0    0    0    0    0    0    0    0    0    1    0
channel:
	d282:c334:l0 d288:c335:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d282:c335:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1172 1320 1304 1308 1312 1316 1324 1328 1160 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1160 1164 1168 1172 1308 1304
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1
        rdy:    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328
       isWt:    0    0    0    0    0
      inflg:    1    1    1    0    0
        rdy:    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:335   Clk:336 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d334:c336:l0 d335:c336:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  293  288  332  333  326  328  327  329  290  289  291  330  331  334  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    1    1    1    0    0    1    1    1    0    1
        rdy:    0    1    0    0    0    0    0    0    1    1    0    0    0    0    0
    hasPush:    0    1    0    0    0    0    0    0    0    1    0    0    0    0    0
channel:
	d288:c335:l0 d289:c336:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d288:c336:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1172 1320 1304 1308 1312 1316 1324 1328 1332 1164 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1164 1168 1172 1308 1304
       isWt:    0    0    0    0    0
      inflg:    1    1    1    0    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    0    0
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:336   Clk:337 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d335:c337:l0 d336:c337:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  293  335  332  333  326  328  327  329  290  289  291  330  331  334  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    1    1    1    0    0    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    1    1    1    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    1    1    0    0    0    0    0
channel:
	d289:c336:l0 d290:c337:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d289:c337:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1172 1320 1304 1308 1312 1316 1324 1328 1332 1336 1168
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1168 1172 1308 1304
       isWt:    0    0    0    0
      inflg:    1    1    0    1
        rdy:    0    0    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    0    0
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:337   Clk:338 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d336:c338:l0 d337:c338:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  293  335  332  333  326  328  327  329  290  336  291  330  331  334  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    0    0    0    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0    1    0    1    0    0    0    1
    hasPush:    0    0    0    0    0    0    0    0    1    0    1    0    0    0    0
channel:
	d290:c337:l0 d291:c338:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d290:c338:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1172 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1172 1308 1304
       isWt:    0    0    0
      inflg:    1    0    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    0
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:338   Clk:339 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d337:c339:l0 d338:c339:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  293  335  332  333  326  328  327  329  337  336  291  330  331  334  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    0    1    0    1    1    1    0
        rdy:    1    0    0    0    0    0    0    0    0    0    1    0    0    0    1
    hasPush:    0    0    0    0    0    0    0    0    0    0    1    0    0    0    1
channel:
	d291:c338:l0 d292:c339:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d291:c339:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    0    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:339   Clk:340 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d338:c340:l0 d339:c340:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  293  335  332  333  326  328  327  329  337  336  338  330  331  334  292
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    1    1    0    1    1    1    0
        rdy:    1    0    0    0    0    0    0    0    0    0    0    0    0    0    1
    hasPush:    1    0    0    0    0    0    0    0    0    0    0    0    0    0    1
channel:
	d292:c339:l0 d293:c340:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d292:c340:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:340   Clk:341 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d339:c341:l0 d340:c341:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  293  335  332  333  326  328  327  329  337  336  338  330  331  334  339
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    1    1    1    1    1    1    0
        rdy:    1    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    1    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d293:c340:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d293:c341:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344 1352
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:341   Clk:342 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d340:c342:l0 d341:c342:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  327  329  337  336  338  330  331  334  339
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:342   Clk:343 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d341:c343:l0 d342:c343:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  327  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356 1360
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:343   Clk:344 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d342:c343:l0 d343:c344:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  327  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:344   Clk:345 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d342:c343:l0 d343:c344:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  327  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:345   Clk:346 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d342:c343:l0 d343:c344:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  327  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:346   Clk:347 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d342:c343:l0 d343:c344:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  327  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:347   Clk:348 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d342:c343:l0 d343:c344:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  327  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:348   Clk:349 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d342:c343:l0 d343:c344:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  327  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:349   Clk:350 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d342:c343:l0 d343:c344:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  327  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:350   Clk:351 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d342:c343:l0 d343:c344:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  327  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:351   Clk:352 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d342:c343:l0 d343:c344:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  327  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:352   Clk:353 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d342:c343:l0 d343:c344:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  327  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:353   Clk:354 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d342:c343:l0 d343:c344:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  327  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:354   Clk:355 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d342:c343:l0 d343:c344:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  327  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:355   Clk:356 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d342:c343:l0 d343:c344:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  327  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:356   Clk:357 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d342:c343:l0 d343:c344:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  327  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:357   Clk:358 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d342:c343:l0 d343:c344:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  327  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:358   Clk:359 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d342:c343:l0 d343:c344:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  327  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:359   Clk:360 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d342:c343:l0 d343:c344:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  327  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:360   Clk:361 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d342:c343:l0 d343:c344:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  327  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:361   Clk:362 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d342:c343:l0 d343:c344:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  327  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:362   Clk:363 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d342:c343:l0 d343:c344:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  327  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:363   Clk:364 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d342:c343:l0 d343:c344:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  327  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:364   Clk:365 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d342:c343:l0 d343:c344:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  327  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:365   Clk:366 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d342:c343:l0 d343:c344:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  327  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:366   Clk:367 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d342:c343:l0 d343:c344:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  327  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:367   Clk:368 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d342:c343:l0 d343:c344:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  327  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:368   Clk:369 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d342:c343:l0 d343:c344:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  327  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:369   Clk:370 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d342:c343:l0 d343:c344:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  327  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:370   Clk:371 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d342:c343:l0 d343:c344:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  327  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:371   Clk:372 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d342:c343:l0 d343:c344:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  327  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:372   Clk:373 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d342:c343:l0 d343:c344:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  327  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1308 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1308 1304
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:373   Clk:374 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d342:c343:l0 d343:c344:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  327  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1304 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1304
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:374   Clk:375 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d342:c343:l0 d343:c344:l0 

== lse_ld valid: 1  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  327  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    0    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    1    0    1    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
channel:
	d327:c375:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d327:c375:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1312
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:375   Clk:376 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d342:c343:l0 d343:c344:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  326  328  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    1    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    1    0    0    0    0    0    0    0    0    0    0
channel:
	d326:c376:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d326:c376:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1312 1316 1324 1328 1332 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1328 1332 1336 1340
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:376   Clk:377 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d342:c377:l0 d343:c344:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  342  328  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    0    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1312 1316 1324 1332 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1332 1336 1340
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:377   Clk:378 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d343:c378:l0 d377:c378:l0 

== lse_ld valid: 1  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  340  335  332  333  342  328  343  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    1    1    0    1    1    1    1    1    1    1    1    1
        rdy:    0    0    1    1    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d332:c378:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d332:c378:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1368 1312 1316 1324 1336 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1336 1340
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364 1368
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:378   Clk:379 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d377:c378:l0 d378:c379:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  340  335  333  342  328  343  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    1    1    1    1    1    1    1    1    0    1    1
        rdy:    0    0    1    0    0    0    0    0    0    0    0    0    1    0    0
    hasPush:    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d333:c379:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d333:c379:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1368 1372 1312 1316 1324 1340 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1312 1316 1320 1324 1340
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364 1368 1372
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    0
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1344
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:379   Clk:380 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d377:c380:l0 d378:c379:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  340  335  377  342  328  343  329  337  336  338  330  331  334  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    0    1    1    1    1    1    1    1    1    1    0    1    1
        rdy:    0    1    0    0    0    0    0    0    0    0    0    0    1    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    1    0    0
channel:
	d334:c380:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d334:c380:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1368 1372 1312 1316 1324 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1312 1316 1320 1324
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364 1368 1372
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    0
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:380   Clk:381 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d378:c381:l0 d380:c381:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  340  335  377  378  342  328  343  329  337  336  338  330  331  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    0    0    0    1    1    1    1    1    1    1    1    1
        rdy:    0    1    0    0    1    1    0    0    0    0    0    0    0    0    0
    hasPush:    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d335:c381:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d335:c381:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1372 1316 1324 1508 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1316 1320 1324
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364 1372
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:381   Clk:382 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d380:c382:l0 d381:c382:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  340  380  377  378  342  328  343  329  337  336  338  330  331  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    0    0    0    0    1    1    1    1    1    1    1
        rdy:    0    0    0    0    1    1    1    1    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    1    1    0    0    0    0    0    0    0    0    0
channel:
	d342:c382:l0 d328:c382:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d342:c382:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1348 1320 1512 1324 1508 1344 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1320 1324
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 1344 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1508 1512
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:382   Clk:383 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d381:c383:l0 d382:c383:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  340  380  377  378  381  328  343  329  337  336  338  330  331  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    0    0    0    1    0    1    0    1    1    1
        rdy:    0    0    0    0    0    1    1    1    0    1    0    1    0    0    0
    hasPush:    0    0    0    0    0    1    1    1    0    0    0    0    0    0    0
channel:
	d328:c382:l0 d343:c383:l0 d329:c383:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d328:c383:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1348 1512 1520 1324 1508 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1324
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L1:
       addr: 1348 1352 1356 1360 1364
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_3_L1:
       addr: 1508 1512 1520
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:383   Clk:384 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d382:c384:l0 d383:c384:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  340  380  377  378  381  382  343  329  337  336  338  330  331  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    0    0    0    0    0    1    0    0    1    1
        rdy:    0    0    0    0    0    0    1    1    1    1    0    1    1    0    0
    hasPush:    0    0    0    0    0    0    1    1    0    1    0    1    0    0    0
channel:
	d343:c383:l0 d329:c383:l0 d336:c384:l0 d330:c384:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d343:c384:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1524 1512 1520 1508 1352 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1352 1356 1360 1364
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_3_L1:
       addr: 1508 1512 1520 1524
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:384   Clk:385 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d383:c385:l0 d384:c385:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  340  380  377  378  381  382  383  329  337  336  338  330  331  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    0    0    0    0    0    0    1    1
        rdy:    0    0    0    0    0    0    0    1    1    1    1    1    1    0    0
    hasPush:    0    0    0    0    0    0    0    1    1    1    0    1    1    0    0
channel:
	d329:c383:l0 d336:c384:l0 d330:c384:l0 d337:c385:l0 d331:c385:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d329:c385:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1508 1356 1360 1364
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1356 1360 1364
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:385   Clk:386 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d384:c386:l0 d385:c386:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  340  380  377  378  381  382  383  384  337  336  338  330  331  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    0    0    0    0    0    0    0    1
        rdy:    0    0    0    0    0    0    0    0    1    1    1    1    1    1    0
    hasPush:    0    0    0    0    0    0    0    0    1    1    1    1    1    0    0
channel:
	d336:c384:l0 d330:c384:l0 d337:c385:l0 d331:c385:l0 d338:c386:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d336:c386:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1508 1360 1364
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1360 1364
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:386   Clk:387 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d385:c387:l0 d386:c387:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  340  380  377  378  381  382  383  384  337  385  338  330  331  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    0    0    0    0    0    0    1
        rdy:    1    0    0    0    0    0    0    0    1    0    1    1    1    1    0
    hasPush:    0    0    0    0    0    0    0    0    1    0    1    1    1    1    0
channel:
	d330:c384:l0 d337:c385:l0 d331:c385:l0 d338:c386:l0 d339:c387:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d330:c387:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1508 1364
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1364
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:387   Clk:388 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d386:c388:l0 d387:c388:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  340  380  377  378  381  382  383  384  337  385  338  386  331  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    0    1    0    0    0    0    0
        rdy:    1    0    0    0    0    0    0    0    1    0    1    0    1    1    1
    hasPush:    1    0    0    0    0    0    0    0    1    0    1    0    1    1    0
channel:
	d337:c385:l0 d331:c385:l0 d338:c386:l0 d339:c387:l0 d340:c388:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d337:c388:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1540 1508
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:388   Clk:389 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d387:c389:l0 d388:c389:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  340  380  377  378  381  382  383  384  387  385  338  386  331  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    0    1    0    1    0    0    0
        rdy:    1    0    0    0    0    0    0    0    0    0    1    0    1    1    1
    hasPush:    1    0    0    0    0    0    0    0    0    0    1    0    1    1    1
channel:
	d331:c385:l0 d338:c386:l0 d339:c387:l0 d340:c388:l0 d341:c389:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d331:c389:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1540 1508 1544
       isWt:    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:389   Clk:390 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d388:c390:l0 d389:c390:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  340  380  377  378  381  382  383  384  387  385  338  386  388  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    1    1    0    1    0    0    0
        rdy:    1    0    0    0    0    0    0    0    0    0    1    0    0    1    1
    hasPush:    1    0    0    0    0    0    0    0    0    0    1    0    0    1    1
channel:
	d338:c386:l0 d339:c387:l0 d340:c388:l0 d341:c389:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d338:c390:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1540 1508 1544 1548
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:390   Clk:391 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d389:c391:l0 d390:c391:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  340  380  377  378  381  382  383  384  387  385  389  386  388  339  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    1    1    0    1    1    0    0
        rdy:    1    0    0    0    0    0    0    0    0    0    0    0    0    1    1
    hasPush:    1    0    0    0    0    0    0    0    0    0    0    0    0    1    1
channel:
	d339:c387:l0 d340:c388:l0 d341:c389:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d339:c391:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1540 1508 1544 1548 1552
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:391   Clk:392 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d390:c392:l0 d391:c392:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  340  380  377  378  381  382  383  384  387  385  389  386  388  390  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    1    1    1    1    1    0    0
        rdy:    1    0    0    0    0    0    0    0    0    0    0    0    0    0    1
    hasPush:    1    0    0    0    0    0    0    0    0    0    0    0    0    0    1
channel:
	d340:c388:l0 d341:c389:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d340:c392:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1540 1508 1544 1548 1552 1556
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:392   Clk:393 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d391:c393:l0 d392:c393:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  391  380  377  378  381  382  383  384  387  385  389  386  388  390  341
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    1
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    1
channel:
	d341:c389:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d341:c393:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1540 1508 1544 1548 1552 1556 1560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:393   Clk:394 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d392:c394:l0 d393:c394:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  391  380  377  378  381  382  383  384  387  385  389  386  388  390  392
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1540 1508 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:394   Clk:395 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d393:c395:l0 d394:c395:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  391  380  377  378  381  382  383  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1540 1508 1544 1548 1552 1556 1560 1564 1568
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1568
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:395   Clk:396 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d394:c395:l0 d395:c396:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  391  380  377  378  381  382  383  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1540 1508 1544 1548 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1568
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:396   Clk:397 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d394:c395:l0 d395:c396:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  391  380  377  378  381  382  383  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1540 1508 1544 1548 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1568
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:397   Clk:398 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d394:c395:l0 d395:c396:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  391  380  377  378  381  382  383  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1540 1508 1544 1548 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1568
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:398   Clk:399 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d394:c395:l0 d395:c396:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  391  380  377  378  381  382  383  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1540 1508 1544 1548 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1568
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:399   Clk:400 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d394:c395:l0 d395:c396:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  391  380  377  378  381  382  383  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1540 1508 1544 1548 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1568
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:400   Clk:401 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d394:c395:l0 d395:c396:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  391  380  377  378  381  382  383  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1540 1508 1544 1548 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1568
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:401   Clk:402 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d394:c395:l0 d395:c396:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  391  380  377  378  381  382  383  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1540 1508 1544 1548 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1568
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:402   Clk:403 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d394:c395:l0 d395:c396:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  391  380  377  378  381  382  383  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1540 1508 1544 1548 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1568
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:403   Clk:404 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d394:c395:l0 d395:c396:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  391  380  377  378  381  382  383  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1540 1508 1544 1548 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1568
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:404   Clk:405 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d394:c395:l0 d395:c396:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  391  380  377  378  381  382  383  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1540 1508 1544 1548 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1568
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:405   Clk:406 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d394:c395:l0 d395:c396:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  391  380  377  378  381  382  383  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1540 1508 1544 1548 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1568
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:406   Clk:407 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d394:c395:l0 d395:c396:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  391  380  377  378  381  382  383  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1540 1508 1544 1548 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1568
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:407   Clk:408 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d394:c395:l0 d395:c396:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  391  380  377  378  381  382  383  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1540 1508 1544 1548 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1568
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:408   Clk:409 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d394:c395:l0 d395:c396:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  391  380  377  378  381  382  383  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1540 1508 1544 1548 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1568
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:409   Clk:410 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d394:c395:l0 d395:c396:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  391  380  377  378  381  382  383  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1540 1508 1544 1548 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1568
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:410   Clk:411 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d394:c395:l0 d395:c396:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  391  380  377  378  381  382  383  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1540 1508 1544 1548 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1568
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:411   Clk:412 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d394:c395:l0 d395:c396:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  391  380  377  378  381  382  383  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1540 1508 1544 1548 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1568
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:412   Clk:413 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d394:c395:l0 d395:c396:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  391  380  377  378  381  382  383  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1540 1508 1544 1548 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1568
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:413   Clk:414 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d394:c395:l0 d395:c396:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  391  380  377  378  381  382  383  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1540 1508 1544 1548 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1568
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:414   Clk:415 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d394:c395:l0 d395:c396:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  391  380  377  378  381  382  383  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1540 1508 1544 1548 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1568
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:415   Clk:416 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d394:c395:l0 d395:c396:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  391  380  377  378  381  382  383  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1540 1508 1544 1548 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1568
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:416   Clk:417 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d394:c395:l0 d395:c396:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  391  380  377  378  381  382  383  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1540 1508 1544 1548 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1568
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:417   Clk:418 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d394:c395:l0 d395:c396:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  391  380  377  378  381  382  383  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1540 1508 1544 1548 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1568
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:418   Clk:419 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d394:c395:l0 d395:c396:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  391  380  377  378  381  382  383  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1540 1508 1544 1548 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1568
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:419   Clk:420 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d394:c395:l0 d395:c396:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  391  380  377  378  381  382  383  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1540 1508 1544 1548 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1568
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1508
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:420   Clk:421 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d394:c395:l0 d395:c396:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  391  380  377  378  381  382  383  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1532 1536 1540 1508 1544 1548 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528 1532
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1568
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:421   Clk:422 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d394:c395:l0 d395:c396:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  391  380  377  378  381  382  383  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1536 1540 1508 1544 1548 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1508 1512 1520 1524 1528
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1568
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:422   Clk:423 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d394:c395:l0 d395:c396:l0 

== lse_ld valid: 1  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  391  380  377  378  381  382  383  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    1    1    0    1    1    1    1    1    1    1    1    1
        rdy:    0    0    1    0    0    0    1    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
channel:
	d383:c423:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d383:c423:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1512 1520 1536 1540 1544 1548 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1512 1520 1524 1528
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1568
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:423   Clk:424 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d394:c395:l0 d395:c396:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  391  380  377  378  381  382  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    1    1    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d377:c424:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d377:c424:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1520 1536 1540 1544 1548 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1520 1524 1528
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1568
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:424   Clk:425 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d394:c425:l0 d395:c396:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  391  380  394  378  381  382  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    0    0    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    1    0    1    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
channel:
	d378:c425:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d378:c425:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1528 1524 1536 1540 1544 1548 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1524 1528
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1568
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:425   Clk:426 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d395:c426:l0 d425:c426:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  391  380  394  395  381  382  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    0    0    1    1    1    1    1    1    1    1    1    1
        rdy:    0    1    0    0    1    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d380:c426:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d380:c426:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1528 1576 1536 1540 1544 1548 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572 1576
       isWt:    0    0    0
      inflg:    1    1    0
        rdy:    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1528
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1568
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:426   Clk:427 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d425:c427:l0 d426:c427:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  391  425  394  395  381  382  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    0    0    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    1    1    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    1    0    0    0    0    0    0    0    0    0    0
channel:
	d381:c427:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d381:c427:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1580 1576 1536 1540 1544 1548 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1540 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572 1576 1580
       isWt:    0    0    0    0
      inflg:    1    1    1    0
        rdy:    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1568
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:427   Clk:428 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d426:c428:l0 d427:c428:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  391  425  394  395  426  382  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    0    1    1    0    1    1    1    1    1    1
        rdy:    0    0    0    0    0    1    0    0    1    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
channel:
	d382:c428:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d382:c428:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1700 1580 1576 1536 1544 1548 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1544 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572 1576 1580 1700
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    0
        rdy:    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1568
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:428   Clk:429 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d427:c429:l0 d428:c429:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  391  425  394  395  426  427  384  387  385  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    0    1    1    0    1    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    1    0    1    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    1    0    0    0    0    0    0
channel:
	d385:c429:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d385:c429:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1700 1580 1576 1704 1536 1548 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1548 1552 1556 1560 1564
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572 1576 1580 1700 1704
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1568 1700
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:429   Clk:430 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d428:c430:l0 d429:c430:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  391  425  394  395  426  427  428  384  387  389  386  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    1    0    1    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    1    0    1    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    1    0    0    0    0
channel:
	d386:c430:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d386:c430:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1700 1580 1576 1704 1708 1536 1552 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1552 1556 1560 1564
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572 1576 1580 1700 1704 1708
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:430   Clk:431 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d429:c431:l0 d430:c431:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  391  425  394  395  426  427  428  384  387  429  389  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    0    0    1    0    1    1    1
        rdy:    0    0    0    0    0    0    0    0    1    0    0    1    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    1    0    0    0    0    0    0
channel:
	d387:c431:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d387:c431:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1700 1580 1576 1704 1708 1536 1712 1556 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1556 1560 1564
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_1_L1:
       addr: 1568 1572 1576 1580 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:431   Clk:432 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d430:c432:l0 d431:c432:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  391  425  394  395  426  427  428  384  430  429  389  388  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    0    1    0    0    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    1    1    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    1    0    0    0
channel:
	d388:c432:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d388:c432:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1700 1580 1576 1704 1708 1536 1712 1716 1560 1564 1568 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1560 1564
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 1568 1572 1576 1580 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:432   Clk:433 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d431:c433:l0 d432:c433:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  391  425  394  395  426  427  428  384  430  429  389  431  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    0    0    0    0    1
        rdy:    0    0    0    0    0    0    0    0    0    0    1    0    1    1    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    1    0    0    0    0
channel:
	d389:c433:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d389:c433:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1700 1580 1576 1704 1708 1536 1712 1716 1720 1564 1572
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    0    0    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536 1564
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1572 1576 1580 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:433   Clk:434 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d432:c434:l0 d433:c434:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  391  425  394  395  426  427  428  384  430  429  432  431  390  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    1    1    0    1    0    0    0
        rdy:    1    0    0    0    0    0    0    0    0    0    0    0    1    1    1
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    1    1    0
channel:
	d390:c434:l0 d392:c434:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d390:c434:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1700 1580 1576 1704 1708 1536 1712 1716 1720 1724
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 1716 1576 1580 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:434   Clk:435 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d433:c435:l0 d434:c435:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  391  425  394  395  426  427  428  384  430  429  432  431  433  392  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    0    1    1    1    1    0    1    1    1    1    0    0    0
        rdy:    1    0    1    0    0    0    0    1    0    0    0    0    0    1    1
    hasPush:    1    0    0    0    0    0    0    0    0    0    0    0    0    1    1
channel:
	d392:c434:l0 d391:c435:l0 d393:c435:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d392:c435:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1700 1580 1704 1708 1712 1716 1720 1724 1728
       isWt:    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    0    0
        rdy:    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1580 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:435   Clk:436 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d434:c436:l0 d435:c436:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  391  425  394  395  426  427  428  384  430  429  432  431  433  434  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    0    0    1    1    1    0    1    1    1    1    1    0    0
        rdy:    1    0    1    1    0    0    0    1    0    0    0    0    0    0    1
    hasPush:    1    0    1    0    0    0    0    1    0    0    0    0    0    0    1
channel:
	d391:c435:l0 d393:c435:l0 d394:c436:l0 d384:c436:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d391:c436:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1700 1732 1704 1708 1712 1716 1720 1724 1728
       isWt:    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    0    0    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:436   Clk:437 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d435:c437:l0 d436:c437:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  435  425  394  395  426  427  428  384  430  429  432  431  433  434  393
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    0    0    1    1    1    0    1    1    1    1    1    1    0
        rdy:    0    0    1    1    0    0    0    1    0    0    0    0    0    0    1
    hasPush:    0    0    1    1    0    0    0    1    0    0    0    0    0    0    1
channel:
	d393:c435:l0 d394:c436:l0 d384:c436:l0 d395:c437:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d393:c437:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1712 1716 1720 1724 1728
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    0    0    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736
       isWt:    0    0    0
      inflg:    1    1    0
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:437   Clk:438 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d436:c438:l0 d437:c438:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  435  425  394  395  426  427  428  384  430  429  432  431  433  434  436
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    1    1    1    0    1    1    1    1    1    1    0
        rdy:    0    0    1    1    0    0    0    1    0    0    0    0    0    0    0
    hasPush:    0    0    1    1    0    0    0    1    0    0    0    0    0    0    0
channel:
	d394:c436:l0 d384:c436:l0 d395:c437:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d394:c438:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1740 1712 1716 1720 1724 1728
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    0    0    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740
       isWt:    0    0    0    0
      inflg:    1    1    1    0
        rdy:    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:438   Clk:439 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d437:c439:l0 d438:c439:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  395  426  427  428  384  430  429  432  431  433  434  436
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    1    1    1    0    1    1    1    1    1    1    1
        rdy:    0    0    0    1    0    0    0    1    0    0    0    0    0    0    0
    hasPush:    0    0    0    1    0    0    0    1    0    0    0    0    0    0    0
channel:
	d384:c436:l0 d395:c437:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d384:c439:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1740 1712 1716 1720 1724 1728 1744
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    0    0    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    0
        rdy:    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:439   Clk:440 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d438:c440:l0 d439:c440:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  395  426  427  428  438  430  429  432  431  433  434  436
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    0    1    1    1    0    1    1    1    1    1    1    1
        rdy:    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
channel:
	d395:c437:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d395:c440:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1740 1712 1716 1720 1724 1728 1744 1748
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    0    0    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:440   Clk:441 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d439:c441:l0 d440:c441:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  439  426  427  428  438  430  429  432  431  433  434  436
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    0    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1740 1712 1716 1720 1724 1728 1744 1748 1752
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    1    0    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:441   Clk:442 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d440:c442:l0 d441:c442:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  439  426  427  428  438  430  429  432  431  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1740 1712 1716 1720 1724 1728 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:442   Clk:443 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d441:c442:l0 d442:c443:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  439  426  427  428  438  430  429  432  431  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1740 1712 1716 1720 1724 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1760
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:443   Clk:444 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d441:c442:l0 d442:c443:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  439  426  427  428  438  430  429  432  431  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1740 1712 1716 1720 1724 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1760
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:444   Clk:445 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d441:c442:l0 d442:c443:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  439  426  427  428  438  430  429  432  431  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1740 1712 1716 1720 1724 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1760
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:445   Clk:446 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d441:c442:l0 d442:c443:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  439  426  427  428  438  430  429  432  431  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1740 1712 1716 1720 1724 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1760
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:446   Clk:447 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d441:c442:l0 d442:c443:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  439  426  427  428  438  430  429  432  431  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1740 1712 1716 1720 1724 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:447   Clk:448 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d441:c442:l0 d442:c443:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  439  426  427  428  438  430  429  432  431  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1740 1712 1716 1720 1724 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:448   Clk:449 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d441:c442:l0 d442:c443:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  439  426  427  428  438  430  429  432  431  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1740 1712 1716 1720 1724 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:449   Clk:450 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d441:c442:l0 d442:c443:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  439  426  427  428  438  430  429  432  431  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1740 1712 1716 1720 1724 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:450   Clk:451 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d441:c442:l0 d442:c443:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  439  426  427  428  438  430  429  432  431  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1740 1712 1716 1720 1724 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:451   Clk:452 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d441:c442:l0 d442:c443:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  439  426  427  428  438  430  429  432  431  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1740 1712 1716 1720 1724 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:452   Clk:453 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d441:c442:l0 d442:c443:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  439  426  427  428  438  430  429  432  431  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1740 1712 1716 1720 1724 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:453   Clk:454 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d441:c442:l0 d442:c443:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  439  426  427  428  438  430  429  432  431  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1740 1712 1716 1720 1724 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:454   Clk:455 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d441:c442:l0 d442:c443:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  439  426  427  428  438  430  429  432  431  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1740 1712 1716 1720 1724 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:455   Clk:456 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d441:c442:l0 d442:c443:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  439  426  427  428  438  430  429  432  431  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1740 1712 1716 1720 1724 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:456   Clk:457 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d441:c442:l0 d442:c443:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  439  426  427  428  438  430  429  432  431  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1740 1712 1716 1720 1724 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:457   Clk:458 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d441:c442:l0 d442:c443:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  439  426  427  428  438  430  429  432  431  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1740 1712 1716 1720 1724 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:458   Clk:459 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d441:c442:l0 d442:c443:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  439  426  427  428  438  430  429  432  431  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1740 1712 1716 1720 1724 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:459   Clk:460 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d441:c442:l0 d442:c443:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  439  426  427  428  438  430  429  432  431  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1740 1712 1716 1720 1724 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:460   Clk:461 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d441:c442:l0 d442:c443:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  439  426  427  428  438  430  429  432  431  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1740 1712 1716 1720 1724 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:461   Clk:462 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d441:c442:l0 d442:c443:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  439  426  427  428  438  430  429  432  431  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1740 1712 1716 1720 1724 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:462   Clk:463 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d441:c442:l0 d442:c443:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  439  426  427  428  438  430  429  432  431  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1740 1712 1716 1720 1724 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:463   Clk:464 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d441:c442:l0 d442:c443:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  439  426  427  428  438  430  429  432  431  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1740 1712 1716 1720 1724 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:464   Clk:465 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d441:c442:l0 d442:c443:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  439  426  427  428  438  430  429  432  431  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1740 1712 1716 1720 1724 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:465   Clk:466 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d441:c442:l0 d442:c443:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  439  426  427  428  438  430  429  432  431  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1740 1712 1716 1720 1724 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:466   Clk:467 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d441:c442:l0 d442:c443:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  439  426  427  428  438  430  429  432  431  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1740 1712 1716 1720 1724 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:467   Clk:468 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d441:c442:l0 d442:c443:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  439  426  427  428  438  430  429  432  431  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1740 1712 1716 1720 1724 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:468   Clk:469 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d441:c442:l0 d442:c443:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  439  426  427  428  438  430  429  432  431  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1740 1712 1716 1720 1724 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1700
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:469   Clk:470 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d441:c442:l0 d442:c443:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  439  426  427  428  438  430  429  432  431  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1740 1712 1716 1720 1724 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1724 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:470   Clk:471 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d441:c442:l0 d442:c443:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  439  426  427  428  438  430  429  432  431  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    1    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1700 1736 1732 1704 1708 1740 1712 1716 1720 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1700 1704 1708 1712
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:471   Clk:472 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d441:c442:l0 d442:c443:l0 

== lse_ld valid: 1  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  439  426  427  428  438  430  429  432  431  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    1    1    1    1    1    1    0    1    1    1    1
        rdy:    0    1    0    0    0    0    0    0    0    0    0    1    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    1    0    0    0    0
channel:
	d431:c472:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d431:c472:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1736 1732 1704 1708 1740 1712 1716 1720 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1704 1708 1712
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:472   Clk:473 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d441:c442:l0 d442:c443:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  435  425  437  439  426  427  428  438  430  429  432  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    0    1    1    1    1    1    1    1    1    1    1
        rdy:    0    1    0    0    1    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d425:c473:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d425:c473:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1736 1732 1708 1740 1712 1716 1720 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1708 1712
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:473   Clk:474 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d441:c474:l0 d442:c443:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  435  441  437  439  426  427  428  438  430  429  432  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    0    0    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    1    1    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    1    0    0    0    0    0    0    0    0    0    0
channel:
	d426:c474:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d426:c474:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1736 1732 1740 1712 1716 1720 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720 1712
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:474   Clk:475 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d442:c475:l0 d474:c475:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  435  441  437  439  442  427  428  438  430  429  432  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    0    0    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    1    1    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
channel:
	d427:c475:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d427:c475:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1764 1736 1732 1740 1716 1720 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1716 1720
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760 1764
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:475   Clk:476 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d474:c476:l0 d475:c476:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  435  441  437  439  442  474  428  438  430  429  432  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    0    0    1    1    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0    1    0    0    1    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0
channel:
	d428:c476:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d428:c476:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1764 1736 1732 1768 1740 1720 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 1720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760 1764 1768
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 1728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 1760
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:476   Clk:477 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d475:c477:l0 d476:c477:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  435  441  437  439  442  474  475  438  430  429  432  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    1    0    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    1    1    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    1    0    0    0    0    0
channel:
	d429:c477:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d429:c477:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1764 1736 1732 1768 1896 1740 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1728 1732 1736 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760 1764 1768 1896
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1760 1896
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0



**************** Exe:477   Clk:478 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d476:c478:l0 d477:c478:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  435  441  437  439  442  474  475  438  430  476  432  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    0    0    1    1    0    1    1
        rdy:    0    0    0    0    0    0    0    0    1    0    0    0    1    0    0
    hasPush:    0    0    0    0    0    0    0    0    1    0    0    0    0    0    0
channel:
	d430:c478:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d430:c478:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1764 1732 1768 1896 1740 1900 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1728 1732 1740 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760 1764 1768 1896 1900
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1760 1896
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0



**************** Exe:478   Clk:479 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d477:c479:l0 d478:c479:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  435  441  437  439  442  474  475  438  477  476  432  433  434  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    0    1    1    1    0    1    1
        rdy:    1    0    0    0    0    0    0    0    0    0    0    0    1    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    1    0    0
channel:
	d434:c479:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d434:c479:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1764 1904 1732 1768 1896 1900 1728 1744 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1728 1732 1744 1748 1752 1756
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 1760 1764 1768 1896 1900 1904
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1760 1896
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0



**************** Exe:479   Clk:480 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d478:c480:l0 d479:c480:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  435  441  437  439  442  474  475  438  477  476  432  478  433  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    1    1    1    0    1    0    1
        rdy:    1    0    0    0    0    0    0    0    0    0    0    0    0    1    0
    hasPush:    1    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d435:c480:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d435:c480:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1764 1904 1732 1768 1896 1908 1900 1728 1748 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1728 1732 1748 1752 1756
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_3_L1:
       addr: 1760 1764 1768 1896 1900 1904 1908
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:480   Clk:481 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d479:c481:l0 d480:c481:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  479  441  437  439  442  474  475  438  477  476  432  478  433  436  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    0    1    1    1    1    1    1    1    1    1    1    0    1
        rdy:    0    0    1    0    0    0    0    0    0    0    0    0    0    1    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    1    0
channel:
	d436:c481:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d436:c481:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1764 1904 1732 1768 1896 1908 1900 1912 1728 1752 1756 1760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1728 1732 1752 1756
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_3_L1:
       addr: 1760 1764 1768 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:481   Clk:482 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d480:c482:l0 d481:c482:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  479  441  437  439  442  474  475  438  477  476  432  478  433  480  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    1    1    1    0    1    1    1    1    1    0    0
        rdy:    0    0    1    0    0    0    0    1    0    0    0    0    0    0    1
    hasPush:    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d437:c482:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d437:c482:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1764 1904 1732 1768 1896 1908 1900 1912 1916 1728 1756
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    0    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1728 1732 1756
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 1764 1768 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:482   Clk:483 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d481:c483:l0 d482:c483:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  479  441  481  439  442  474  475  438  477  476  432  478  433  480  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    0    0    1    1    1    0    1    1    1    1    1    1    0
        rdy:    0    1    0    1    0    0    0    1    0    0    0    0    0    0    1
    hasPush:    0    0    0    0    0    0    0    1    0    0    0    0    0    0    1
channel:
	d438:c483:l0 d440:c483:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d438:c483:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1904 1732 1768 1896 1908 1900 1912 1916 1920 1728
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1728 1732
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr: 1916 1768 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:483   Clk:484 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d482:c484:l0 d483:c484:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  479  441  481  439  442  474  475  482  477  476  432  478  433  480  440
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    0    0    1    1    0    1    1    0    1    1    1    0
        rdy:    0    1    0    1    1    0    0    0    0    0    1    0    0    0    1
    hasPush:    0    1    0    1    0    0    0    0    0    0    0    0    0    0    1
channel:
	d440:c483:l0 d441:c484:l0 d439:c484:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d440:c484:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1732 1896 1908 1900 1912 1916 1920
       isWt:    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 1732
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:484   Clk:485 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d483:c485:l0 d484:c485:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  479  441  481  439  442  474  475  482  477  476  432  478  433  480  483
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    0    0    1    1    1    1    1    0    1    0    1    0
        rdy:    0    1    0    1    1    0    0    0    0    0    1    0    1    0    0
    hasPush:    0    1    0    1    1    0    0    0    0    0    1    0    0    0    0
channel:
	d441:c484:l0 d439:c484:l0 d442:c485:l0 d432:c485:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d441:c485:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1928 1896 1908 1900 1912 1916 1920
       isWt:    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:485   Clk:486 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d484:c486:l0 d485:c486:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  439  442  474  475  482  477  476  432  478  433  480  483
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    0    0    1    1    1    1    1    0    1    0    1    1
        rdy:    0    0    0    1    1    0    0    0    0    0    1    0    1    0    0
    hasPush:    0    0    0    1    1    0    0    0    0    0    1    0    1    0    0
channel:
	d439:c484:l0 d442:c485:l0 d432:c485:l0 d433:c486:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d439:c486:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1908 1900 1912 1916 1920
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:486   Clk:487 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d485:c487:l0 d486:c487:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  442  474  475  482  477  476  432  478  433  480  483
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    0    0    1    1    1    1    1    0    1    0    1    1
        rdy:    0    0    0    0    1    0    0    0    0    0    1    0    1    0    0
    hasPush:    0    0    0    0    1    0    0    0    0    0    1    0    1    0    0
channel:
	d442:c485:l0 d432:c485:l0 d433:c486:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d442:c487:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1908 1900 1912 1916 1920 1936
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:487   Clk:488 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d486:c488:l0 d487:c488:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  486  474  475  482  477  476  432  478  433  480  483
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    1    1    1    1    0    1    0    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    1    0    1    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    1    0    1    0    0
channel:
	d432:c485:l0 d433:c486:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d432:c488:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1908 1900 1912 1916 1920 1936 1940
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:488   Clk:489 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d487:c489:l0 d488:c489:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  486  474  475  482  477  476  487  478  433  480  483
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    0    1    0    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    1    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    1    0    0
channel:
	d433:c486:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d433:c489:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1908 1900 1912 1916 1920 1936 1940 1944
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:489   Clk:490 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d488:c490:l0 d489:c490:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  486  474  475  482  477  476  487  478  488  480  483
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    0    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1908 1900 1912 1916 1920 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:490   Clk:491 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d489:c491:l0 d490:c491:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  486  474  475  482  477  476  487  478  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1908 1900 1912 1916 1920 1936 1940 1944 1948 1952
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1952
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:491   Clk:492 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d490:c491:l0 d491:c492:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  486  474  475  482  477  476  487  478  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1908 1900 1912 1916 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1952
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:492   Clk:493 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d490:c491:l0 d491:c492:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  486  474  475  482  477  476  487  478  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1908 1900 1912 1916 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1952
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:493   Clk:494 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d490:c491:l0 d491:c492:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  486  474  475  482  477  476  487  478  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1908 1900 1912 1916 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1952
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:494   Clk:495 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d490:c491:l0 d491:c492:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  486  474  475  482  477  476  487  478  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1908 1900 1912 1916 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1952
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:495   Clk:496 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d490:c491:l0 d491:c492:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  486  474  475  482  477  476  487  478  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1908 1900 1912 1916 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1952
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:496   Clk:497 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d490:c491:l0 d491:c492:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  486  474  475  482  477  476  487  478  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1908 1900 1912 1916 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1952
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:497   Clk:498 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d490:c491:l0 d491:c492:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  486  474  475  482  477  476  487  478  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1908 1900 1912 1916 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1952
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:498   Clk:499 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d490:c491:l0 d491:c492:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  486  474  475  482  477  476  487  478  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1908 1900 1912 1916 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1952
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:499   Clk:500 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d490:c491:l0 d491:c492:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  486  474  475  482  477  476  487  478  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1908 1900 1912 1916 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1952
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:500   Clk:501 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d490:c491:l0 d491:c492:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  486  474  475  482  477  476  487  478  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1908 1900 1912 1916 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1952
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:501   Clk:502 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d490:c491:l0 d491:c492:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  486  474  475  482  477  476  487  478  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1908 1900 1912 1916 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1952
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:502   Clk:503 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d490:c491:l0 d491:c492:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  486  474  475  482  477  476  487  478  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1908 1900 1912 1916 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1952
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:503   Clk:504 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d490:c491:l0 d491:c492:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  486  474  475  482  477  476  487  478  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1908 1900 1912 1916 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1952
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:504   Clk:505 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d490:c491:l0 d491:c492:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  486  474  475  482  477  476  487  478  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1908 1900 1912 1916 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1952
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:505   Clk:506 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d490:c491:l0 d491:c492:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  486  474  475  482  477  476  487  478  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1908 1900 1912 1916 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1952
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:506   Clk:507 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d490:c491:l0 d491:c492:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  486  474  475  482  477  476  487  478  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1908 1900 1912 1916 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1952
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:507   Clk:508 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d490:c491:l0 d491:c492:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  486  474  475  482  477  476  487  478  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1908 1900 1912 1916 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1952
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:508   Clk:509 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d490:c491:l0 d491:c492:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  486  474  475  482  477  476  487  478  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1908 1900 1912 1916 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1952
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:509   Clk:510 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d490:c491:l0 d491:c492:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  486  474  475  482  477  476  487  478  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1908 1900 1912 1916 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1952
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:510   Clk:511 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d490:c491:l0 d491:c492:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  486  474  475  482  477  476  487  478  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1908 1900 1912 1916 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1952
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:511   Clk:512 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d490:c491:l0 d491:c492:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  486  474  475  482  477  476  487  478  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1908 1900 1912 1916 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1952
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:512   Clk:513 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d490:c491:l0 d491:c492:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  486  474  475  482  477  476  487  478  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1908 1900 1912 1916 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1952
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:513   Clk:514 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d490:c491:l0 d491:c492:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  486  474  475  482  477  476  487  478  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1908 1900 1912 1916 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1952
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:514   Clk:515 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d490:c491:l0 d491:c492:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  486  474  475  482  477  476  487  478  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1908 1900 1912 1916 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1952
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:515   Clk:516 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d490:c491:l0 d491:c492:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  486  474  475  482  477  476  487  478  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1908 1900 1912 1916 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1952
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 1896
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:516   Clk:517 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d490:c491:l0 d491:c492:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  486  474  475  482  477  476  487  478  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1908 1900 1912 1916 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1908 1912
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1952
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:517   Clk:518 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d490:c491:l0 d491:c492:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  486  474  475  482  477  476  487  478  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    0    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1900 1912 1916 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904 1912
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1952
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:518   Clk:519 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d490:c491:l0 d491:c492:l0 

== lse_ld valid: 1  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  486  474  475  482  477  476  487  478  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    0    1    1    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    1    0    0    1    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
channel:
	d477:c519:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d477:c519:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1900 1916 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1916 1896 1900 1904
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1952
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:519   Clk:520 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d490:c491:l0 d491:c492:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  486  474  475  482  476  487  478  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    1    1    0    1    1    1    1
        rdy:    1    0    0    0    0    0    0    0    0    0    1    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    1    0    0    0    0
channel:
	d478:c520:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d478:c520:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1896 1900 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1896 1900 1904
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1952
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:520   Clk:521 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d490:c521:l0 d491:c492:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  479  484  481  485  486  474  475  482  490  476  487  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    0    1    1    0    1    1    1    1    1    1
        rdy:    1    0    0    0    0    1    0    0    0    0    0    0    0    0    0
    hasPush:    1    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d479:c521:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d479:c521:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1900 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1900 1904
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1952
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:521   Clk:522 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d491:c522:l0 d521:c522:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  491  484  481  485  486  474  475  482  490  476  487  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    0    0    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    1    1    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
channel:
	d474:c522:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d474:c522:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1924 1904 1932 1928 1960 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956 1960
       isWt:    0    0    0
      inflg:    1    1    0
        rdy:    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 1904
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 1952
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:522   Clk:523 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d521:c523:l0 d522:c523:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  491  484  481  485  486  521  475  482  490  476  487  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    0    0    1    1    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0    1    0    0    1    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0
channel:
	d475:c523:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d475:c523:l0 

== MemorySystem
MemSys reqQueue:
       addr: 1924 1932 1928 1960 1964 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1924 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956 1960 1964
       isWt:    0    0    0    0
      inflg:    1    1    1    0
        rdy:    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1952
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:523   Clk:524 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d522:c524:l0 d523:c524:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  491  484  481  485  486  521  522  482  490  476  487  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    1    1    0    1    1    0    1    1    1    1    1
        rdy:    0    0    1    0    0    0    0    0    0    1    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    1    0    0    0    0    0
channel:
	d476:c524:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d476:c524:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2084 1932 1928 1960 1964 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1928 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956 1960 1964 2084
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    0
        rdy:    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1952
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:524   Clk:525 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d523:c525:l0 d524:c525:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  491  484  481  485  486  521  522  482  490  523  487  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    1    1    1    0    1    0    1    1    1    1    1
        rdy:    0    0    1    0    0    0    0    1    0    0    0    0    0    0    0
    hasPush:    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d481:c525:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d481:c525:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 1932 1960 1964 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1932 1936 1940 1944 1948
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956 1960 1964 2084 2088
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 1952 2084
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:525   Clk:526 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d524:c526:l0 d525:c526:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  491  484  524  485  486  521  522  482  490  523  487  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    1    1    1    0    1    1    1    1    1    0    1
        rdy:    0    0    0    0    0    0    0    1    0    0    0    0    0    1    0
    hasPush:    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
channel:
	d482:c526:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d482:c526:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2092 1960 1964 1920 1936 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1936 1940 1944 1948
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956 1960 1964 2084 2088 2092
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:526   Clk:527 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d525:c527:l0 d526:c527:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  491  484  524  485  486  521  522  525  490  523  487  488  480  483  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    1    1    0    1    1    1    1    1    0    1
        rdy:    0    1    0    0    0    0    0    0    0    0    0    0    0    1    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    1    0
channel:
	d483:c527:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d483:c527:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 1960 1964 1920 1940 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1940 1944 1948
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_1_L1:
       addr: 1952 1956 1960 1964 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:527   Clk:528 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d526:c528:l0 d527:c528:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  491  484  524  485  486  521  522  525  490  523  487  526  488  480  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    0    1    1    1    1    1    1    1    0    1    1    1
        rdy:    0    1    0    1    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d484:c528:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d484:c528:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 1960 1964 2100 1920 1944 1948 1952 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1944 1948
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 1952 1956 1960 1964 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:528   Clk:529 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d527:c529:l0 d528:c529:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  491  527  524  485  486  521  522  525  490  523  487  526  488  480  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    0    0    1    1    1    1    1    1    1    0    1    1
        rdy:    0    0    0    1    1    0    0    0    0    0    0    0    1    0    0
    hasPush:    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
channel:
	d485:c529:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d485:c529:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 1960 1964 2100 2104 1920 1948 1956
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    0    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920 1948
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 1956 1960 1964 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:529   Clk:530 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d528:c530:l0 d529:c530:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  491  527  524  528  486  521  522  525  490  523  487  526  488  480  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    0    0    1    1    1    1    1    0    1    0    1    0
        rdy:    0    0    0    0    1    0    0    0    0    0    1    0    1    0    1
    hasPush:    0    0    0    0    1    0    0    0    0    0    0    0    1    0    0
channel:
	d486:c530:l0 d488:c530:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d486:c530:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 1960 1964 2100 2104 2108 1920
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    0    0    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 1920
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2100 1960 1964 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:530   Clk:531 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d529:c531:l0 d530:c531:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  491  527  524  528  529  521  522  525  490  523  487  526  488  480  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    1    1    0    1    0    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    1    0    1    0    1    1    1
    hasPush:    0    0    0    0    0    0    0    0    0    0    1    0    1    0    1
channel:
	d488:c530:l0 d487:c531:l0 d489:c531:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d488:c531:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 1964 2100 2104 2108 2112
       isWt:    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    0    0
        rdy:    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 1964 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:531   Clk:532 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d530:c532:l0 d531:c532:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  491  527  524  528  529  521  522  525  490  523  487  526  530  480  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    0    1    0    1    0    0    0
        rdy:    1    0    0    0    0    0    0    0    1    0    1    0    0    1    1
    hasPush:    0    0    0    0    0    0    0    0    1    0    1    0    0    1    1
channel:
	d487:c531:l0 d489:c531:l0 d490:c532:l0 d480:c532:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d487:c532:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2100 2104 2108 2112
       isWt:    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    0    0    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:532   Clk:533 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d531:c533:l0 d532:c533:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  491  527  524  528  529  521  522  525  490  523  531  526  530  480  489
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    0    1    0    1    1    0    0
        rdy:    1    0    0    0    0    0    0    0    1    0    0    0    0    1    1
    hasPush:    1    0    0    0    0    0    0    0    1    0    0    0    0    1    1
channel:
	d489:c531:l0 d490:c532:l0 d480:c532:l0 d491:c533:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d489:c533:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2104 2108 2112
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    0    0    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120
       isWt:    0    0    0
      inflg:    1    1    0
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:533   Clk:534 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d532:c534:l0 d533:c534:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  491  527  524  528  529  521  522  525  490  523  531  526  530  480  532
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    0    1    1    1    1    0    0
        rdy:    1    0    0    0    0    0    0    0    1    0    0    0    0    1    0
    hasPush:    1    0    0    0    0    0    0    0    1    0    0    0    0    1    0
channel:
	d490:c532:l0 d480:c532:l0 d491:c533:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d490:c534:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2104 2108 2124 2112
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    0    0    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124
       isWt:    0    0    0    0
      inflg:    1    1    1    0
        rdy:    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:534   Clk:535 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d533:c535:l0 d534:c535:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  491  527  524  528  529  521  522  525  533  523  531  526  530  480  532
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    0    1    1    1    1    0    1
        rdy:    1    0    0    0    0    0    0    0    0    0    0    0    0    1    0
    hasPush:    1    0    0    0    0    0    0    0    0    0    0    0    0    1    0
channel:
	d480:c532:l0 d491:c533:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d480:c535:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2104 2108 2124 2112 2128
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    0    0    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    0
        rdy:    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:535   Clk:536 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d534:c536:l0 d535:c536:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  491  527  524  528  529  521  522  525  533  523  531  526  530  534  532
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    1    1    1    1    1    0    1
        rdy:    1    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    1    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d491:c533:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d491:c536:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2104 2108 2124 2112 2128 2132
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    0    0    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:536   Clk:537 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d535:c537:l0 d536:c537:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  535  527  524  528  529  521  522  525  533  523  531  526  530  534  532
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2104 2108 2124 2112 2128 2132 2136
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    1    0    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:537   Clk:538 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d536:c538:l0 d537:c538:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  527  524  528  529  521  522  525  533  523  531  526  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2104 2108 2124 2112 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:538   Clk:539 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d537:c538:l0 d538:c539:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  527  524  528  529  521  522  525  533  523  531  526  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2104 2108 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:539   Clk:540 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d537:c538:l0 d538:c539:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  527  524  528  529  521  522  525  533  523  531  526  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2104 2108 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:540   Clk:541 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d537:c538:l0 d538:c539:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  527  524  528  529  521  522  525  533  523  531  526  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2104 2108 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:541   Clk:542 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d537:c538:l0 d538:c539:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  527  524  528  529  521  522  525  533  523  531  526  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2104 2108 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:542   Clk:543 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d537:c538:l0 d538:c539:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  527  524  528  529  521  522  525  533  523  531  526  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2104 2108 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:543   Clk:544 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d537:c538:l0 d538:c539:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  527  524  528  529  521  522  525  533  523  531  526  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2104 2108 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:544   Clk:545 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d537:c538:l0 d538:c539:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  527  524  528  529  521  522  525  533  523  531  526  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2104 2108 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:545   Clk:546 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d537:c538:l0 d538:c539:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  527  524  528  529  521  522  525  533  523  531  526  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2104 2108 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:546   Clk:547 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d537:c538:l0 d538:c539:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  527  524  528  529  521  522  525  533  523  531  526  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2104 2108 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:547   Clk:548 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d537:c538:l0 d538:c539:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  527  524  528  529  521  522  525  533  523  531  526  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2104 2108 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:548   Clk:549 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d537:c538:l0 d538:c539:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  527  524  528  529  521  522  525  533  523  531  526  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2104 2108 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:549   Clk:550 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d537:c538:l0 d538:c539:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  527  524  528  529  521  522  525  533  523  531  526  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2104 2108 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:550   Clk:551 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d537:c538:l0 d538:c539:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  527  524  528  529  521  522  525  533  523  531  526  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2104 2108 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:551   Clk:552 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d537:c538:l0 d538:c539:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  527  524  528  529  521  522  525  533  523  531  526  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2104 2108 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:552   Clk:553 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d537:c538:l0 d538:c539:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  527  524  528  529  521  522  525  533  523  531  526  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2104 2108 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:553   Clk:554 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d537:c538:l0 d538:c539:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  527  524  528  529  521  522  525  533  523  531  526  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2104 2108 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:554   Clk:555 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d537:c538:l0 d538:c539:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  527  524  528  529  521  522  525  533  523  531  526  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2104 2108 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:555   Clk:556 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d537:c538:l0 d538:c539:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  527  524  528  529  521  522  525  533  523  531  526  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2104 2108 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:556   Clk:557 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d537:c538:l0 d538:c539:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  527  524  528  529  521  522  525  533  523  531  526  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2104 2108 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:557   Clk:558 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d537:c538:l0 d538:c539:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  527  524  528  529  521  522  525  533  523  531  526  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2104 2108 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:558   Clk:559 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d537:c538:l0 d538:c539:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  527  524  528  529  521  522  525  533  523  531  526  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2104 2108 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:559   Clk:560 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d537:c538:l0 d538:c539:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  527  524  528  529  521  522  525  533  523  531  526  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2104 2108 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:560   Clk:561 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d537:c538:l0 d538:c539:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  527  524  528  529  521  522  525  533  523  531  526  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2104 2108 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:561   Clk:562 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d537:c538:l0 d538:c539:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  527  524  528  529  521  522  525  533  523  531  526  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2104 2108 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:562   Clk:563 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d537:c538:l0 d538:c539:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  527  524  528  529  521  522  525  533  523  531  526  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2104 2108 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:563   Clk:564 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d537:c538:l0 d538:c539:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  527  524  528  529  521  522  525  533  523  531  526  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2104 2108 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2084
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:564   Clk:565 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d537:c538:l0 d538:c539:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  527  524  528  529  521  522  525  533  523  531  526  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2104 2108 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2104 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:565   Clk:566 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d537:c538:l0 d538:c539:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  527  524  528  529  521  522  525  533  523  531  526  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    1    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2108 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2108 2084 2088 2092 2096
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:566   Clk:567 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d537:c538:l0 d538:c539:l0 

== lse_ld valid: 1  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  527  524  528  529  521  522  525  533  523  531  526  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    1    1    1    1    1    1    0    1    1    1    1
        rdy:    0    1    0    0    0    0    0    0    0    0    0    1    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    1    0    0    0    0
channel:
	d526:c567:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d526:c567:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2088 2084 2096 2092 2116 2120 2100 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2084 2088 2092 2096
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:567   Clk:568 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d537:c538:l0 d538:c539:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  535  527  524  528  529  521  522  525  533  523  531  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    0    1    1    1    1    1    1    1    1    1
        rdy:    0    1    0    0    0    1    0    0    0    0    0    0    0    0    0
    hasPush:    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d527:c568:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d527:c568:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2088 2096 2092 2116 2120 2100 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2088 2092 2096
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:568   Clk:569 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d537:c569:l0 d538:c539:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  535  537  524  528  529  521  522  525  533  523  531  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    0    0    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    1    1    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
channel:
	d521:c569:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d521:c569:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2096 2092 2116 2120 2100 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2092 2096
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:569   Clk:570 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d538:c570:l0 d569:c570:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  535  537  524  528  529  538  522  525  533  523  531  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    0    0    1    1    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0    1    0    0    1    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0
channel:
	d522:c570:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d522:c570:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2148 2096 2116 2120 2100 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100 2096
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144 2148
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:570   Clk:571 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d569:c571:l0 d570:c571:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  535  537  524  528  529  538  569  525  533  523  531  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    1    1    0    1    1    0    1    1    1    1    1
        rdy:    0    0    1    0    0    0    0    0    0    1    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    1    0    0    0    0    0
channel:
	d523:c571:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d523:c571:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2148 2152 2116 2120 2100 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2100
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144 2148 2152
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:571   Clk:572 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d570:c572:l0 d571:c572:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  535  537  524  528  529  538  569  525  533  570  531  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    1    1    1    0    1    0    1    1    1    1    1
        rdy:    0    0    1    0    0    0    0    1    0    0    0    0    0    0    0
    hasPush:    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d524:c572:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d524:c572:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2148 2152 2276 2116 2120 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144 2148 2152 2276
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144 2276
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0



**************** Exe:572   Clk:573 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d571:c573:l0 d572:c573:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  535  537  571  528  529  538  569  525  533  570  531  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    1    1    1    0    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
channel:
	d525:c573:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d525:c573:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2148 2152 2276 2280 2116 2120 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144 2148 2152 2276 2280
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144 2276
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0



**************** Exe:573   Clk:574 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d572:c574:l0 d573:c574:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  535  537  571  528  529  538  569  572  533  570  531  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    0    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2148 2152 2276 2280 2116 2120 2284 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144 2148 2152 2276 2280 2284
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144 2276
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0



**************** Exe:574   Clk:575 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d573:c575:l0 d574:c575:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  537  571  528  529  538  569  572  533  570  531  573  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2148 2152 2276 2280 2116 2120 2284 2288 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144 2148 2152 2276 2280 2284 2288
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144 2276
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0



**************** Exe:575   Clk:576 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d574:c575:l0 d575:c576:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  537  571  528  529  538  569  572  533  570  531  573  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2148 2152 2276 2280 2116 2120 2284 2288 2292 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144 2148 2152 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 2112
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2144 2276
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:576   Clk:577 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d574:c575:l0 d575:c576:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  537  571  528  529  538  569  572  533  570  531  573  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2148 2152 2276 2280 2116 2120 2284 2288 2292 2124 2112 2128 2132 2136 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2136 2140
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144 2148 2152 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2144 2276
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:577   Clk:578 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d574:c575:l0 d575:c576:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  537  571  528  529  538  569  572  533  570  531  573  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    0    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    1    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2148 2152 2276 2280 2116 2120 2284 2288 2292 2124 2112 2128 2132 2140 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132 2140
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144 2148 2152 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2144 2276
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:578   Clk:579 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d574:c575:l0 d575:c576:l0 

== lse_ld valid: 1  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  535  537  571  528  529  538  569  572  533  570  531  573  530  534  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    1    1    1    1    1    0    1    1
        rdy:    1    0    0    0    0    0    0    0    0    0    0    0    0    1    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    1    0    0
channel:
	d534:c579:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d534:c579:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2148 2152 2276 2280 2116 2120 2284 2288 2292 2124 2112 2128 2132 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 2112 2116 2120 2124 2128 2132
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2144 2148 2152 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2144 2276
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:579   Clk:580 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d574:c575:l0 d575:c576:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  535  537  571  528  529  538  569  572  533  570  531  573  530  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    0    1    1    1    1    1    1    1    1    1    1    1
        rdy:    1    0    0    1    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    1    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d535:c580:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d535:c580:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2148 2152 2276 2280 2116 2120 2284 2288 2292 2124 2128 2132 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 2116 2120 2124 2128 2132
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_3_L1:
       addr: 2144 2148 2152 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2144 2276
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0



**************** Exe:580   Clk:581 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d574:c581:l0 d575:c576:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  574  537  571  528  529  538  569  572  533  570  531  573  530  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    0    0    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    1    1    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
channel:
	d528:c581:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d528:c581:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2148 2152 2276 2280 2120 2284 2288 2292 2124 2128 2132 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 2120 2124 2128 2132
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_3_L1:
       addr: 2144 2148 2152 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2276
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:581   Clk:582 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d575:c582:l0 d581:c582:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  574  537  571  575  529  538  569  572  533  570  531  573  530  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    0    0    1    1    1    1    1    1    1    0    1    1
        rdy:    0    0    0    0    1    0    0    0    0    0    0    0    1    0    0
    hasPush:    0    0    0    0    1    0    0    0    0    0    0    0    0    0    0
channel:
	d529:c582:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d529:c582:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2148 2152 2276 2280 2296 2284 2288 2292 2124 2128 2132 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 2124 2128 2132
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 2144 2148 2152 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2276
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:582   Clk:583 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d581:c583:l0 d582:c583:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  574  537  571  575  581  538  569  572  533  570  531  573  530  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    1    1    1    1    0    1    0    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    1    0    1    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    1    0    0
channel:
	d530:c583:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d530:c583:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2148 2152 2276 2280 2296 2300 2284 2288 2292 2128 2132 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    0    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 2128 2132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr: 2144 2148 2152 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2276
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:583   Clk:584 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d582:c584:l0 d583:c584:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  574  537  571  575  581  538  569  572  533  570  531  573  582  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    0    1    0    0    1
        rdy:    0    0    0    0    0    0    0    0    0    0    1    0    0    1    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    1    0    0    0    0
channel:
	d531:c584:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d531:c584:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2148 2152 2276 2280 2296 2300 2284 2288 2292 2324 2132 2144
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    0    1    1    1    0    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 2132
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr: 2144 2148 2152 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2276
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:584   Clk:585 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d583:c585:l0 d584:c585:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  574  537  571  575  581  538  569  572  533  570  583  573  582  532  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    0    1    0    1    1    0    0
        rdy:    0    0    0    0    0    0    0    0    1    0    0    0    0    1    1
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    1    0
channel:
	d532:c585:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d532:c585:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2148 2152 2276 2280 2296 2300 2284 2288 2292 2324 2328
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    0    1    1    1    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2148 2152 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2276
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:585   Clk:586 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d584:c586:l0 d585:c586:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  574  537  571  575  581  538  569  572  533  570  583  573  582  584  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    1    1    1    0    1    1    1    1    0    0
        rdy:    0    1    0    0    0    0    0    0    1    0    0    0    0    0    1
    hasPush:    0    0    0    0    0    0    0    0    1    0    0    0    0    0    1
channel:
	d533:c586:l0 d536:c586:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d533:c586:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2152 2276 2280 2296 2300 2284 2288 2292 2324 2328 2332
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2296 2152 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2276
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:586   Clk:587 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d585:c587:l0 d586:c587:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  574  537  571  575  581  538  569  572  585  570  583  573  582  584  536
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    0    1    1    0    1    1    1    1    1    0
        rdy:    0    1    0    0    0    1    0    0    0    0    0    0    0    0    1
    hasPush:    0    1    0    0    0    0    0    0    0    0    0    0    0    0    1
channel:
	d536:c586:l0 d537:c587:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d536:c587:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2336 2276 2280 2296 2300 2284 2288 2292 2324 2328 2332
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    0    1    0
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2296 2300 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2276
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:587   Clk:588 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d586:c588:l0 d587:c588:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  574  537  571  575  581  538  569  572  585  570  583  573  582  584  586
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    0    1    1    1    1    1    1    1    1    0
        rdy:    0    1    0    0    0    1    0    0    0    0    0    0    0    0    0
    hasPush:    0    1    0    0    0    1    0    0    0    0    0    0    0    0    0
channel:
	d537:c587:l0 d538:c588:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d537:c588:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2276 2280 2296 2300 2284 2288 2292 2324 2328 2332
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    0    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2296 2300 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2276
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:588   Clk:589 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d587:c589:l0 d588:c589:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  574  587  571  575  581  538  569  572  585  570  583  573  582  584  586
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    0    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
channel:
	d538:c588:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d538:c589:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2276 2280 2296 2300 2284 2288 2292 2324 2328 2332 2344
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2296 2300 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2276
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:589   Clk:590 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d588:c590:l0 d589:c590:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  574  587  571  575  581  588  569  572  585  570  583  573  582  584  586
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    0    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2276 2280 2296 2300 2284 2288 2292 2324 2328 2332 2344 2348
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2296 2300 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2276
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:590   Clk:591 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d589:c591:l0 d590:c591:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  574  587  571  575  581  588  569  572  585  570  583  573  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2276 2280 2296 2300 2284 2288 2292 2324 2328 2332 2344 2348 2352
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2296 2300 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2276
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:591   Clk:592 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d590:c591:l0 d591:c592:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  574  587  571  575  581  588  569  572  585  570  583  573  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2276 2280 2296 2300 2284 2288 2292 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2296 2300 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2276
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:592   Clk:593 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d590:c591:l0 d591:c592:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  574  587  571  575  581  588  569  572  585  570  583  573  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2276 2280 2296 2300 2284 2288 2292 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2296 2300 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2276
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:593   Clk:594 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d590:c591:l0 d591:c592:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  574  587  571  575  581  588  569  572  585  570  583  573  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2276 2280 2296 2300 2284 2288 2292 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2296 2300 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2276
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:594   Clk:595 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d590:c591:l0 d591:c592:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  574  587  571  575  581  588  569  572  585  570  583  573  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2276 2280 2296 2300 2284 2288 2292 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2296 2300 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2276
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:595   Clk:596 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d590:c591:l0 d591:c592:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  574  587  571  575  581  588  569  572  585  570  583  573  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2276 2280 2296 2300 2284 2288 2292 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2296 2300 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2276
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:596   Clk:597 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d590:c591:l0 d591:c592:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  574  587  571  575  581  588  569  572  585  570  583  573  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2276 2280 2296 2300 2284 2288 2292 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2296 2300 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2276
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:597   Clk:598 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d590:c591:l0 d591:c592:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  574  587  571  575  581  588  569  572  585  570  583  573  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2276 2280 2296 2300 2284 2288 2292 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2296 2300 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2276
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:598   Clk:599 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d590:c591:l0 d591:c592:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  574  587  571  575  581  588  569  572  585  570  583  573  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2276 2280 2296 2300 2284 2288 2292 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2296 2300 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2276
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:599   Clk:600 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d590:c591:l0 d591:c592:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  574  587  571  575  581  588  569  572  585  570  583  573  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2276 2280 2296 2300 2284 2288 2292 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2296 2300 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2276
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:600   Clk:601 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d590:c591:l0 d591:c592:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  574  587  571  575  581  588  569  572  585  570  583  573  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2276 2280 2296 2300 2284 2288 2292 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2296 2300 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2276
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:601   Clk:602 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d590:c591:l0 d591:c592:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  574  587  571  575  581  588  569  572  585  570  583  573  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2276 2280 2296 2300 2284 2288 2292 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2296 2300 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2276
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:602   Clk:603 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d590:c591:l0 d591:c592:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  574  587  571  575  581  588  569  572  585  570  583  573  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2276 2280 2296 2300 2284 2288 2292 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2296 2300 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2276
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:603   Clk:604 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d590:c591:l0 d591:c592:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  574  587  571  575  581  588  569  572  585  570  583  573  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2276 2280 2296 2300 2284 2288 2292 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2296 2300 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2276
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:604   Clk:605 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d590:c591:l0 d591:c592:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  574  587  571  575  581  588  569  572  585  570  583  573  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2276 2280 2296 2300 2284 2288 2292 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2296 2300 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2276
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:605   Clk:606 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d590:c591:l0 d591:c592:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  574  587  571  575  581  588  569  572  585  570  583  573  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2276 2280 2296 2300 2284 2288 2292 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2296 2300 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2276
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:606   Clk:607 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d590:c591:l0 d591:c592:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  574  587  571  575  581  588  569  572  585  570  583  573  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2276 2280 2296 2300 2284 2288 2292 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2296 2300 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2276
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:607   Clk:608 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d590:c591:l0 d591:c592:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  574  587  571  575  581  588  569  572  585  570  583  573  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2276 2280 2296 2300 2284 2288 2292 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2296 2300 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2276
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:608   Clk:609 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d590:c591:l0 d591:c592:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  574  587  571  575  581  588  569  572  585  570  583  573  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2276 2280 2296 2300 2284 2288 2292 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2296 2300 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2276
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:609   Clk:610 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d590:c591:l0 d591:c592:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  574  587  571  575  581  588  569  572  585  570  583  573  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2276 2280 2296 2300 2284 2288 2292 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2296 2300 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2276
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:610   Clk:611 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d590:c591:l0 d591:c592:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  574  587  571  575  581  588  569  572  585  570  583  573  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2276 2280 2296 2300 2284 2288 2292 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2296 2300 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2276
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:611   Clk:612 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d590:c591:l0 d591:c592:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  574  587  571  575  581  588  569  572  585  570  583  573  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2276 2280 2296 2300 2284 2288 2292 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2296 2300 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2276
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:612   Clk:613 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d590:c591:l0 d591:c592:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  574  587  571  575  581  588  569  572  585  570  583  573  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2276 2280 2296 2300 2284 2288 2292 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2296 2300 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:613   Clk:614 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d590:c591:l0 d591:c592:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  574  587  571  575  581  588  569  572  585  570  583  573  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    1    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2276 2280 2300 2284 2288 2292 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2300 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:614   Clk:615 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d590:c591:l0 d591:c592:l0 

== lse_ld valid: 1  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  574  587  571  575  581  588  569  572  585  570  583  573  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    0    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    1    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    1    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d574:c615:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d574:c615:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2276 2280 2284 2288 2292 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2276 2280 2284 2288 2292
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:615   Clk:616 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d590:c591:l0 d591:c592:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  587  571  575  581  588  569  572  585  570  583  573  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    1    0    1    1    1    1    1    1    1    1    1
        rdy:    0    0    1    0    0    1    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d575:c616:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d575:c616:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2280 2284 2288 2292 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2280 2284 2288 2292
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:616   Clk:617 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d590:c617:l0 d591:c592:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  590  587  571  581  588  569  572  585  570  583  573  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    0    1    1    0    1    1    1    1    1    1
        rdy:    0    0    0    0    0    1    0    0    1    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
channel:
	d569:c617:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d569:c617:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2284 2288 2292 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2284 2288 2292
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:617   Clk:618 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d591:c618:l0 d617:c618:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  590  587  571  591  581  588  572  585  570  583  573  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    1    1    1    1    0    1    1    1    1    1    1
        rdy:    0    0    1    0    0    0    0    0    1    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    1    0    0    0    0    0    0
channel:
	d570:c618:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d570:c618:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2360 2288 2292 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356 2360
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2288 2292
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:618   Clk:619 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d617:c619:l0 d618:c619:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  590  587  571  591  581  588  617  572  585  583  573  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    1    1    0    0    1    1    1    1    1    1    1
        rdy:    0    0    1    0    0    0    0    1    0    0    0    0    0    0    0
    hasPush:    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d571:c619:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d571:c619:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2360 2364 2292 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356 2360 2364
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    0
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2292
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:619   Clk:620 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d618:c620:l0 d619:c620:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  590  587  618  591  581  588  617  572  585  583  573  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    1    1    1    0    1    1    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0    1    0    0    1    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
channel:
	d572:c620:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d572:c620:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2360 2364 2468 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356 2360 2364
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    0
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:620   Clk:621 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d619:c621:l0 d620:c621:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  590  587  618  591  581  588  617  619  585  583  573  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    0    1    1    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    1    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    1    0    0    0    0
channel:
	d573:c621:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d573:c621:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2360 2364 2468 2472 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    0    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356 2360 2364
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    0
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:621   Clk:622 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d620:c622:l0 d621:c622:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  590  587  618  591  581  588  617  619  585  620  583  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2360 2364 2468 2472 2476 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    0    0    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356 2360 2364
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    0
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:622   Clk:623 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d621:c623:l0 d622:c623:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  590  587  618  591  581  588  617  619  585  620  583  621  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2360 2364 2468 2472 2476 2480 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    0    0    0    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356 2360 2364
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:623   Clk:624 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d622:c623:l0 d623:c624:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  590  587  618  591  581  588  617  619  585  620  583  621  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2360 2364 2468 2472 2476 2480 2484 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    0    0    0    0    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356 2360 2364
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:624   Clk:625 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d622:c623:l0 d623:c624:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  590  587  618  591  581  588  617  619  585  620  583  621  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2360 2364 2468 2472 2476 2480 2484 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    0    0    0    0    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356 2360 2364
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:625   Clk:626 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d622:c623:l0 d623:c624:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  590  587  618  591  581  588  617  619  585  620  583  621  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2360 2364 2468 2472 2476 2480 2484 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    0    0    0    0    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356 2360 2364
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:626   Clk:627 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d622:c623:l0 d623:c624:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  590  587  618  591  581  588  617  619  585  620  583  621  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2360 2364 2468 2472 2476 2480 2484 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    0    0    0    0    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356 2360 2364
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2328
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:627   Clk:628 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d622:c623:l0 d623:c624:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  590  587  618  591  581  588  617  619  585  620  583  621  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2360 2364 2468 2472 2476 2480 2484 2324 2328 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    0    0    0    0    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2328 2332
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356 2360 2364
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:628   Clk:629 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d622:c623:l0 d623:c624:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  590  587  618  591  581  588  617  619  585  620  583  621  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    0    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    1    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2360 2364 2468 2472 2476 2480 2484 2324 2332 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    0    0    0    0    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324 2332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356 2360 2364
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:629   Clk:630 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d622:c623:l0 d623:c624:l0 

== lse_ld valid: 1  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  590  587  618  591  581  588  617  619  585  620  583  621  582  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    0    1    0    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    1    0    1    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    1    0    0    0
channel:
	d582:c630:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d582:c630:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2360 2364 2468 2472 2476 2480 2484 2324 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    0    0    0    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2324
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356 2360 2364
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2336
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:630   Clk:631 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d622:c623:l0 d623:c624:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  590  587  618  591  581  588  617  619  585  620  583  621  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    1    1    1    1    0    1    1    1    1
        rdy:    0    0    0    0    1    0    0    0    0    0    1    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    1    0    0    0    0
channel:
	d583:c631:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d583:c631:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2360 2364 2468 2472 2476 2480 2484 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    0    0    0    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356 2360 2364
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:631   Clk:632 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d622:c632:l0 d623:c624:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  590  587  618  591  581  588  617  619  585  620  622  621  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    0    0    1    1    1    1    1    0    1    1    1    1
        rdy:    0    0    0    1    1    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    1    0    0    0    0    0    0    0    0    0    0
channel:
	d581:c632:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d581:c632:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2336 2340 2360 2468 2472 2476 2480 2484 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    0    0    0    0    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2336 2340 2344 2348 2352 2356 2360
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:632   Clk:633 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d623:c633:l0 d632:c633:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  590  587  618  591  623  588  617  619  585  620  622  621  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    0    0    1    1    1    1    1    1    1    0    1    1
        rdy:    0    0    0    1    0    0    0    0    0    0    0    0    1    0    0
    hasPush:    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
channel:
	d591:c633:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d591:c633:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2340 2360 2488 2468 2472 2476 2480 2484 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    0    0    0    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2340 2344 2348 2352 2356 2360 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:633   Clk:634 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d632:c634:l0 d633:c634:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  590  587  618  632  623  588  617  619  585  620  622  621  584  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    0    1    1    1    1    0    1    1    1    0    1    1
        rdy:    0    0    0    0    0    0    0    0    1    0    0    0    1    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    1    0    0
channel:
	d584:c634:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d584:c634:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2492 2360 2488 2468 2472 2476 2480 2484 2344 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    0    1    1    0    0    0    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2472 2344 2348 2352 2356 2360 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:634   Clk:635 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d633:c635:l0 d634:c635:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  590  587  618  632  623  588  617  619  585  620  622  621  633  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    0    1    1    1    0    0    1
        rdy:    0    0    0    0    0    0    0    0    1    0    0    0    0    1    0
    hasPush:    0    0    0    0    0    0    0    0    1    0    0    0    0    0    0
channel:
	d585:c635:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d585:c635:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2360 2488 2468 2472 2476 2480 2484 2348 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    0    1    1    1    0    0    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2472 2476 2348 2352 2356 2360 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:635   Clk:636 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d634:c636:l0 d635:c636:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  590  587  618  632  623  588  617  619  634  620  622  621  633  586  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    1    1    1    0    1    1    1    1    0    1
        rdy:    0    1    0    0    0    0    0    0    0    0    0    0    0    1    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    1    0
channel:
	d586:c636:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d586:c636:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2360 2488 2468 2472 2476 2480 2484 2532 2352 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    0    1    1    1    1    0    0    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2472 2476 2480 2352 2356 2360 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    0    0    0    1    1    1    0
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:636   Clk:637 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d635:c637:l0 d636:c637:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  590  587  618  632  623  588  617  619  634  620  622  621  633  635  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    0    1    1    1    1    1    1    1    0    1
        rdy:    0    1    0    0    0    1    0    0    0    0    0    0    0    0    0
    hasPush:    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d587:c637:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d587:c637:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2360 2488 2468 2472 2476 2480 2484 2532 2536 2356
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    0    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2356 2360 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    0    0    0    0    1    1    0
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:637   Clk:638 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d636:c638:l0 d637:c638:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  590  636  618  632  623  588  617  619  634  620  622  621  633  635  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    0    1    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    1    0    0    0    0    0    0    0    0    1
    hasPush:    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
channel:
	d588:c638:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d588:c638:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2360 2488 2468 2472 2476 2480 2484 2532 2536 2540
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    0    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2360 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    0    0    0    0    0    1    0
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528
       isWt:    0    0    0
      inflg:    1    1    0
        rdy:    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:638   Clk:639 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d637:c639:l0 d638:c639:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  590  636  618  632  623  637  617  619  634  620  622  621  633  635  589
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    0    1    1    1    1    1    1    1    1    0
        rdy:    1    0    0    0    0    0    0    0    0    0    0    0    0    0    1
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    1
channel:
	d589:c639:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d589:c639:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    0    0    0    0    0    0    0
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544
       isWt:    0    0    0    0    0
      inflg:    1    1    1    0    0
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:639   Clk:640 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d638:c640:l0 d639:c640:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  590  636  618  632  623  637  617  619  634  620  622  621  633  635  638
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    1    1    1    1    1    1    0
        rdy:    1    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    1    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d590:c640:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d590:c640:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    0    0    0    0    0    0    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    0    0
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:640   Clk:641 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d639:c641:l0 d640:c641:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    0    0    0    0    0    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    0    0
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:641   Clk:642 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d640:c642:l0 d641:c642:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    0    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    0
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:642   Clk:643 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    0    0    0    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:643   Clk:644 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    0    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:644   Clk:645 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    0    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:645   Clk:646 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:646   Clk:647 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:647   Clk:648 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:648   Clk:649 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:649   Clk:650 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:650   Clk:651 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:651   Clk:652 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:652   Clk:653 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:653   Clk:654 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:654   Clk:655 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:655   Clk:656 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:656   Clk:657 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:657   Clk:658 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:658   Clk:659 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:659   Clk:660 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:660   Clk:661 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:661   Clk:662 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:662   Clk:663 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:663   Clk:664 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:664   Clk:665 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:665   Clk:666 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:666   Clk:667 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:667   Clk:668 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:668   Clk:669 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:669   Clk:670 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:670   Clk:671 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:671   Clk:672 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:672   Clk:673 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:673   Clk:674 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:674   Clk:675 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:675   Clk:676 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:676   Clk:677 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2532
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:677   Clk:678 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2528 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2528 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:678   Clk:679 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    0    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2492 2548 2488 2468 2472 2476 2480 2484 2532 2536 2540 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2540 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:679   Clk:680 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 1  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  632  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    0    1    1    1    1    1    1    1    1    1    0    1    1
        rdy:    0    0    0    1    0    0    0    0    0    0    0    0    0    1    0    0
    hasPush:    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d632:c680:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d632:c680:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2492 2548 2488 2468 2472 2476 2480 2484 2532 2536 2544 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2544 2548 2552 2556
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:680   Clk:681 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d641:c642:l0 d642:c643:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  623  637  617  619  634  620  622  621  633  635  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    1    1    1    1    1    1    1    0    1    1
        rdy:    0    1    0    0    0    0    0    0    0    0    0    0    1    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    1    0    0
channel:
	d635:c681:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d635:c681:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2492 2548 2488 2468 2472 2476 2480 2484 2532 2536 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2548 2552 2556
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2468
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:681   Clk:682 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d641:c682:l0 d642:c643:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  639  636  618  641  623  637  617  619  634  620  622  621  633  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    0    1    0    1    1    1    1    1    1    1    1    1
        rdy:    0    1    0    0    0    1    0    0    0    0    0    0    0    0    0
    hasPush:    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d636:c682:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d636:c682:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2492 2488 2468 2472 2476 2480 2484 2532 2536 2552 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2472 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2552 2556
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:682   Clk:683 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d642:c683:l0 d682:c683:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  639  642  618  641  623  637  617  619  634  620  622  621  633  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    0    1    1    0    1    1    1    1    1    1    1    0    1
        rdy:    0    0    1    0    0    1    0    0    0    0    0    0    0    1    0
    hasPush:    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
channel:
	d637:c683:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d637:c683:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2492 2564 2488 2468 2476 2480 2484 2532 2536 2556 2560
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560 2564
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 2476 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536 2556
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:683   Clk:684 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d682:c684:l0 d683:c684:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  639  642  618  641  623  682  617  619  634  620  622  621  633  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    0    1    1    0    1    0    1    1    1    1    1    0    1
        rdy:    1    0    1    0    0    0    0    1    0    0    0    0    0    1    0
    hasPush:    0    0    1    0    0    0    0    0    0    0    0    0    0    1    0
channel:
	d618:c684:l0 d638:c684:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d618:c684:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2492 2564 2568 2488 2468 2480 2484 2532 2536 2560
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560 2564 2568
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2480 2484 2492 2488 2468
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2532 2536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:684   Clk:685 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d683:c685:l0 d684:c685:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  639  642  683  641  623  682  617  619  634  620  622  621  633  638  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    0    1    1    1    1    0    1    0    1    1    0    0    1
        rdy:    1    0    0    0    0    0    0    1    0    1    0    0    1    1    0
    hasPush:    1    0    0    0    0    0    0    1    0    0    0    0    0    1    0
channel:
	d638:c684:l0 d639:c685:l0 d619:c685:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d638:c685:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2492 2564 2568 2488 2468 2728 2484 2536 2560
       isWt:    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560 2564 2568
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 2728 2484 2492 2488 2468
       isWt:    0    0    0    0    0
      inflg:    0    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2536
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:685   Clk:686 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d684:c686:l0 d685:c686:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  639  642  683  641  623  682  617  619  634  620  622  621  633  684  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    0    1    1    1    0    0    0    1    0    0    0    1
        rdy:    1    0    0    1    0    0    0    1    1    1    0    1    1    0    0
    hasPush:    1    0    0    0    0    0    0    1    0    1    0    0    1    0    0
channel:
	d639:c685:l0 d619:c685:l0 d620:c686:l0 d633:c686:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d639:c686:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2492 2568 2488 2468 2728 2732 2560
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560 2568
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 2728 2732 2492 2488 2468
       isWt:    0    0    0    0    0
      inflg:    0    0    1    1    1
        rdy:    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:686   Clk:687 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d685:c687:l0 d686:c687:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  685  642  683  641  623  682  617  619  634  620  622  621  633  684  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    0    0    1    1    0    0    0    1    0    0    1    1
        rdy:    0    1    0    1    1    0    0    1    1    1    0    1    1    0    0
    hasPush:    0    0    0    1    0    0    0    1    1    1    0    1    1    0    0
channel:
	d619:c685:l0 d620:c686:l0 d633:c686:l0 d641:c687:l0 d634:c687:l0 d621:c687:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d619:c687:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2736 2488 2468 2728 2732 2560
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2560
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 2728 2732 2736 2488 2468
       isWt:    0    0    0    0    0
      inflg:    0    0    0    1    1
        rdy:    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:687   Clk:688 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d686:c688:l0 d687:c688:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  685  642  683  641  623  682  617  686  634  620  622  621  633  684  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    0    0    1    1    0    0    0    0    0    0    1    0
        rdy:    0    1    0    1    1    0    0    0    1    1    1    1    1    0    1
    hasPush:    0    1    0    1    1    0    0    0    1    1    0    1    1    0    0
channel:
	d620:c686:l0 d633:c686:l0 d641:c687:l0 d634:c687:l0 d621:c687:l0 d642:c688:l0 d623:c688:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d620:c688:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2468 2728 2732
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2468
       isWt:    0    0    0    0    0
      inflg:    0    0    0    0    1
        rdy:    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:688   Clk:689 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d687:c689:l0 d688:c689:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  685  642  683  641  623  682  617  686  634  687  622  621  633  684  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    0    0    1    0    1    0    0    0    0    0    1    0
        rdy:    0    1    0    1    1    0    1    0    1    0    1    1    1    0    1
    hasPush:    0    1    0    1    1    0    0    0    1    0    1    1    1    0    1
channel:
	d633:c686:l0 d641:c687:l0 d634:c687:l0 d621:c687:l0 d642:c688:l0 d623:c688:l0 d622:c689:l0 d640:c689:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d633:c689:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2728 2732
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744
       isWt:    0    0    0    0    0
      inflg:    0    0    0    0    0
        rdy:    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:689   Clk:690 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d688:c690:l0 d689:c690:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  685  642  683  641  623  682  617  686  634  687  622  621  688  684  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    0    0    1    0    1    0    1    0    0    0    1    0
        rdy:    0    1    0    1    1    0    1    0    1    0    1    1    0    0    1
    hasPush:    0    1    0    1    1    0    1    0    1    0    1    1    0    0    1
channel:
	d641:c687:l0 d634:c687:l0 d621:c687:l0 d642:c688:l0 d623:c688:l0 d622:c689:l0 d640:c689:l0 d617:c690:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d641:c690:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2728 2732
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    0    0    0    0    0
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:690   Clk:691 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d689:c691:l0 d690:c691:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  685  642  683  689  623  682  617  686  634  687  622  621  688  684  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    0    0    1    0    1    0    1    0    0    1    1    0
        rdy:    0    1    0    0    1    0    1    0    1    0    1    1    0    0    1
    hasPush:    0    1    0    0    1    0    1    0    1    0    1    1    0    0    1
channel:
	d634:c687:l0 d621:c687:l0 d642:c688:l0 d623:c688:l0 d622:c689:l0 d640:c689:l0 d617:c690:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d634:c691:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    0    0    0    0
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:691   Clk:692 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d690:c692:l0 d691:c692:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  685  642  683  689  623  682  617  686  690  687  622  621  688  684  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    0    1    0    1    0    1    0    0    1    1    0
        rdy:    0    1    0    0    1    0    1    0    0    0    1    1    0    0    1
    hasPush:    0    1    0    0    1    0    1    0    0    0    1    1    0    0    1
channel:
	d621:c687:l0 d642:c688:l0 d623:c688:l0 d622:c689:l0 d640:c689:l0 d617:c690:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d621:c692:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:692   Clk:693 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d691:c693:l0 d692:c693:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  685  642  683  689  623  682  617  686  690  687  622  691  688  684  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    0    1    0    1    1    1    0    0    1    1    0
        rdy:    0    1    0    0    1    0    1    0    0    0    1    0    0    0    1
    hasPush:    0    1    0    0    1    0    1    0    0    0    1    0    0    0    1
channel:
	d642:c688:l0 d623:c688:l0 d622:c689:l0 d640:c689:l0 d617:c690:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d642:c693:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760
       isWt:    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    0    0
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:693   Clk:694 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d692:c694:l0 d693:c694:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  623  682  617  686  690  687  622  691  688  684  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    0    1    0    1    1    1    0    1    1    1    0
        rdy:    0    0    0    0    1    0    1    0    0    0    1    0    0    0    1
    hasPush:    0    0    0    0    1    0    1    0    0    0    1    0    0    0    1
channel:
	d623:c688:l0 d622:c689:l0 d640:c689:l0 d617:c690:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d623:c694:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:694   Clk:695 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d693:c695:l0 d694:c695:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  617  686  690  687  622  691  688  684  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    0    1    1    1    0    1    1    1    0
        rdy:    0    0    0    0    0    0    1    0    0    0    1    0    0    0    1
    hasPush:    0    0    0    0    0    0    1    0    0    0    1    0    0    0    1
channel:
	d622:c689:l0 d640:c689:l0 d617:c690:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d622:c695:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:695   Clk:696 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d694:c696:l0 d695:c696:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  617  686  690  687  694  691  688  684  640
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    1    1    1    0    1    1    1    0
        rdy:    0    0    0    0    0    0    1    0    0    0    0    0    0    0    1
    hasPush:    0    0    0    0    0    0    1    0    0    0    0    0    0    0    1
channel:
	d640:c689:l0 d617:c690:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d640:c696:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:696   Clk:697 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d695:c697:l0 d696:c697:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  617  686  690  687  694  691  688  684  695
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0
channel:
	d617:c690:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d617:c697:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772 2776
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:697   Clk:698 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d696:c698:l0 d697:c698:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:698   Clk:699 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d697:c699:l0 d698:c699:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772 2776 2780 2784
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:699   Clk:700 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d698:c699:l0 d699:c700:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:700   Clk:701 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d698:c699:l0 d699:c700:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:701   Clk:702 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d698:c699:l0 d699:c700:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:702   Clk:703 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d698:c699:l0 d699:c700:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:703   Clk:704 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d698:c699:l0 d699:c700:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:704   Clk:705 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d698:c699:l0 d699:c700:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:705   Clk:706 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d698:c699:l0 d699:c700:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:706   Clk:707 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d698:c699:l0 d699:c700:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:707   Clk:708 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d698:c699:l0 d699:c700:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:708   Clk:709 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d698:c699:l0 d699:c700:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:709   Clk:710 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d698:c699:l0 d699:c700:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:710   Clk:711 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d698:c699:l0 d699:c700:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:711   Clk:712 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d698:c699:l0 d699:c700:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:712   Clk:713 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d698:c699:l0 d699:c700:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:713   Clk:714 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d698:c699:l0 d699:c700:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:714   Clk:715 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d698:c699:l0 d699:c700:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:715   Clk:716 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d698:c699:l0 d699:c700:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:716   Clk:717 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d698:c699:l0 d699:c700:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:717   Clk:718 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d698:c699:l0 d699:c700:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:718   Clk:719 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d698:c699:l0 d699:c700:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:719   Clk:720 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d698:c699:l0 d699:c700:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:720   Clk:721 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d698:c699:l0 d699:c700:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:721   Clk:722 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d698:c699:l0 d699:c700:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:722   Clk:723 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d698:c699:l0 d699:c700:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:723   Clk:724 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d698:c699:l0 d699:c700:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:724   Clk:725 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d698:c699:l0 d699:c700:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:725   Clk:726 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d698:c699:l0 d699:c700:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:726   Clk:727 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d698:c699:l0 d699:c700:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:727   Clk:728 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d698:c699:l0 d699:c700:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:728   Clk:729 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d698:c699:l0 d699:c700:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2728
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:729   Clk:730 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d698:c699:l0 d699:c700:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2748 2752 2728 2732 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744 2748
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:730   Clk:731 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d698:c699:l0 d699:c700:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    0    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    1    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2752 2728 2732 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2728 2732 2736 2740 2744
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:731   Clk:732 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d698:c699:l0 d699:c700:l0 

== lse_ld valid: 1  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  687  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    0    1    1    1    0    1    1    1    1    1    1
        rdy:    0    0    0    0    0    1    0    0    0    1    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    1    0    0    0    0    0    0
channel:
	d687:c732:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d687:c732:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2752 2732 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2732 2736 2740 2744
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:732   Clk:733 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d698:c699:l0 d699:c700:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  682  696  686  690  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    1    0    1    1    1    1    1    1    1    1    1
        rdy:    0    0    1    0    0    1    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
channel:
	d682:c733:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d682:c733:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2740 2736 2744 2752 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2736 2740 2744
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 2752
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:733   Clk:734 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d698:c734:l0 d699:c700:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  685  692  683  689  693  698  696  686  690  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    1    0    1    1    1    1    1    1    0    1    1
        rdy:    0    0    1    0    0    0    0    0    0    0    0    0    1    0    0
    hasPush:    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d683:c734:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d683:c734:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2740 2744 2752 2756 2760 2764 2768 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2740 2744
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2768 2772 2776 2780
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:734   Clk:735 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d699:c735:l0 d734:c735:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  685  692  699  689  693  698  696  686  690  694  691  688  684  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    0    1    1    1    1    1    1    1    1    1    0    1    1
        rdy:    1    1    0    0    0    0    0    0    0    0    0    0    1    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    1    0    0
channel:
	d684:c735:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d684:c735:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2792 2744 2752 2756 2760 2764 2772 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 2744
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2772 2776 2780
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788 2792
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:735   Clk:736 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d734:c736:l0 d735:c736:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  685  692  699  689  693  698  696  686  690  734  694  691  688  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    0    1    1    0    1    0    1    1    1    1    1
        rdy:    1    1    0    0    1    0    0    1    0    0    0    0    0    0    0
    hasPush:    1    1    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d685:c736:l0 d692:c736:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d685:c736:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2796 2792 2752 2756 2760 2764 2776 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2776 2780
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788 2792 2796
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2784
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:736   Clk:737 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d735:c737:l0 d736:c737:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  735  692  699  689  693  698  696  686  690  734  694  691  688  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    0    1    1    0    1    1    0    1    1    1    1
        rdy:    0    1    0    0    1    0    0    1    0    0    1    0    0    0    0
    hasPush:    0    1    0    0    1    0    0    1    0    0    0    0    0    0    0
channel:
	d692:c736:l0 d693:c737:l0 d686:c737:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d692:c737:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2796 2792 2936 2752 2756 2760 2764 2780 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 2752 2756 2760 2764 2780
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788 2792 2796 2936
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:737   Clk:738 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d736:c738:l0 d737:c738:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  735  736  699  689  693  698  696  686  690  734  694  691  688  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    0    1    1    0    1    1    0    1    1    0    1
        rdy:    0    0    0    0    1    0    0    1    0    0    1    0    0    1    0
    hasPush:    0    0    0    0    1    0    0    1    0    0    1    0    0    0    0
channel:
	d693:c737:l0 d686:c737:l0 d694:c738:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d693:c738:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2796 2792 2936 2940 2752 2756 2760 2764 2784 2788
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 2752 2756 2760 2764
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_3_L1:
       addr: 2784 2788 2792 2796 2936 2940
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:738   Clk:739 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d737:c739:l0 d738:c739:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  735  736  699  689  737  698  696  686  690  734  694  691  688  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    0    0    1    1    0    1    0    0    1
        rdy:    0    0    0    0    0    0    1    1    0    0    1    0    1    1    0
    hasPush:    0    0    0    0    0    0    0    1    0    0    1    0    0    1    0
channel:
	d686:c737:l0 d694:c738:l0 d695:c739:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d686:c739:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2796 2792 2936 2940 2944 2756 2760 2764 2788
       isWt:    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 2756 2760 2764
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 2788 2792 2796 2936 2940
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:739   Clk:740 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d738:c740:l0 d739:c740:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  735  736  699  689  737  698  696  738  690  734  694  691  688  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    0    1    1    0    0    1    1    0    1    0    0    0
        rdy:    0    0    0    1    0    0    1    0    0    0    1    0    1    1    1
    hasPush:    0    0    0    0    0    0    1    0    0    0    1    0    1    1    0
channel:
	d694:c738:l0 d695:c739:l0 d696:c740:l0 d688:c740:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d694:c740:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2796 2792 2936 2940 2948 2944 2760 2764
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 2760 2764
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr: 2792 2796 2936 2940
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:740   Clk:741 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d739:c741:l0 d740:c741:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  735  736  699  689  737  698  696  738  690  734  739  691  688  695  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    0    1    0    0    1    0    1    0    1    0    0    0
        rdy:    0    0    0    1    0    1    1    0    1    0    0    0    1    1    1
    hasPush:    0    0    0    1    0    0    1    0    0    0    0    0    1    1    1
channel:
	d695:c739:l0 d696:c740:l0 d688:c740:l0 d689:c741:l0 d697:c741:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d695:c741:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2796 2936 2940 2948 2944 2952 2764
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 2764
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr: 2796 2936 2940
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:741   Clk:742 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d740:c742:l0 d741:c742:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  735  736  699  689  737  698  696  738  690  734  739  691  688  740  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    1    0    0    1    0    1    1    0    0    0    0
        rdy:    0    0    1    1    0    1    1    0    1    0    0    1    1    0    1
    hasPush:    0    0    0    1    0    1    1    0    1    0    0    0    1    0    1
channel:
	d696:c740:l0 d688:c740:l0 d689:c741:l0 d697:c741:l0 d698:c742:l0 d690:c742:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d696:c742:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2956 2936 2940 2948 2944 2952
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:742   Clk:743 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d741:c743:l0 d742:c743:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  735  736  699  689  737  698  741  738  690  734  739  691  688  740  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    1    0    0    1    0    1    1    0    0    1    0
        rdy:    0    0    1    1    0    1    0    0    1    0    0    1    1    0    1
    hasPush:    0    0    1    1    0    1    0    0    1    0    0    1    1    0    1
channel:
	d688:c740:l0 d689:c741:l0 d697:c741:l0 d698:c742:l0 d690:c742:l0 d699:c743:l0 d691:c743:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d688:c743:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:743   Clk:744 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d742:c744:l0 d743:c744:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  735  736  699  689  737  698  741  738  690  734  739  691  742  740  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    1    0    1    1    0    1    1    0    0    1    0
        rdy:    0    0    1    1    0    1    0    0    1    0    0    1    0    0    1
    hasPush:    0    0    1    1    0    1    0    0    1    0    0    1    0    0    1
channel:
	d689:c741:l0 d697:c741:l0 d698:c742:l0 d690:c742:l0 d699:c743:l0 d691:c743:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d689:c744:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:744   Clk:745 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d743:c745:l0 d744:c745:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  735  736  699  743  737  698  741  738  690  734  739  691  742  740  697
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    1    0    1    1    0    1    1    0    1    1    0
        rdy:    0    0    1    0    0    1    0    0    1    0    0    1    0    0    1
    hasPush:    0    0    1    0    0    1    0    0    1    0    0    1    0    0    1
channel:
	d697:c741:l0 d698:c742:l0 d690:c742:l0 d699:c743:l0 d691:c743:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d697:c745:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964 2968
       isWt:    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:745   Clk:746 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d744:c746:l0 d745:c746:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  735  736  699  743  737  698  741  738  690  734  739  691  742  740  744
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    1    0    1    1    0    1    1    0    1    1    0
        rdy:    0    0    1    0    0    1    0    0    1    0    0    1    0    0    0
    hasPush:    0    0    1    0    0    1    0    0    1    0    0    1    0    0    0
channel:
	d698:c742:l0 d690:c742:l0 d699:c743:l0 d691:c743:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d698:c746:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:746   Clk:747 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d745:c747:l0 d746:c747:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  735  736  699  743  737  745  741  738  690  734  739  691  742  740  744
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    1    0    1    1    0    1    1    0    1    1    1
        rdy:    0    0    1    0    0    0    0    0    1    0    0    1    0    0    0
    hasPush:    0    0    1    0    0    0    0    0    1    0    0    1    0    0    0
channel:
	d690:c742:l0 d699:c743:l0 d691:c743:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d690:c747:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964 2968 2972 2976
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:747   Clk:748 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d746:c748:l0 d747:c748:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  735  736  699  743  737  745  741  738  746  734  739  691  742  740  744
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    1    1    1    1    0    1    1    0    1    1    1
        rdy:    0    0    1    0    0    0    0    0    0    0    0    1    0    0    0
    hasPush:    0    0    1    0    0    0    0    0    0    0    0    1    0    0    0
channel:
	d699:c743:l0 d691:c743:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d699:c748:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964 2968 2972 2976 2980
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:748   Clk:749 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d747:c749:l0 d748:c749:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  735  736  747  743  737  745  741  738  746  734  739  691  742  740  744
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    1    1    1    1    1    1    1    0    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    1    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    1    0    0    0
channel:
	d691:c743:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d691:c749:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964 2968 2972 2976 2980 2984
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:749   Clk:750 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d748:c750:l0 d749:c750:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  735  736  747  743  737  745  741  738  746  734  739  748  742  740  744
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    0    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964 2968 2972 2976 2980 2984 2988
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:750   Clk:751 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d749:c751:l0 d750:c751:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  735  736  747  743  737  745  741  738  746  734  739  748  742  740  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964 2968 2972 2976 2980 2984 2988 2992
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988 2992
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:751   Clk:752 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d750:c751:l0 d751:c752:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  735  736  747  743  737  745  741  738  746  734  739  748  742  740  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964 2968 2972 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:752   Clk:753 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d750:c751:l0 d751:c752:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  735  736  747  743  737  745  741  738  746  734  739  748  742  740  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964 2968 2972 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:753   Clk:754 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d750:c751:l0 d751:c752:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  735  736  747  743  737  745  741  738  746  734  739  748  742  740  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964 2968 2972 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:754   Clk:755 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d750:c751:l0 d751:c752:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  735  736  747  743  737  745  741  738  746  734  739  748  742  740  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964 2968 2972 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:755   Clk:756 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d750:c751:l0 d751:c752:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  735  736  747  743  737  745  741  738  746  734  739  748  742  740  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964 2968 2972 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:756   Clk:757 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d750:c751:l0 d751:c752:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  735  736  747  743  737  745  741  738  746  734  739  748  742  740  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964 2968 2972 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:757   Clk:758 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d750:c751:l0 d751:c752:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  735  736  747  743  737  745  741  738  746  734  739  748  742  740  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964 2968 2972 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:758   Clk:759 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d750:c751:l0 d751:c752:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  735  736  747  743  737  745  741  738  746  734  739  748  742  740  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964 2968 2972 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:759   Clk:760 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d750:c751:l0 d751:c752:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  735  736  747  743  737  745  741  738  746  734  739  748  742  740  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964 2968 2972 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:760   Clk:761 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d750:c751:l0 d751:c752:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  735  736  747  743  737  745  741  738  746  734  739  748  742  740  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964 2968 2972 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:761   Clk:762 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d750:c751:l0 d751:c752:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  735  736  747  743  737  745  741  738  746  734  739  748  742  740  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964 2968 2972 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:762   Clk:763 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d750:c751:l0 d751:c752:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  735  736  747  743  737  745  741  738  746  734  739  748  742  740  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964 2968 2972 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:763   Clk:764 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d750:c751:l0 d751:c752:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  735  736  747  743  737  745  741  738  746  734  739  748  742  740  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964 2968 2972 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:764   Clk:765 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d750:c751:l0 d751:c752:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  735  736  747  743  737  745  741  738  746  734  739  748  742  740  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964 2968 2972 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:765   Clk:766 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d750:c751:l0 d751:c752:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  735  736  747  743  737  745  741  738  746  734  739  748  742  740  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964 2968 2972 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:766   Clk:767 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d750:c751:l0 d751:c752:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  735  736  747  743  737  745  741  738  746  734  739  748  742  740  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964 2968 2972 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:767   Clk:768 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d750:c751:l0 d751:c752:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  735  736  747  743  737  745  741  738  746  734  739  748  742  740  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964 2968 2972 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:768   Clk:769 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d750:c751:l0 d751:c752:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  735  736  747  743  737  745  741  738  746  734  739  748  742  740  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964 2968 2972 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:769   Clk:770 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d750:c751:l0 d751:c752:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  735  736  747  743  737  745  741  738  746  734  739  748  742  740  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964 2968 2972 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:770   Clk:771 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d750:c751:l0 d751:c752:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  735  736  747  743  737  745  741  738  746  734  739  748  742  740  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964 2968 2972 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:771   Clk:772 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d750:c751:l0 d751:c752:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  735  736  747  743  737  745  741  738  746  734  739  748  742  740  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964 2968 2972 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:772   Clk:773 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d750:c751:l0 d751:c752:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  735  736  747  743  737  745  741  738  746  734  739  748  742  740  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964 2968 2972 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:773   Clk:774 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d750:c751:l0 d751:c752:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  735  736  747  743  737  745  741  738  746  734  739  748  742  740  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964 2968 2972 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:774   Clk:775 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d750:c751:l0 d751:c752:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  735  736  747  743  737  745  741  738  746  734  739  748  742  740  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964 2968 2972 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:775   Clk:776 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d750:c751:l0 d751:c752:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  735  736  747  743  737  745  741  738  746  734  739  748  742  740  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964 2968 2972 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:776   Clk:777 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d750:c751:l0 d751:c752:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  735  736  747  743  737  745  741  738  746  734  739  748  742  740  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964 2968 2972 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 2936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:777   Clk:778 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d750:c751:l0 d751:c752:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  735  736  747  743  737  745  741  738  746  734  739  748  742  740  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2936 2940 2948 2944 2952 2964 2968 2972 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2936 2940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:778   Clk:779 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d750:c751:l0 d751:c752:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  735  736  747  743  737  745  741  738  746  734  739  748  742  740  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    0    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    1    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2940 2948 2944 2952 2964 2968 2972 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 2940
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:779   Clk:780 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d750:c751:l0 d751:c752:l0 

== lse_ld valid: 1  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  735  736  747  743  737  745  741  738  746  734  739  748  742  740  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    1    0    1    1    1    1    1    1
        rdy:    1    0    0    0    0    0    0    0    0    1    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    1    0    0    0    0    0    0
channel:
	d734:c780:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d734:c780:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2948 2944 2952 2964 2968 2972 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 2944
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:780   Clk:781 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d750:c751:l0 d751:c752:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  735  736  747  743  737  745  741  738  746  739  748  742  740  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    1    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    1    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d735:c781:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d735:c781:l0 

== MemorySystem
MemSys reqQueue:
       addr: 2960 2956 2948 2944 2952 2964 2968 2972 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2956 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:781   Clk:782 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d750:c782:l0 d751:c752:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  750  736  747  743  737  745  741  738  746  739  748  742  740  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    1    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    1    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 2960 2948 2944 2952 2964 2968 2972 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2960 2964 2968 2972
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:782   Clk:783 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d751:c783:l0 d782:c783:l0 

== lse_ld valid: 1  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  750  736  747  743  737  745  741  738  746  751  739  748  742  740  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    0    0    1    1    0    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    1    0    0    1    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    1    0    0    0    0    0
channel:
	d739:c783:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d739:c783:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3000 2948 2944 2952 2964 2968 2972 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2964 2968 2972
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988 2992 2996 3000
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 2976
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:783   Clk:784 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d782:c783:l0 d783:c784:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  750  736  747  743  737  745  741  738  746  751  748  742  740  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    1    1    1    1    1    0    1    1
        rdy:    0    0    0    0    0    0    1    0    0    0    0    0    1    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    1    0    0
channel:
	d740:c784:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d740:c784:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3004 3000 2948 2944 2952 2968 2972 2976 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2968 2972
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 2976 2980 2984 2988 2992 2996 3000 3004
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:784   Clk:785 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d782:c785:l0 d783:c784:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  750  736  747  743  737  745  741  738  746  751  782  748  742  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    1    1    1    0    1    0    0    1
        rdy:    0    0    0    0    0    0    1    0    0    0    0    0    1    1    0
    hasPush:    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0
channel:
	d741:c785:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d741:c785:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3004 3000 2948 2944 2952 2972 2980 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952 2972
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_1_L1:
       addr: 2980 2984 2988 2992 2996 3000 3004
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:785   Clk:786 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d783:c786:l0 d785:c786:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  750  736  747  743  737  745  783  738  746  751  782  748  742  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    0    1    0    0    1    1    1    1    1    0    0    1
        rdy:    0    0    0    1    0    1    0    0    0    0    0    0    1    1    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    1    1    0
channel:
	d742:c786:l0 d744:c786:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d742:c786:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3004 3000 3128 2948 2944 2952 2984 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2944 2948 2952
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 3128 2984 2988 2992 2996 3000 3004
       isWt:    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:786   Clk:787 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d785:c787:l0 d786:c787:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  750  736  747  743  737  745  783  738  746  751  782  748  785  744  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    0    1    0    1    1    0    1    1    1    0    0    1
        rdy:    0    1    0    1    0    1    0    0    1    0    0    0    0    1    0
    hasPush:    0    0    0    1    0    1    0    0    0    0    0    0    0    1    0
channel:
	d744:c786:l0 d743:c787:l0 d745:c787:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d744:c787:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3004 3000 3128 3132 2948 2952 2988 2992 2996
       isWt:    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2948 2952
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 3128 3132 2988 2992 2996 3000 3004
       isWt:    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:787   Clk:788 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d786:c788:l0 d787:c788:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  750  736  747  743  737  745  783  738  746  751  782  748  785  786  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    0    0    0    0    1    1    0    1    1    1    1    0    1
        rdy:    0    1    1    1    1    1    0    0    1    0    0    0    0    0    0
    hasPush:    0    1    0    1    0    1    0    0    1    0    0    0    0    0    0
channel:
	d743:c787:l0 d745:c787:l0 d736:c788:l0 d746:c788:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d743:c788:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3004 3000 3128 3132 3140 2952 2992 2996
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 2952
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 3128 3132 2992 2996 3000 3004
       isWt:    0    0    0    0    0    0
      inflg:    0    0    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:788   Clk:789 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d787:c789:l0 d788:c789:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  750  736  747  787  737  745  783  738  746  751  782  748  785  786  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    0    0    0    0    1    0    0    1    1    0    1    1    1
        rdy:    0    1    1    0    1    1    0    1    1    0    0    1    0    0    0
    hasPush:    0    1    1    0    1    1    0    0    1    0    0    0    0    0    0
channel:
	d745:c787:l0 d736:c788:l0 d746:c788:l0 d747:c789:l0 d737:c789:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d745:c789:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3004 3000 3128 3132 3144 3140 2996
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132 2996 3000 3004
       isWt:    0    0    0    0    0
      inflg:    0    0    1    1    1
        rdy:    0    0    0    0    0
   Bank_2_L1:
       addr: 3140 3144
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:789   Clk:790 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d788:c790:l0 d789:c790:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  750  736  747  787  737  788  783  738  746  751  782  748  785  786  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    0    1    0    0    1    0    0    1    1    0    1    1    0
        rdy:    0    1    1    0    1    0    0    1    1    0    0    1    0    0    1
    hasPush:    0    1    1    0    1    0    0    1    1    0    0    1    0    0    0
channel:
	d736:c788:l0 d746:c788:l0 d747:c789:l0 d737:c789:l0 d738:c790:l0 d748:c790:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d736:c790:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3004 3000 3128 3132 3144 3140 3148
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132 3000 3004
       isWt:    0    0    0    0
      inflg:    0    0    1    1
        rdy:    0    0    0    0
   Bank_2_L1:
       addr: 3140 3144 3148
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:790   Clk:791 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d789:c791:l0 d790:c791:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  750  789  747  787  737  788  783  738  746  751  782  748  785  786  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    0    1    0    1    1    0    0    1    1    0    1    1    0
        rdy:    1    0    1    0    1    0    0    1    1    0    0    1    0    0    1
    hasPush:    0    0    1    0    1    0    0    1    1    0    0    1    0    0    1
channel:
	d746:c788:l0 d747:c789:l0 d737:c789:l0 d738:c790:l0 d748:c790:l0 d749:c791:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d746:c791:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3004 3128 3132 3144 3140 3148 3152
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132 3004
       isWt:    0    0    0
      inflg:    0    0    1
        rdy:    0    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:791   Clk:792 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d790:c792:l0 d791:c792:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  750  789  747  787  737  788  783  738  790  751  782  748  785  786  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    0    1    0    1    1    0    0    0    1    0    1    1    0
        rdy:    1    0    1    0    1    0    0    1    0    1    0    1    0    0    1
    hasPush:    1    0    1    0    1    0    0    1    0    0    0    1    0    0    1
channel:
	d747:c789:l0 d737:c789:l0 d738:c790:l0 d748:c790:l0 d749:c791:l0 d750:c792:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d747:c792:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3156 3128 3132 3144 3140 3148 3152
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    0    0
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:792   Clk:793 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d791:c793:l0 d792:c793:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  750  789  791  787  737  788  783  738  790  751  782  748  785  786  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    0    1    0    1    1    0    1    0    1    0    1    1    0
        rdy:    1    0    0    0    1    0    0    1    0    1    0    1    0    0    1
    hasPush:    1    0    0    0    1    0    0    1    0    1    0    1    0    0    1
channel:
	d737:c789:l0 d738:c790:l0 d748:c790:l0 d749:c791:l0 d750:c792:l0 d751:c793:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d737:c793:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:793   Clk:794 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d792:c794:l0 d793:c794:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  750  789  791  787  792  788  783  738  790  751  782  748  785  786  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    0    1    1    0    1    0    1    0    1    1    0
        rdy:    1    0    0    0    0    0    0    1    0    1    0    1    0    0    1
    hasPush:    1    0    0    0    0    0    0    1    0    1    0    1    0    0    1
channel:
	d738:c790:l0 d748:c790:l0 d749:c791:l0 d750:c792:l0 d751:c793:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d738:c794:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164
       isWt:    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:794   Clk:795 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d793:c795:l0 d794:c795:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  750  789  791  787  792  788  783  793  790  751  782  748  785  786  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    0    1    0    1    0    1    1    0
        rdy:    1    0    0    0    0    0    0    0    0    1    0    1    0    0    1
    hasPush:    1    0    0    0    0    0    0    0    0    1    0    1    0    0    1
channel:
	d748:c790:l0 d749:c791:l0 d750:c792:l0 d751:c793:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d748:c795:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:795   Clk:796 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d794:c796:l0 d795:c796:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  750  789  791  787  792  788  783  793  790  751  782  794  785  786  749
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    1    0    1    0    1    1    0
        rdy:    1    0    0    0    0    0    0    0    0    1    0    0    0    0    1
    hasPush:    1    0    0    0    0    0    0    0    0    1    0    0    0    0    1
channel:
	d749:c791:l0 d750:c792:l0 d751:c793:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d749:c796:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168 3172
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:796   Clk:797 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d795:c797:l0 d796:c797:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  750  789  791  787  792  788  783  793  790  751  782  794  785  786  795
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    1    0    1    1    1    1    0
        rdy:    1    0    0    0    0    0    0    0    0    1    0    0    0    0    0
    hasPush:    1    0    0    0    0    0    0    0    0    1    0    0    0    0    0
channel:
	d750:c792:l0 d751:c793:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d750:c797:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168 3172 3176
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:797   Clk:798 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d796:c798:l0 d797:c798:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  751  782  794  785  786  795
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    1    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    1    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    1    0    0    0    0    0
channel:
	d751:c793:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d751:c798:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168 3172 3176 3180
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:798   Clk:799 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d797:c799:l0 d798:c799:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  785  786  795
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168 3172 3176 3180 3184
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180 3184
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:799   Clk:800 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d798:c800:l0 d799:c800:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  785  786  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168 3172 3176 3180 3184 3188
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180 3184 3188
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:800   Clk:801 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d799:c800:l0 d800:c801:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  785  786  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:801   Clk:802 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d799:c800:l0 d800:c801:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  785  786  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:802   Clk:803 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d799:c800:l0 d800:c801:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  785  786  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:803   Clk:804 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d799:c800:l0 d800:c801:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  785  786  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:804   Clk:805 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d799:c800:l0 d800:c801:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  785  786  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:805   Clk:806 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d799:c800:l0 d800:c801:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  785  786  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:806   Clk:807 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d799:c800:l0 d800:c801:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  785  786  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:807   Clk:808 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d799:c800:l0 d800:c801:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  785  786  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:808   Clk:809 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d799:c800:l0 d800:c801:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  785  786  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:809   Clk:810 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d799:c800:l0 d800:c801:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  785  786  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:810   Clk:811 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d799:c800:l0 d800:c801:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  785  786  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:811   Clk:812 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d799:c800:l0 d800:c801:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  785  786  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:812   Clk:813 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d799:c800:l0 d800:c801:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  785  786  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:813   Clk:814 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d799:c800:l0 d800:c801:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  785  786  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:814   Clk:815 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d799:c800:l0 d800:c801:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  785  786  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:815   Clk:816 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d799:c800:l0 d800:c801:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  785  786  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:816   Clk:817 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d799:c800:l0 d800:c801:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  785  786  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:817   Clk:818 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d799:c800:l0 d800:c801:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  785  786  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:818   Clk:819 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d799:c800:l0 d800:c801:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  785  786  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:819   Clk:820 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d799:c800:l0 d800:c801:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  785  786  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:820   Clk:821 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d799:c800:l0 d800:c801:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  785  786  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:821   Clk:822 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d799:c800:l0 d800:c801:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  785  786  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:822   Clk:823 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d799:c800:l0 d800:c801:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  785  786  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:823   Clk:824 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d799:c800:l0 d800:c801:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  785  786  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:824   Clk:825 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d799:c800:l0 d800:c801:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  785  786  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:825   Clk:826 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d799:c800:l0 d800:c801:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  785  786  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:826   Clk:827 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d799:c800:l0 d800:c801:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  785  786  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:827   Clk:828 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d799:c800:l0 d800:c801:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  785  786  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3140
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:828   Clk:829 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d799:c800:l0 d800:c801:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  785  786  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3140 3148 3152 3164 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3140 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:829   Clk:830 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d799:c800:l0 d800:c801:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  785  786  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    0    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    1    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3144 3148 3152 3164 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3144 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:830   Clk:831 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d799:c800:l0 d800:c801:l0 

== lse_ld valid: 1  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  785  786  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    0    0    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    1    1    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    1    0    0    0
channel:
	d785:c831:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d785:c831:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3148 3152 3164 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3148 3152 3156 3160 3164
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 3168
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:831   Clk:832 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d799:c800:l0 d800:c801:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  786  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    0    1    1    1    1    1    1    1    1    0    1    1
        rdy:    0    0    0    1    0    0    0    0    0    0    0    0    1    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    1    0    0
channel:
	d786:c832:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d786:c832:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3152 3164 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3152 3156 3160 3164
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3180 3184 3188 3192
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:832   Clk:833 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d799:c833:l0 d800:c801:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  787  792  788  783  793  790  797  782  794  799  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    0    1    0    1    1    1    1    1    1    0    0    1
        rdy:    0    0    0    1    0    1    0    0    0    0    0    0    0    1    0
    hasPush:    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
channel:
	d787:c833:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d787:c833:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3160 3156 3128 3132 3164 3168 3172 3176 3184 3188 3192
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3156 3160 3164
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3184 3188 3192
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:833   Clk:834 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d800:c834:l0 d833:c834:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  800  792  788  783  793  790  797  782  794  799  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    0    1    0    1    1    1    1    1    1    1    0    1
        rdy:    1    1    0    0    0    1    0    0    0    0    0    0    0    1    0
    hasPush:    0    0    0    0    0    1    0    0    0    0    0    0    0    1    0
channel:
	d788:c834:l0 d795:c834:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d788:c834:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3160 3128 3132 3196 3164 3168 3172 3176 3188 3192
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3160 3164
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr: 3168 3172 3176 3196 3188 3192
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    0    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:834   Clk:835 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d833:c835:l0 d834:c835:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  800  792  833  783  793  790  797  782  794  799  795  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    0    1    1    0    0    1    1    1    0    1
        rdy:    1    1    0    0    0    0    0    0    1    1    0    0    0    1    0
    hasPush:    1    1    0    0    0    0    0    0    0    0    0    0    0    1    0
channel:
	d795:c834:l0 d796:c835:l0 d789:c835:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d795:c835:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3200 3128 3132 3196 3164 3168 3172 3176 3192
       isWt:    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 3128 3132
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3164
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr: 3168 3172 3176 3196 3192
       isWt:    0    0    0    0    0
      inflg:    1    1    1    0    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:835   Clk:836 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d834:c836:l0 d835:c836:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  796  789  791  800  792  833  783  793  790  797  782  794  799  834  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    0    1    1    1    0    1    0    0    1    1    1    0    0
        rdy:    1    1    1    0    0    0    1    0    1    1    0    0    0    0    1
    hasPush:    1    1    0    0    0    0    0    0    1    1    0    0    0    0    0
channel:
	d796:c835:l0 d789:c835:l0 d790:c836:l0 d797:c836:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d796:c836:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3128 3196 3168 3172 3176
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 3128
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 3168 3172 3176 3196
       isWt:    0    0    0    0
      inflg:    1    1    1    0
        rdy:    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    0    0
        rdy:    0    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:836   Clk:837 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d835:c837:l0 d836:c837:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  835  789  791  800  792  833  783  793  790  797  782  794  799  834  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    0    1    0    1    0    1    0    0    0    1    1    1    0
        rdy:    0    1    1    0    1    0    1    0    1    1    1    0    0    0    1
    hasPush:    0    1    1    0    0    0    1    0    1    1    0    0    0    0    1
channel:
	d789:c835:l0 d790:c836:l0 d797:c836:l0 d791:c837:l0 d783:c837:l0 d798:c837:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d789:c837:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3336 3196 3172 3176
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 3172 3176 3196
       isWt:    0    0    0
      inflg:    1    1    0
        rdy:    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    0    0
        rdy:    0    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:837   Clk:838 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d836:c838:l0 d837:c838:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  835  836  791  800  792  833  783  793  790  797  782  794  799  834  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    0    1    0    1    0    0    0    0    0    1    1    1    0
        rdy:    0    0    1    0    1    0    1    1    1    1    1    0    0    0    1
    hasPush:    0    0    1    0    1    0    1    0    1    1    1    0    0    0    1
channel:
	d790:c836:l0 d797:c836:l0 d791:c837:l0 d783:c837:l0 d798:c837:l0 d792:c838:l0 d782:c838:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d790:c838:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3196 3176
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 3176 3196
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    0    0
        rdy:    0    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:838   Clk:839 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d837:c839:l0 d838:c839:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  835  836  791  800  792  833  783  793  837  797  782  794  799  834  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    0    1    0    0    0    0    0    0    1    1    0
        rdy:    0    0    1    0    1    0    1    1    0    1    1    1    0    0    1
    hasPush:    0    0    1    0    1    0    1    1    0    1    1    0    0    0    1
channel:
	d797:c836:l0 d791:c837:l0 d783:c837:l0 d798:c837:l0 d792:c838:l0 d782:c838:l0 d793:c839:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d797:c839:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3196 3344
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 3196
       isWt:    0
      inflg:    0
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:839   Clk:840 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d838:c840:l0 d839:c840:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  835  836  791  800  792  833  783  793  837  838  782  794  799  834  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    0    1    0    0    1    0    0    0    0    1    0
        rdy:    0    0    1    0    1    0    1    1    0    0    1    1    1    0    1
    hasPush:    0    0    1    0    1    0    1    1    0    0    1    1    0    0    1
channel:
	d791:c837:l0 d783:c837:l0 d798:c837:l0 d792:c838:l0 d782:c838:l0 d793:c839:l0 d794:c840:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d791:c840:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3344 3348
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:840   Clk:841 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d839:c841:l0 d840:c841:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  792  833  783  793  837  838  782  794  799  834  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    0    1    0    0    1    1    0    0    0    1    0
        rdy:    0    0    0    0    1    0    1    1    0    0    1    1    1    0    1
    hasPush:    0    0    0    0    1    0    1    1    0    0    1    1    1    0    1
channel:
	d783:c837:l0 d798:c837:l0 d792:c838:l0 d782:c838:l0 d793:c839:l0 d794:c840:l0 d799:c841:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d783:c841:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:841   Clk:842 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d840:c842:l0 d841:c842:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  792  833  840  793  837  838  782  794  799  834  798
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    0    0    1    1    0    0    0    1    0
        rdy:    0    0    0    0    1    0    0    1    0    0    1    1    1    0    1
    hasPush:    0    0    0    0    1    0    0    1    0    0    1    1    1    0    1
channel:
	d798:c837:l0 d792:c838:l0 d782:c838:l0 d793:c839:l0 d794:c840:l0 d799:c841:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d798:c842:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:842   Clk:843 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d841:c843:l0 d842:c843:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  792  833  840  793  837  838  782  794  799  834  841
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    1    0    1    1    0    0    0    1    0
        rdy:    0    0    0    0    1    0    0    1    0    0    1    1    1    0    0
    hasPush:    0    0    0    0    1    0    0    1    0    0    1    1    1    0    0
channel:
	d792:c838:l0 d782:c838:l0 d793:c839:l0 d794:c840:l0 d799:c841:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d792:c843:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360
       isWt:    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:843   Clk:844 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d842:c844:l0 d843:c844:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  793  837  838  782  794  799  834  841
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    1    0    1    1    0    0    0    1    1
        rdy:    0    0    0    0    0    0    0    1    0    0    1    1    1    0    0
    hasPush:    0    0    0    0    0    0    0    1    0    0    1    1    1    0    0
channel:
	d782:c838:l0 d793:c839:l0 d794:c840:l0 d799:c841:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d782:c844:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:844   Clk:845 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d843:c845:l0 d844:c845:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  793  837  838  843  794  799  834  841
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    0    1    1    0    0    0    1    1
        rdy:    0    0    0    0    0    0    0    1    0    0    0    1    1    0    0
    hasPush:    0    0    0    0    0    0    0    1    0    0    0    1    1    0    0
channel:
	d793:c839:l0 d794:c840:l0 d799:c841:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d793:c845:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:845   Clk:846 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d844:c846:l0 d845:c846:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  794  799  834  841
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    0    1    1    1    0    0    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    1    1    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    1    1    0    0
channel:
	d794:c840:l0 d799:c841:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d794:c846:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:846   Clk:847 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d845:c847:l0 d846:c847:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  799  834  841
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    0    0    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    1    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    1    0    0
channel:
	d799:c841:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d799:c847:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372 3376
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:847   Clk:848 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d846:c848:l0 d847:c848:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    0    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372 3376 3380
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:848   Clk:849 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d847:c849:l0 d848:c849:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372 3376 3380 3384
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:849   Clk:850 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d848:c849:l0 d849:c850:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:850   Clk:851 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d848:c849:l0 d849:c850:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:851   Clk:852 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d848:c849:l0 d849:c850:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:852   Clk:853 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d848:c849:l0 d849:c850:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:853   Clk:854 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d848:c849:l0 d849:c850:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:854   Clk:855 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d848:c849:l0 d849:c850:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:855   Clk:856 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d848:c849:l0 d849:c850:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:856   Clk:857 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d848:c849:l0 d849:c850:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:857   Clk:858 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d848:c849:l0 d849:c850:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:858   Clk:859 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d848:c849:l0 d849:c850:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:859   Clk:860 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d848:c849:l0 d849:c850:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:860   Clk:861 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d848:c849:l0 d849:c850:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:861   Clk:862 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d848:c849:l0 d849:c850:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:862   Clk:863 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d848:c849:l0 d849:c850:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:863   Clk:864 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d848:c849:l0 d849:c850:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:864   Clk:865 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d848:c849:l0 d849:c850:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:865   Clk:866 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d848:c849:l0 d849:c850:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:866   Clk:867 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d848:c849:l0 d849:c850:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:867   Clk:868 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d848:c849:l0 d849:c850:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:868   Clk:869 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d848:c849:l0 d849:c850:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:869   Clk:870 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d848:c849:l0 d849:c850:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:870   Clk:871 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d848:c849:l0 d849:c850:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:871   Clk:872 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d848:c849:l0 d849:c850:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:872   Clk:873 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d848:c849:l0 d849:c850:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:873   Clk:874 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d848:c849:l0 d849:c850:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:874   Clk:875 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d848:c849:l0 d849:c850:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:875   Clk:876 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d848:c849:l0 d849:c850:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3200 3332
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:876   Clk:877 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d848:c849:l0 d849:c850:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3332
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:877   Clk:878 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d848:c849:l0 d849:c850:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3332
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:878   Clk:879 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d848:c849:l0 d849:c850:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3332
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:879   Clk:880 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d848:c849:l0 d849:c850:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3352 3344 3348 3356 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3352 3356
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:880   Clk:881 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d848:c849:l0 d849:c850:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    0    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    1    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3344 3348 3356 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348 3356
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:881   Clk:882 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d848:c849:l0 d849:c850:l0 

== lse_ld valid: 1  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  838  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    1    1    1    1    1    0    1    1    1    1    1    1
        rdy:    0    0    1    0    0    0    0    0    0    1    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    1    0    0    0    0    0    0
channel:
	d838:c882:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d838:c882:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3332 3200 3340 3336 3344 3348 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3200 3332 3336 3340 3344 3348
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:882   Clk:883 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d848:c849:l0 d849:c850:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  835  836  839  800  842  833  840  844  837  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    1    1    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d839:c883:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d839:c883:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3332 3340 3336 3344 3348 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3332 3336 3340 3344 3348
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3360 3364 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:883   Clk:884 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d848:c884:l0 d849:c850:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  835  836  848  800  842  833  840  844  837  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    1    0    1    1    1    1    1    1    1    0    1
        rdy:    0    0    0    1    0    1    0    0    0    0    0    0    0    1    0
    hasPush:    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
channel:
	d800:c884:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d800:c884:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3340 3336 3344 3348 3360 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3336 3340 3344 3348
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_1_L1:
       addr: 3360 3368 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:884   Clk:885 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d849:c885:l0 d884:c885:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  835  836  848  849  842  833  840  844  837  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    0    0    0    1    1    1    1    1    1    0    0    1
        rdy:    0    0    0    0    1    1    0    0    0    0    0    0    1    1    0
    hasPush:    0    0    0    0    0    1    0    0    0    0    0    0    0    1    0
channel:
	d833:c885:l0 d841:c885:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d833:c885:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3392 3340 3344 3348 3360 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3340 3344 3348
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 3360 3372 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3392
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:885   Clk:886 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d884:c886:l0 d885:c886:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  835  836  848  849  842  884  840  844  837  843  845  846  834  841  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    0    0    1    1    1    0    1    1    0    0    1
        rdy:    1    0    0    0    1    0    0    0    0    1    0    0    1    1    0
    hasPush:    0    0    0    0    1    0    0    0    0    0    0    0    1    1    0
channel:
	d841:c885:l0 d842:c886:l0 d834:c886:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d841:c886:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3344 3348 3360 3376 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3344 3348
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 3360 3376 3380 3384 3388
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_2_L1:
       addr: 3392 3396
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:886   Clk:887 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d885:c887:l0 d886:c887:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  835  836  848  849  842  884  840  844  837  885  843  845  846  834  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    0    1    1    0    1    0    0    1    1    0    1
        rdy:    1    1    0    0    1    0    0    1    0    0    1    0    0    1    0
    hasPush:    1    0    0    0    1    0    0    0    0    0    1    0    0    1    0
channel:
	d842:c886:l0 d834:c886:l0 d835:c887:l0 d843:c887:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d842:c887:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3348 3360 3380 3384 3388
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3348
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 3360 3380 3384 3388
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_2_L1:
       addr: 3392 3396 3536
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    0    0
        rdy:    0    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:887   Clk:888 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d886:c888:l0 d887:c888:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  835  836  848  849  886  884  840  844  837  885  843  845  846  834  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    0    1    1    0    0    1    0    0    1    0    1
        rdy:    1    1    0    0    0    0    0    1    1    0    1    1    0    1    0
    hasPush:    1    1    0    0    0    0    0    1    0    0    1    0    0    1    0
channel:
	d834:c886:l0 d835:c887:l0 d843:c887:l0 d836:c888:l0 d844:c888:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d834:c888:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3360 3384 3388
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3360 3384 3388
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr: 3392 3396 3536 3540
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    0    0
        rdy:    0    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:888   Clk:889 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d887:c889:l0 d888:c889:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  835  836  848  849  886  884  840  844  837  885  843  845  846  887  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    1    1    0    0    1    0    0    0    0    1
        rdy:    1    1    0    0    0    0    0    1    1    0    1    1    1    0    0
    hasPush:    1    1    0    0    0    0    0    1    1    0    1    1    0    0    0
channel:
	d835:c887:l0 d843:c887:l0 d836:c888:l0 d844:c888:l0 d837:c889:l0 d845:c889:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d835:c889:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3360 3388
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3360 3388
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:889   Clk:890 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d888:c890:l0 d889:c890:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  888  836  848  849  886  884  840  844  837  885  843  845  846  887  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    1    1    0    0    1    0    0    0    1    0
        rdy:    0    1    0    0    0    0    0    1    1    0    1    1    1    0    1
    hasPush:    0    1    0    0    0    0    0    1    1    0    1    1    1    0    0
channel:
	d843:c887:l0 d836:c888:l0 d844:c888:l0 d837:c889:l0 d845:c889:l0 d846:c890:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d843:c890:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3360
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3360
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:890   Clk:891 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d889:c891:l0 d890:c891:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  888  836  848  849  886  884  840  844  837  885  889  845  846  887  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    1    0    0    0    1    0    0    0    1    0
        rdy:    0    1    0    0    0    0    1    1    1    0    0    1    1    0    1
    hasPush:    0    1    0    0    0    0    0    1    1    0    0    1    1    0    1
channel:
	d836:c888:l0 d844:c888:l0 d837:c889:l0 d845:c889:l0 d846:c890:l0 d847:c891:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d836:c891:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:891   Clk:892 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d890:c892:l0 d891:c892:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  840  844  837  885  889  845  846  887  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    1    0    0    0    1    1    0    0    1    0
        rdy:    0    0    0    0    0    0    1    1    1    0    0    1    1    0    1
    hasPush:    0    0    0    0    0    0    1    1    1    0    0    1    1    0    1
channel:
	d844:c888:l0 d837:c889:l0 d845:c889:l0 d846:c890:l0 d847:c891:l0 d840:c892:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d844:c892:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:892   Clk:893 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d891:c893:l0 d892:c893:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  840  891  837  885  889  845  846  887  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    0    0    1    1    0    0    1    0
        rdy:    0    0    0    0    0    0    1    0    1    0    0    1    1    0    1
    hasPush:    0    0    0    0    0    0    1    0    1    0    0    1    1    0    1
channel:
	d837:c889:l0 d845:c889:l0 d846:c890:l0 d847:c891:l0 d840:c892:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d837:c893:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556 3560
       isWt:    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:893   Clk:894 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d892:c894:l0 d893:c894:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  840  891  892  885  889  845  846  887  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    1    0    1    1    0    0    1    0
        rdy:    0    0    0    0    0    0    1    0    0    0    0    1    1    0    1
    hasPush:    0    0    0    0    0    0    1    0    0    0    0    1    1    0    1
channel:
	d845:c889:l0 d846:c890:l0 d847:c891:l0 d840:c892:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d845:c894:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556 3560 3564
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:894   Clk:895 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d893:c895:l0 d894:c895:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  840  891  892  885  889  893  846  887  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    1    1    1    1    0    0    1    0
        rdy:    0    0    0    0    0    0    1    0    0    0    0    0    1    0    1
    hasPush:    0    0    0    0    0    0    1    0    0    0    0    0    1    0    1
channel:
	d846:c890:l0 d847:c891:l0 d840:c892:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d846:c895:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556 3560 3564 3568
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:895   Clk:896 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d894:c896:l0 d895:c896:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  840  891  892  885  889  893  894  887  847
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    1    1    1    1    1    0    1    0
        rdy:    0    0    0    0    0    0    1    0    0    0    0    0    0    0    1
    hasPush:    0    0    0    0    0    0    1    0    0    0    0    0    0    0    1
channel:
	d847:c891:l0 d840:c892:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d847:c896:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556 3560 3564 3568 3572
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:896   Clk:897 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d895:c897:l0 d896:c897:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  840  891  892  885  889  893  894  887  895
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0
channel:
	d840:c892:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d840:c897:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556 3560 3564 3568 3572 3576
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:897   Clk:898 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d896:c898:l0 d897:c898:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  896  891  892  885  889  893  894  887  895
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:898   Clk:899 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d897:c899:l0 d898:c899:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  896  891  892  885  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556 3560 3564 3568 3572 3576 3580 3584
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:899   Clk:900 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d898:c899:l0 d899:c900:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  896  891  892  885  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556 3560 3564 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:900   Clk:901 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d898:c899:l0 d899:c900:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  896  891  892  885  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556 3560 3564 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:901   Clk:902 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d898:c899:l0 d899:c900:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  896  891  892  885  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556 3560 3564 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:902   Clk:903 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d898:c899:l0 d899:c900:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  896  891  892  885  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556 3560 3564 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:903   Clk:904 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d898:c899:l0 d899:c900:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  896  891  892  885  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556 3560 3564 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:904   Clk:905 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d898:c899:l0 d899:c900:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  896  891  892  885  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556 3560 3564 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:905   Clk:906 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d898:c899:l0 d899:c900:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  896  891  892  885  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556 3560 3564 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:906   Clk:907 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d898:c899:l0 d899:c900:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  896  891  892  885  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556 3560 3564 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:907   Clk:908 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d898:c899:l0 d899:c900:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  896  891  892  885  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556 3560 3564 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:908   Clk:909 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d898:c899:l0 d899:c900:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  896  891  892  885  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556 3560 3564 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:909   Clk:910 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d898:c899:l0 d899:c900:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  896  891  892  885  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556 3560 3564 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:910   Clk:911 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d898:c899:l0 d899:c900:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  896  891  892  885  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556 3560 3564 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:911   Clk:912 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d898:c899:l0 d899:c900:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  896  891  892  885  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556 3560 3564 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:912   Clk:913 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d898:c899:l0 d899:c900:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  896  891  892  885  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556 3560 3564 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:913   Clk:914 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d898:c899:l0 d899:c900:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  896  891  892  885  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556 3560 3564 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:914   Clk:915 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d898:c899:l0 d899:c900:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  896  891  892  885  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556 3560 3564 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:915   Clk:916 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d898:c899:l0 d899:c900:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  896  891  892  885  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556 3560 3564 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:916   Clk:917 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d898:c899:l0 d899:c900:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  896  891  892  885  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556 3560 3564 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:917   Clk:918 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d898:c899:l0 d899:c900:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  896  891  892  885  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556 3560 3564 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:918   Clk:919 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d898:c899:l0 d899:c900:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  896  891  892  885  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556 3560 3564 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:919   Clk:920 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d898:c899:l0 d899:c900:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  896  891  892  885  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556 3560 3564 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:920   Clk:921 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d898:c899:l0 d899:c900:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  896  891  892  885  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556 3560 3564 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:921   Clk:922 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d898:c899:l0 d899:c900:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  896  891  892  885  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556 3560 3564 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:922   Clk:923 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d898:c899:l0 d899:c900:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  896  891  892  885  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556 3560 3564 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:923   Clk:924 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d898:c899:l0 d899:c900:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  896  891  892  885  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556 3560 3564 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:924   Clk:925 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d898:c899:l0 d899:c900:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  896  891  892  885  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556 3560 3564 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3392 3536
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:925   Clk:926 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d898:c899:l0 d899:c900:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  896  891  892  885  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3392 3396 3536 3540 3544 3548 3552 3556 3560 3564 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3392 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:926   Clk:927 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d898:c899:l0 d899:c900:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  896  891  892  885  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3396 3536 3540 3544 3548 3552 3556 3560 3564 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3396 3536 3540 3544 3548
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:927   Clk:928 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d898:c899:l0 d899:c900:l0 

== lse_ld valid: 1  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  888  890  848  849  886  884  896  891  892  885  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    1    1    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d848:c928:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d848:c928:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3536 3540 3544 3548 3552 3556 3560 3564 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3536 3540 3544 3548
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:928   Clk:929 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d898:c899:l0 d899:c900:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  888  890  849  886  884  896  891  892  885  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d849:c929:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d849:c929:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3536 3540 3544 3548 3552 3556 3560 3564 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3536 3540 3544 3548
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:929   Clk:930 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d898:c930:l0 d899:c900:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  888  890  898  886  884  896  891  892  885  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    1    1    1    1    0    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    1    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3536 3544 3548 3552 3556 3560 3564 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3536 3544 3548
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:930   Clk:931 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d899:c931:l0 d930:c931:l0 

== lse_ld valid: 1  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  888  890  898  899  886  884  896  891  892  885  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    0    0    1    1    1    1    0    1    1    1    1    1    1
        rdy:    0    0    0    0    1    0    0    0    0    1    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    1    0    0    0    0    0    0
channel:
	d885:c931:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d885:c931:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3592 3536 3548 3552 3556 3560 3564 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588 3592
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3536 3548
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:931   Clk:932 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d930:c931:l0 d931:c932:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  888  890  898  899  886  884  896  891  892  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    1    1    1    1    1    1    0    1    1
        rdy:    0    0    0    0    1    0    0    0    0    0    0    0    1    0    0
    hasPush:    0    0    0    0    1    0    0    0    0    0    0    0    0    0    0
channel:
	d886:c932:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d886:c932:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3592 3596 3536 3552 3556 3560 3564 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588 3592 3596
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3536
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr: 3552
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:932   Clk:933 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d930:c933:l0 d931:c932:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  888  890  898  899  930  884  896  891  892  889  893  894  887  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    0    1    1    1    1    1    1    0    1    1
        rdy:    0    0    0    0    0    1    0    0    0    0    0    0    1    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    1    0    0
channel:
	d887:c933:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d887:c933:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3592 3596 3552 3556 3560 3564 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588 3592 3596
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 3552 3556 3560 3564 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:933   Clk:934 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d931:c934:l0 d933:c934:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  888  890  898  899  930  884  896  891  892  931  889  893  894  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    0    1    0    1    0    1    1    1    1    1
        rdy:    0    0    0    0    0    1    0    1    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
channel:
	d884:c934:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d884:c934:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3592 3596 3720 3552 3556 3560 3568 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588 3592 3596 3720
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    0
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 3552 3556 3560 3568 3572 3576 3580
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:934   Clk:935 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d933:c935:l0 d934:c935:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  888  890  898  899  930  933  896  891  892  931  889  893  894  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    0    1    0    0    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    1    1    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
channel:
	d891:c935:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d891:c935:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3592 3596 3720 3724 3552 3556 3560 3572 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588 3592 3596 3720 3724
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    0    0
        rdy:    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 3552 3556 3560 3572 3576 3580
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:935   Clk:936 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d934:c936:l0 d935:c936:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  888  890  898  899  930  933  896  934  892  931  889  893  894  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    0    0    1    1    0    1    1    1
        rdy:    0    0    0    0    0    0    0    0    1    0    0    1    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    1    0    0    0    0    0    0
channel:
	d892:c936:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d892:c936:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3592 3596 3720 3724 3732 3552 3556 3560 3576 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588 3592 3596 3720 3724 3732
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 3552 3556 3560 3576 3580
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:936   Clk:937 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d935:c937:l0 d936:c937:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  888  890  898  899  930  933  896  934  935  931  889  893  894  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    0    1    1    0    0    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    1    1    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    1    0    0    0
channel:
	d893:c937:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d893:c937:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3592 3596 3720 3724 3732 3736 3552 3556 3560 3580 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588 3592 3596 3720 3724 3732 3736
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    0    0    0
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 3552 3556 3560 3580
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584 3720
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:937   Clk:938 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d936:c938:l0 d937:c938:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  888  890  898  899  930  933  896  934  935  931  889  936  894  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    0    0    0    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    1    1    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    1    0    0
channel:
	d894:c938:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d894:c938:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3592 3596 3720 3724 3732 3736 3552 3556 3560 3740 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    0    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588 3592 3596 3720 3724 3732 3736
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    0
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 3552 3556 3560
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584 3720
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:938   Clk:939 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d937:c939:l0 d938:c939:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  888  890  898  899  930  933  896  934  935  931  889  936  937  895  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    1    1    1    1    0    0    1
        rdy:    1    0    0    0    0    0    0    0    0    0    0    0    0    1    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    1    0
channel:
	d895:c939:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d895:c939:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3592 3596 3720 3724 3732 3736 3556 3560 3740 3744 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    0    0    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588 3592 3596 3720 3724 3732 3736
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 3556 3560
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3584 3720
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:939   Clk:940 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d938:c940:l0 d939:c940:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  888  890  898  899  930  933  896  934  935  931  889  936  937  938  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1    1    1    0    1    1    0    1
        rdy:    1    0    0    0    0    0    0    0    0    0    1    0    0    0    0
    hasPush:    1    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	d888:c940:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d888:c940:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3592 3596 3720 3724 3732 3736 3748 3560 3740 3744 3584 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    1    0    0    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3584 3588 3592 3596 3720 3724 3732 3736
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr: 3560
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:940   Clk:941 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d939:c941:l0 d940:c941:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  939  890  898  899  930  933  896  934  935  931  889  936  937  938  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    1    0    1    1    1    0    1    1    1    1
        rdy:    0    1    0    0    0    0    1    0    0    0    1    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    1    0    0    0    0
channel:
	d889:c941:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d889:c941:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3592 3596 3720 3724 3732 3736 3748 3752 3740 3744 3588
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    0    0    0    0    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3588 3592 3596 3720 3724 3732 3736
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:941   Clk:942 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d940:c942:l0 d941:c942:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  939  890  898  899  930  933  896  934  935  931  940  936  937  938  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    1    0    1    1    1    0    1    1    1    0
        rdy:    0    1    0    0    0    0    1    0    0    0    0    0    0    0    1
    hasPush:    0    1    0    0    0    0    1    0    0    0    0    0    0    0    0
channel:
	d890:c942:l0 d896:c942:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d890:c942:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3592 3596 3720 3724 3732 3736 3748 3752 3756 3740 3744
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3592 3596 3720 3724 3732 3736
       isWt:    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756
       isWt:    0    0    0    0
      inflg:    0    1    0    0
        rdy:    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:942   Clk:943 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d941:c943:l0 d942:c943:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  939  941  898  899  930  933  896  934  935  931  940  936  937  938  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    0    1    1    1    0    1    1    1    1    1    1    1    0
        rdy:    0    0    1    0    0    0    1    0    0    0    0    0    0    0    1
    hasPush:    0    0    0    0    0    0    1    0    0    0    0    0    0    0    1
channel:
	d896:c942:l0 d897:c943:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d896:c943:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3596 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3596 3720 3724 3732 3736
       isWt:    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760
       isWt:    0    0    0    0    0
      inflg:    0    1    1    0    0
        rdy:    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:943   Clk:944 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d942:c944:l0 d943:c944:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  939  941  898  899  930  933  942  934  935  931  940  936  937  938  897
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    1    1    0    1    1    1    1    1    1    1    0
        rdy:    0    0    1    1    0    0    0    0    0    0    0    0    0    0    1
    hasPush:    0    0    1    0    0    0    0    0    0    0    0    0    0    0    1
channel:
	d897:c943:l0 d898:c944:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d897:c944:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3764 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    0    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764
       isWt:    0    0    0    0    0    0
      inflg:    0    1    1    1    0    0
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:944   Clk:945 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d943:c945:l0 d944:c945:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  939  941  898  899  930  933  942  934  935  931  940  936  937  938  943
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    1    1    1    1    1    1    1    1    1    1    0
        rdy:    0    0    1    1    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    1    1    0    0    0    0    0    0    0    0    0    0    0
channel:
	d898:c944:l0 d899:c945:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d898:c945:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    0    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768
       isWt:    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    0    0
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:945   Clk:946 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d944:c946:l0 d945:c946:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  899  930  933  942  934  935  931  940  936  937  938  943
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
channel:
	d899:c945:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d899:c946:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760 3772
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    0    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    0    0
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:946   Clk:947 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d945:c947:l0 d946:c947:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  935  931  940  936  937  938  943
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    0    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760 3772 3776
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    0    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:947   Clk:948 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d946:c948:l0 d947:c948:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  935  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760 3772 3776 3780
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    0    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:948   Clk:949 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d947:c948:l0 d948:c949:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  935  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:949   Clk:950 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d947:c948:l0 d948:c949:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  935  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:950   Clk:951 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d947:c948:l0 d948:c949:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  935  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:951   Clk:952 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d947:c948:l0 d948:c949:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  935  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:952   Clk:953 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d947:c948:l0 d948:c949:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  935  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:953   Clk:954 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d947:c948:l0 d948:c949:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  935  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:954   Clk:955 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d947:c948:l0 d948:c949:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  935  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:955   Clk:956 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d947:c948:l0 d948:c949:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  935  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:956   Clk:957 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d947:c948:l0 d948:c949:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  935  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:957   Clk:958 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d947:c948:l0 d948:c949:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  935  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:958   Clk:959 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d947:c948:l0 d948:c949:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  935  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:959   Clk:960 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d947:c948:l0 d948:c949:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  935  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:960   Clk:961 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d947:c948:l0 d948:c949:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  935  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:961   Clk:962 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d947:c948:l0 d948:c949:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  935  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:962   Clk:963 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d947:c948:l0 d948:c949:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  935  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:963   Clk:964 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d947:c948:l0 d948:c949:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  935  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:964   Clk:965 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d947:c948:l0 d948:c949:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  935  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:965   Clk:966 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d947:c948:l0 d948:c949:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  935  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:966   Clk:967 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d947:c948:l0 d948:c949:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  935  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:967   Clk:968 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d947:c948:l0 d948:c949:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  935  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:968   Clk:969 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d947:c948:l0 d948:c949:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  935  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:969   Clk:970 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d947:c948:l0 d948:c949:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  935  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:970   Clk:971 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d947:c948:l0 d948:c949:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  935  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:971   Clk:972 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d947:c948:l0 d948:c949:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  935  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:972   Clk:973 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d947:c948:l0 d948:c949:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  935  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:973   Clk:974 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d947:c948:l0 d948:c949:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  935  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:974   Clk:975 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d947:c948:l0 d948:c949:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  935  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:975   Clk:976 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d947:c948:l0 d948:c949:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  935  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:976   Clk:977 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d947:c948:l0 d948:c949:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  935  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3720
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:977   Clk:978 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d947:c948:l0 d948:c949:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  935  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3740 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3740 3720 3724 3732 3736
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:978   Clk:979 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d947:c948:l0 d948:c949:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  935  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    0    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3720 3724 3732 3736 3748 3752 3756 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3720 3724 3732 3736
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:979   Clk:980 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d947:c948:l0 d948:c949:l0 

== lse_ld valid: 1  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  935  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    1    1    0    1    1    1    1    1    1    1
        rdy:    0    0    0    0    1    0    0    0    1    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
channel:
	d935:c980:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d935:c980:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3724 3732 3736 3748 3752 3756 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3724 3732 3736
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr: 3748
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:980   Clk:981 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d947:c948:l0 d948:c949:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  930  933  942  934  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    1    1    0    1    1    1    1    1    1
        rdy:    0    0    0    0    1    0    0    0    1    0    0    0    0    0    0
    hasPush:    0    0    0    0    1    0    0    0    0    0    0    0    0    0    0
channel:
	d930:c981:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d930:c981:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3732 3736 3748 3752 3756 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3732 3736
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr: 3744 3748 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:981   Clk:982 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d947:c982:l0 d948:c949:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  947  933  942  934  931  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    0    1    1    0    1    1    0    1    1    1
        rdy:    0    0    0    0    0    1    0    0    1    0    0    1    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    1    0    0    0    0    0    0
channel:
	d931:c982:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d931:c982:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3736 3752 3756 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3736
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr: 3744 3752 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:982   Clk:983 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d948:c983:l0 d982:c983:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  947  933  942  934  948  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    0    1    0    0    1    1    0    0    1    1
        rdy:    0    0    0    0    0    1    0    1    0    0    0    1    1    0    0
    hasPush:    0    0    0    0    0    1    0    0    0    0    0    1    0    0    0
channel:
	d933:c983:l0 d937:c983:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d933:c983:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3788 3756 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3744 3756 3760 3764 3768 3772
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784 3788
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:983   Clk:984 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d982:c984:l0 d983:c984:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  947  982  942  934  948  940  936  937  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    0    1    0    1    1    1    0    0    1    1
        rdy:    1    0    0    0    0    0    0    1    0    0    0    1    1    0    0
    hasPush:    0    0    0    0    0    0    0    1    0    0    0    1    1    0    0
channel:
	d937:c983:l0 d934:c984:l0 d938:c984:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d937:c984:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3788 3792 3744 3760 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3744 3760 3764 3768 3772
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784 3788 3792
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3776
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:984   Clk:985 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d983:c985:l0 d984:c985:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  947  982  942  934  948  983  940  936  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    1    1    1    1    1    1    0    1    0    0    1    0    1    1
        rdy:    1    0    0    0    0    0    0    1    0    0    1    0    1    0    0
    hasPush:    1    0    0    0    0    0    0    1    0    0    0    0    1    0    0
channel:
	d934:c984:l0 d938:c984:l0 d939:c985:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d934:c985:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3764 3768 3788 3792 3928 3744 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3744 3764 3768 3772
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784 3788 3792 3928
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3776 3928
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:985   Clk:986 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d984:c986:l0 d985:c986:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  947  982  942  984  948  983  940  936  938  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    1    1    0    1    1    0    1    0    1    1
        rdy:    1    1    0    0    0    0    0    0    0    0    1    0    1    0    0
    hasPush:    1    0    0    0    0    0    0    0    0    0    1    0    1    0    0
channel:
	d938:c984:l0 d939:c985:l0 d940:c986:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d938:c986:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3768 3788 3792 3928 3932 3744 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3744 3768 3772
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_2_L1:
       addr: 3776 3780 3784 3788 3792 3928 3932
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr:
       isWt:
      inflg:
        rdy:

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3776 3928
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0
   Bank_3_L2:
       addr:
       isWt:
      inflg:
        rdy:



**************** Exe:986   Clk:987 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d985:c987:l0 d986:c987:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  939  941  944  945  947  982  942  984  948  983  940  936  985  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    1    0    1    1    1    0    1    0    1    1
        rdy:    1    1    0    0    0    0    1    0    0    0    1    0    0    0    0
    hasPush:    1    1    0    0    0    0    0    0    0    0    1    0    0    0    0
channel:
	d939:c985:l0 d940:c986:l0 d941:c987:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d939:c987:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3936 3788 3792 3928 3932 3744 3772 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3744 3772
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_2_L1:
       addr: 3776 3780 3784 3788 3792 3928 3932
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3936
       isWt:    0
      inflg:    1
        rdy:    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3776 3928
       isWt:    0    0
      inflg:    1    0
        rdy:    0    0
   Bank_3_L2:
       addr: 3936
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:987   Clk:988 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d986:c988:l0 d987:c988:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  986  941  944  945  947  982  942  984  948  983  940  936  985  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    0    0    1    1    1    1    0    1    1    1    0    1    1    0    1
        rdy:    0    1    0    0    0    0    1    0    0    0    1    0    0    1    0
    hasPush:    0    1    0    0    0    0    1    0    0    0    1    0    0    0    0
channel:
	d940:c986:l0 d941:c987:l0 d942:c988:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d940:c988:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3936 3940 3788 3792 3928 3932 3744 3776 3780 3784
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr: 3744
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_2_L1:
       addr: 3776 3780 3784 3788 3792 3928 3932
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3936 3940
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3928
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_3_L2:
       addr: 3936
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:988   Clk:989 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d987:c989:l0 d988:c989:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  986  941  944  945  947  982  942  984  948  983  987  936  985  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    1    1    0    1    1    1    0    0    1    0    0
        rdy:    0    1    0    0    0    0    1    0    0    0    0    1    0    1    1
    hasPush:    0    1    0    0    0    0    1    0    0    0    0    0    0    1    0
channel:
	d941:c987:l0 d942:c988:l0 d943:c989:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d941:c989:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3936 3940 3788 3792 3928 3932 3944 3776 3780
       isWt:    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3776 3780 3788 3792 3928 3932
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_3_L1:
       addr: 3936 3940 3944
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3936
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:989   Clk:990 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d988:c990:l0 d989:c990:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  986  988  944  945  947  982  942  984  948  983  987  936  985  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    0    1    1    0    1    0    1    1    1    1    0    1    0    0
        rdy:    0    0    0    0    1    0    1    0    0    0    0    1    0    1    1
    hasPush:    0    0    0    0    0    0    1    0    0    0    0    1    0    1    1
channel:
	d942:c988:l0 d943:c989:l0 d936:c990:l0 d946:c990:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d942:c990:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3936 3940 3792 3928 3932 3944 3948 3776 3780
       isWt:    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3776 3780 3792 3928 3932
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_3_L1:
       addr: 3936 3940 3944 3948
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3936
       isWt:    0
      inflg:    0
        rdy:    0



**************** Exe:990   Clk:991 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d989:c991:l0 d990:c991:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  986  988  944  945  947  982  989  984  948  983  987  936  985  943  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    0    1    0    1    1    0    1    0    0
        rdy:    0    0    0    0    1    0    0    0    1    0    0    1    0    1    1
    hasPush:    0    0    0    0    1    0    0    0    0    0    0    1    0    1    1
channel:
	d943:c989:l0 d936:c990:l0 d946:c990:l0 d947:c991:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d943:c991:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3936 3940 3952 3928 3932 3944 3948 3776 3780
       isWt:    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3776 3780 3928 3932
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_3_L1:
       addr: 3936 3940 3944 3948 3952
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:991   Clk:992 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d990:c992:l0 d991:c992:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  986  988  944  945  947  982  989  984  948  983  987  936  985  990  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    1    1    0    1    1    0    1    0    0
        rdy:    0    0    0    0    1    0    0    0    1    0    0    1    0    0    1
    hasPush:    0    0    0    0    1    0    0    0    1    0    0    1    0    0    1
channel:
	d936:c990:l0 d946:c990:l0 d947:c991:l0 d948:c992:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d936:c992:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3936 3940 3952 3956 3928 3932 3944 3948 3776 3780
       isWt:    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3776 3780 3928 3932
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_3_L1:
       addr: 3936 3940 3944 3948 3952 3956
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:992   Clk:993 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d991:c993:l0 d992:c993:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  986  988  944  945  947  982  989  984  948  983  987  991  985  990  946
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    0    1    1    1    0    1    1    0    1    1    0
        rdy:    0    0    0    0    1    0    0    0    1    0    0    0    0    0    1
    hasPush:    0    0    0    0    1    0    0    0    1    0    0    0    0    0    1
channel:
	d946:c990:l0 d947:c991:l0 d948:c992:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d946:c993:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3936 3940 3952 3956 3928 3932 3944 3948 3960 3776 3780
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3776 3780 3928 3932
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_3_L1:
       addr: 3936 3940 3944 3948 3952 3956 3960
       isWt:    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:993   Clk:994 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d992:c994:l0 d993:c994:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  986  988  944  945  947  982  989  984  948  983  987  991  985  990  992
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    1    0    1    1    1    0    1    1    1    1    1    0
        rdy:    0    0    1    0    1    0    0    0    1    0    0    0    0    0    0
    hasPush:    0    0    0    0    1    0    0    0    1    0    0    0    0    0    0
channel:
	d947:c991:l0 d948:c992:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d947:c994:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3936 3940 3952 3956 3928 3932 3944 3948 3960 3964 3780
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3780 3928 3932
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_3_L1:
       addr: 3936 3940 3944 3948 3952 3956 3960 3964
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:994   Clk:995 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d993:c995:l0 d994:c995:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  986  988  944  945  993  982  989  984  948  983  987  991  985  990  992
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    0    1    1    1    0    1    1    1    1    1    1
        rdy:    0    0    1    1    0    0    0    0    1    0    0    0    0    0    0
    hasPush:    0    0    1    0    0    0    0    0    1    0    0    0    0    0    0
channel:
	d948:c992:l0 d944:c995:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d948:c995:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3936 3940 3952 3956 3928 3932 3944 3948 3960 3964 3968
       isWt:    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3968
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3928 3932
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr: 3936 3940 3944 3948 3952 3956 3960 3964
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3968
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:995   Clk:996 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d994:c996:l0 d995:c996:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  986  988  944  945  993  982  989  984  994  983  987  991  985  990  992
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    1    1    1    1    0    1    1    1    1    1    1
        rdy:    0    0    1    1    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    1    1    0    0    0    0    0    0    0    0    0    0    0
channel:
	d944:c995:l0 d945:c996:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d944:c996:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3936 3940 3952 3956 3928 3932 3944 3948 3960 3964 3968 3972
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3968 3972
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3928 3932
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr: 3936 3940 3944 3948 3952 3956 3960 3964
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3968
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:996   Clk:997 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d995:c997:l0 d996:c997:l0 

== lse_ld valid: 1  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  986  988  995  945  993  982  989  984  994  983  987  991  985  990  992
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    0    0    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
channel:
	d945:c996:l0 

== chan_getData valid: 1  bp: 0  getLast: 0  en: 1
d945:c997:l0 

== MemorySystem
MemSys reqQueue:
       addr: 3936 3940 3952 3956 3928 3932 3944 3948 3960 3964 3968 3972 3976
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3968 3972 3976
       isWt:    0    0    0
      inflg:    1    1    1
        rdy:    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3928 3932
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr: 3936 3940 3944 3948 3952 3956 3960 3964
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3968
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:997   Clk:998 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d996:c998:l0 d997:c998:l0 

== lse_ld valid: 0  bp: 0  getLast: 0  en: 1
reqQueue:
       addr:  986  988  995  996  993  982  989  984  994  983  987  991  985  990  992
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    0    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3936 3940 3952 3956 3928 3932 3944 3948 3960 3964 3968 3972 3976 3980
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3968 3972 3976 3980
       isWt:    0    0    0    0
      inflg:    1    1    1    1
        rdy:    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3928 3932
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr: 3936 3940 3944 3948 3952 3956 3960 3964
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3968
       isWt:    0
      inflg:    0
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:998   Clk:999 ********************

== chan_sendAddr valid: 1  bp: 1  getLast: 0  en: 1
d997:c999:l0 d998:c999:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  986  988  995  996  993  982  989  984  994  983  987  991  985  990  992  997
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    0
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3936 3940 3952 3956 3928 3932 3944 3948 3960 3964 3968 3972 3976 3980 3984
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3968 3972 3976 3980 3984
       isWt:    0    0    0    0    0
      inflg:    1    1    1    1    1
        rdy:    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3928 3932
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr: 3936 3940 3944 3948 3952 3956 3960 3964
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3968
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3936
       isWt:    0
      inflg:    1
        rdy:    0



**************** Exe:999   Clk:1000 ********************

== chan_sendAddr valid: 0  bp: 1  getLast: 0  en: 1
d998:c999:l0 d999:c1000:l0 

== lse_ld valid: 0  bp: 1  getLast: 0  en: 1
reqQueue:
       addr:  986  988  995  996  993  982  989  984  994  983  987  991  985  990  992  997
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    hasPush:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
channel:
	

== chan_getData valid: 0  bp: 0  getLast: 0  en: 1


== MemorySystem
MemSys reqQueue:
       addr: 3936 3940 3952 3956 3928 3932 3944 3948 3960 3964 3968 3972 3976 3980 3984 3988
       isWt:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0


Cache reqQueue:
 Cache_L1_reqQueue:
   Bank_0_L1:
       addr: 3968 3972 3976 3980 3984 3988
       isWt:    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0
   Bank_1_L1:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L1:
       addr: 3928 3932
       isWt:    0    0
      inflg:    1    1
        rdy:    0    0
   Bank_3_L1:
       addr: 3936 3940 3944 3948 3952 3956 3960 3964
       isWt:    0    0    0    0    0    0    0    0
      inflg:    1    1    1    1    1    1    1    1
        rdy:    0    0    0    0    0    0    0    0

 Cache_L2_reqQueue:
   Bank_0_L2:
       addr: 3968
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_1_L2:
       addr:
       isWt:
      inflg:
        rdy:
   Bank_2_L2:
       addr: 3928
       isWt:    0
      inflg:    1
        rdy:    0
   Bank_3_L2:
       addr: 3936
       isWt:    0
      inflg:    1
        rdy:    0


