{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1547561005133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1547561005134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 15 11:03:25 2019 " "Processing started: Tue Jan 15 11:03:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1547561005134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1547561005134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_70_D5M -c DE2_70_D5M " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_70_D5M -c DE2_70_D5M" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1547561005134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1547561005445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70-rtl " "Found design unit 1: de2_70-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005898 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70 " "Found entity 1: de2_70" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_limiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_limiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_limiter-rtl " "Found design unit 1: de2_70_limiter-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_limiter.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_limiter.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005900 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_limiter " "Found entity 1: de2_70_limiter" {  } { { "QSYS/de2_70/synthesis/de2_70_limiter.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_limiter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_limiter_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_limiter_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_limiter_002-rtl " "Found design unit 1: de2_70_limiter_002-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_limiter_002.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_limiter_002.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005903 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_limiter_002 " "Found entity 1: de2_70_limiter_002" {  } { { "QSYS/de2_70/synthesis/de2_70_limiter_002.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_limiter_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_width_adapter-rtl " "Found design unit 1: de2_70_width_adapter-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005905 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_width_adapter " "Found entity 1: de2_70_width_adapter" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_width_adapter_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_width_adapter_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_width_adapter_002-rtl " "Found design unit 1: de2_70_width_adapter_002-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter_002.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_width_adapter_002.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005907 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_width_adapter_002 " "Found entity 1: de2_70_width_adapter_002" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter_002.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_width_adapter_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_width_adapter_003.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_width_adapter_003.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_width_adapter_003-rtl " "Found design unit 1: de2_70_width_adapter_003-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter_003.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_width_adapter_003.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005909 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_width_adapter_003 " "Found entity 1: de2_70_width_adapter_003" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter_003.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_width_adapter_003.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_width_adapter_006.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_width_adapter_006.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_width_adapter_006-rtl " "Found design unit 1: de2_70_width_adapter_006-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter_006.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_width_adapter_006.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005912 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_width_adapter_006 " "Found entity 1: de2_70_width_adapter_006" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter_006.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_width_adapter_006.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_width_adapter_008.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_width_adapter_008.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_width_adapter_008-rtl " "Found design unit 1: de2_70_width_adapter_008-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter_008.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_width_adapter_008.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005915 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_width_adapter_008 " "Found entity 1: de2_70_width_adapter_008" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter_008.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_width_adapter_008.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_width_adapter_010.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_width_adapter_010.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_width_adapter_010-rtl " "Found design unit 1: de2_70_width_adapter_010-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter_010.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_width_adapter_010.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005918 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_width_adapter_010 " "Found entity 1: de2_70_width_adapter_010" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter_010.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_width_adapter_010.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005920 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005923 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl " "Found design unit 1: de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005925 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Found entity 1: de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005928 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Found entity 1: de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_sdram_s1_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: de2_70_sdram_s1_translator_avalon_universal_slave_0_agent-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005931 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_sdram_s1_translator_avalon_universal_slave_0_agent " "Found entity 1: de2_70_sdram_s1_translator_avalon_universal_slave_0_agent" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_nios2_processor_instruction_master_translator-rtl " "Found design unit 1: de2_70_nios2_processor_instruction_master_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005934 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_nios2_processor_instruction_master_translator " "Found entity 1: de2_70_nios2_processor_instruction_master_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_nios2_processor_data_master_translator-rtl " "Found design unit 1: de2_70_nios2_processor_data_master_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005937 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_nios2_processor_data_master_translator " "Found entity 1: de2_70_nios2_processor_data_master_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator-rtl " "Found design unit 1: de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005939 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator " "Found entity 1: de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_video_dma_avalon_dma_master_translator-rtl " "Found design unit 1: de2_70_video_dma_avalon_dma_master_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005942 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_video_dma_avalon_dma_master_translator " "Found entity 1: de2_70_video_dma_avalon_dma_master_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_nios2_processor_jtag_debug_module_translator-rtl " "Found design unit 1: de2_70_nios2_processor_jtag_debug_module_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005945 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_nios2_processor_jtag_debug_module_translator " "Found entity 1: de2_70_nios2_processor_jtag_debug_module_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_sdram_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_sdram_s1_translator-rtl " "Found design unit 1: de2_70_sdram_s1_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005948 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_sdram_s1_translator " "Found entity 1: de2_70_sdram_s1_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_pixel_buffer_dma_avalon_control_slave_translator-rtl " "Found design unit 1: de2_70_pixel_buffer_dma_avalon_control_slave_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005950 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_pixel_buffer_dma_avalon_control_slave_translator " "Found entity 1: de2_70_pixel_buffer_dma_avalon_control_slave_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_pixel_buffer_avalon_ssram_slave_translator-rtl " "Found design unit 1: de2_70_pixel_buffer_avalon_ssram_slave_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005953 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_pixel_buffer_avalon_ssram_slave_translator " "Found entity 1: de2_70_pixel_buffer_avalon_ssram_slave_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_timer_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_timer_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_timer_s1_translator-rtl " "Found design unit 1: de2_70_timer_s1_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_timer_s1_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_timer_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005956 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_timer_s1_translator " "Found entity 1: de2_70_timer_s1_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_timer_s1_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_timer_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_jtag_uart_avalon_jtag_slave_translator-rtl " "Found design unit 1: de2_70_jtag_uart_avalon_jtag_slave_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005959 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_jtag_uart_avalon_jtag_slave_translator " "Found entity 1: de2_70_jtag_uart_avalon_jtag_slave_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_sysid_qsys_control_slave_translator-rtl " "Found design unit 1: de2_70_sysid_qsys_control_slave_translator-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005962 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_sysid_qsys_control_slave_translator " "Found entity 1: de2_70_sysid_qsys_control_slave_translator" {  } { { "QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent-rtl " "Found design unit 1: de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005965 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent " "Found entity 1: de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent-rtl " "Found design unit 1: de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent-rtl" {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005968 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent " "Found entity 1: de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent" {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_irq_mapper " "Found entity 1: de2_70_irq_mapper" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_irq_mapper.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005981 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_rsp_xbar_mux_002 " "Found entity 1: de2_70_rsp_xbar_mux_002" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux_002.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_rsp_xbar_mux_001 " "Found entity 1: de2_70_rsp_xbar_mux_001" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux_001.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_rsp_xbar_mux " "Found entity 1: de2_70_rsp_xbar_mux" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_rsp_xbar_demux_003 " "Found entity 1: de2_70_rsp_xbar_demux_003" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_003.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_rsp_xbar_demux_002 " "Found entity 1: de2_70_rsp_xbar_demux_002" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_002.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_rsp_xbar_demux_001 " "Found entity 1: de2_70_rsp_xbar_demux_001" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_001.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_rsp_xbar_demux " "Found entity 1: de2_70_rsp_xbar_demux" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_cmd_xbar_mux_003 " "Found entity 1: de2_70_cmd_xbar_mux_003" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux_003.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561005999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561005999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_cmd_xbar_mux_001 " "Found entity 1: de2_70_cmd_xbar_mux_001" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux_001.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_cmd_xbar_mux " "Found entity 1: de2_70_cmd_xbar_mux" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_cmd_xbar_demux_003 " "Found entity 1: de2_70_cmd_xbar_demux_003" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux_003.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_cmd_xbar_demux_002 " "Found entity 1: de2_70_cmd_xbar_demux_002" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux_002.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_cmd_xbar_demux_001 " "Found entity 1: de2_70_cmd_xbar_demux_001" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux_001.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_cmd_xbar_demux " "Found entity 1: de2_70_cmd_xbar_demux" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "QSYS/de2_70/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "QSYS/de2_70/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006020 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006020 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006020 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006020 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006020 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006020 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "QSYS/de2_70/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006025 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2_70_id_router_003.sv(48) " "Verilog HDL Declaration information at de2_70_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1547561006027 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2_70_id_router_003.sv(49) " "Verilog HDL Declaration information at de2_70_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1547561006027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_id_router_003_default_decode " "Found entity 1: de2_70_id_router_003_default_decode" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006027 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_id_router_003 " "Found entity 2: de2_70_id_router_003" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006027 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2_70_id_router_002.sv(48) " "Verilog HDL Declaration information at de2_70_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_002.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1547561006029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2_70_id_router_002.sv(49) " "Verilog HDL Declaration information at de2_70_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_002.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1547561006029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_id_router_002_default_decode " "Found entity 1: de2_70_id_router_002_default_decode" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_002.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006030 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_id_router_002 " "Found entity 2: de2_70_id_router_002" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_002.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2_70_id_router_001.sv(48) " "Verilog HDL Declaration information at de2_70_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_001.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1547561006031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2_70_id_router_001.sv(49) " "Verilog HDL Declaration information at de2_70_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_001.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1547561006032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_id_router_001_default_decode " "Found entity 1: de2_70_id_router_001_default_decode" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_001.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006032 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_id_router_001 " "Found entity 2: de2_70_id_router_001" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_001.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2_70_id_router.sv(48) " "Verilog HDL Declaration information at de2_70_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1547561006034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2_70_id_router.sv(49) " "Verilog HDL Declaration information at de2_70_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1547561006034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_id_router_default_decode " "Found entity 1: de2_70_id_router_default_decode" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006035 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_id_router " "Found entity 2: de2_70_id_router" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2_70_addr_router_002.sv(48) " "Verilog HDL Declaration information at de2_70_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_002.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1547561006036 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2_70_addr_router_002.sv(49) " "Verilog HDL Declaration information at de2_70_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_002.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1547561006036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_addr_router_002_default_decode " "Found entity 1: de2_70_addr_router_002_default_decode" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_002.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006037 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_addr_router_002 " "Found entity 2: de2_70_addr_router_002" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_002.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2_70_addr_router_001.sv(48) " "Verilog HDL Declaration information at de2_70_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1547561006039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2_70_addr_router_001.sv(49) " "Verilog HDL Declaration information at de2_70_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1547561006039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_addr_router_001_default_decode " "Found entity 1: de2_70_addr_router_001_default_decode" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006039 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_addr_router_001 " "Found entity 2: de2_70_addr_router_001" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel de2_70_addr_router.sv(48) " "Verilog HDL Declaration information at de2_70_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1547561006041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel de2_70_addr_router.sv(49) " "Verilog HDL Declaration information at de2_70_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1547561006041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_addr_router_default_decode " "Found entity 1: de2_70_addr_router_default_decode" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006042 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_addr_router " "Found entity 2: de2_70_addr_router" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "QSYS/de2_70/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_dma_control_slave.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_dma_to_memory.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_dma_to_memory.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006059 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_dma_to_stream.v(291) " "Verilog HDL Module Instantiation warning at altera_up_video_dma_to_stream.v(291): ignored dangling comma in List of Port Connections" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_dma_to_stream.v" 291 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1547561006061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_dma_to_stream.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_video_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_video_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_Video_DMA " "Found entity 1: de2_70_Video_DMA" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_DMA.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Video_DMA.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_video_rgb_resampler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_video_rgb_resampler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_Video_RGB_Resampler_0 " "Found entity 1: de2_70_Video_RGB_Resampler_0" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_RGB_Resampler_0.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Video_RGB_Resampler_0.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_shrink.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006069 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_scaler_multiply_height.v(307) " "Verilog HDL Module Instantiation warning at altera_up_video_scaler_multiply_height.v(307): ignored dangling comma in List of Port Connections" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1547561006071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_video_scaler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_video_scaler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_Video_Scaler_0 " "Found entity 1: de2_70_Video_Scaler_0" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_Scaler_0.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Video_Scaler_0.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_video_clipper_add.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_clipper_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_add " "Found entity 1: altera_up_video_clipper_add" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_add.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_add.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_video_clipper_drop.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_clipper_drop.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_drop " "Found entity 1: altera_up_video_clipper_drop" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_drop.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_drop.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_video_clipper_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_clipper_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_counters " "Found entity 1: altera_up_video_clipper_counters" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_counters.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_video_clipper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_video_clipper.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_Video_Clipper " "Found entity 1: de2_70_Video_Clipper" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_Clipper.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Video_Clipper.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_video_bayer_pattern_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_video_bayer_pattern_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_Video_Bayer_Pattern_Resampler " "Found entity 1: de2_70_Video_Bayer_Pattern_Resampler" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_Bayer_Pattern_Resampler.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Video_Bayer_Pattern_Resampler.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_video_itu_656_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_itu_656_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_itu_656_decoder " "Found entity 1: altera_up_video_itu_656_decoder" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_itu_656_decoder.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_itu_656_decoder.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_decoder_add_endofpacket " "Found entity 1: altera_up_video_decoder_add_endofpacket" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_video_camera_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_camera_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_camera_decoder " "Found entity 1: altera_up_video_camera_decoder" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_camera_decoder.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_camera_decoder.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_video_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_video_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dual_clock_fifo " "Found entity 1: altera_up_video_dual_clock_fifo" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_video_in_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_video_in_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_Video_In_Decoder " "Found entity 1: de2_70_Video_In_Decoder" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_In_Decoder.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Video_In_Decoder.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_slow_clock_generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006099 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(70) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(70): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init.v" 70 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561006101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_35.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_35.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_35 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_35" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_35.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_35.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_70.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_70.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_70 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_70" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_70.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_70.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_AV_Config " "Found entity 1: de2_70_AV_Config" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_AV_Config.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_AV_Config.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_sysid_qsys " "Found entity 1: de2_70_sysid_qsys" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_sysid_qsys.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_sysid_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_jtag_uart_sim_scfifo_w " "Found entity 1: de2_70_jtag_uart_sim_scfifo_w" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006129 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_jtag_uart_scfifo_w " "Found entity 2: de2_70_jtag_uart_scfifo_w" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006129 ""} { "Info" "ISGN_ENTITY_NAME" "3 de2_70_jtag_uart_sim_scfifo_r " "Found entity 3: de2_70_jtag_uart_sim_scfifo_r" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006129 ""} { "Info" "ISGN_ENTITY_NAME" "4 de2_70_jtag_uart_scfifo_r " "Found entity 4: de2_70_jtag_uart_scfifo_r" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006129 ""} { "Info" "ISGN_ENTITY_NAME" "5 de2_70_jtag_uart " "Found entity 5: de2_70_jtag_uart" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_timer " "Found entity 1: de2_70_timer" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_timer.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_sdram_input_efifo_module " "Found entity 1: de2_70_sdram_input_efifo_module" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006135 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_sdram " "Found entity 2: de2_70_sdram" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_pixel_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_pixel_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_Pixel_Buffer " "Found entity 1: de2_70_Pixel_Buffer" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_video_scaler_1.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_video_scaler_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_Video_Scaler_1 " "Found entity 1: de2_70_Video_Scaler_1" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_Scaler_1.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Video_Scaler_1.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_VGA_Controller " "Found entity 1: de2_70_VGA_Controller" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_VGA_Controller.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_VGA_Controller.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_video_rgb_resampler_1.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_video_rgb_resampler_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_Video_RGB_Resampler_1 " "Found entity 1: de2_70_Video_RGB_Resampler_1" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_RGB_Resampler_1.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Video_RGB_Resampler_1.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_pixel_buffer_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_pixel_buffer_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_Pixel_Buffer_DMA " "Found entity 1: de2_70_Pixel_Buffer_DMA" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_Dual_Clock_FIFO " "Found entity 1: de2_70_Dual_Clock_FIFO" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Dual_Clock_FIFO.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Dual_Clock_FIFO.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_nios2_processor.v 27 27 " "Found 27 design units, including 27 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_nios2_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_nios2_processor_ic_data_module " "Found entity 1: de2_70_nios2_processor_ic_data_module" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006846 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_70_nios2_processor_ic_tag_module " "Found entity 2: de2_70_nios2_processor_ic_tag_module" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006846 ""} { "Info" "ISGN_ENTITY_NAME" "3 de2_70_nios2_processor_bht_module " "Found entity 3: de2_70_nios2_processor_bht_module" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006846 ""} { "Info" "ISGN_ENTITY_NAME" "4 de2_70_nios2_processor_register_bank_a_module " "Found entity 4: de2_70_nios2_processor_register_bank_a_module" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006846 ""} { "Info" "ISGN_ENTITY_NAME" "5 de2_70_nios2_processor_register_bank_b_module " "Found entity 5: de2_70_nios2_processor_register_bank_b_module" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006846 ""} { "Info" "ISGN_ENTITY_NAME" "6 de2_70_nios2_processor_dc_tag_module " "Found entity 6: de2_70_nios2_processor_dc_tag_module" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006846 ""} { "Info" "ISGN_ENTITY_NAME" "7 de2_70_nios2_processor_dc_data_module " "Found entity 7: de2_70_nios2_processor_dc_data_module" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006846 ""} { "Info" "ISGN_ENTITY_NAME" "8 de2_70_nios2_processor_dc_victim_module " "Found entity 8: de2_70_nios2_processor_dc_victim_module" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006846 ""} { "Info" "ISGN_ENTITY_NAME" "9 de2_70_nios2_processor_nios2_oci_debug " "Found entity 9: de2_70_nios2_processor_nios2_oci_debug" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006846 ""} { "Info" "ISGN_ENTITY_NAME" "10 de2_70_nios2_processor_ociram_sp_ram_module " "Found entity 10: de2_70_nios2_processor_ociram_sp_ram_module" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006846 ""} { "Info" "ISGN_ENTITY_NAME" "11 de2_70_nios2_processor_nios2_ocimem " "Found entity 11: de2_70_nios2_processor_nios2_ocimem" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006846 ""} { "Info" "ISGN_ENTITY_NAME" "12 de2_70_nios2_processor_nios2_avalon_reg " "Found entity 12: de2_70_nios2_processor_nios2_avalon_reg" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006846 ""} { "Info" "ISGN_ENTITY_NAME" "13 de2_70_nios2_processor_nios2_oci_break " "Found entity 13: de2_70_nios2_processor_nios2_oci_break" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 1007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006846 ""} { "Info" "ISGN_ENTITY_NAME" "14 de2_70_nios2_processor_nios2_oci_xbrk " "Found entity 14: de2_70_nios2_processor_nios2_oci_xbrk" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 1301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006846 ""} { "Info" "ISGN_ENTITY_NAME" "15 de2_70_nios2_processor_nios2_oci_dbrk " "Found entity 15: de2_70_nios2_processor_nios2_oci_dbrk" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 1561 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006846 ""} { "Info" "ISGN_ENTITY_NAME" "16 de2_70_nios2_processor_nios2_oci_itrace " "Found entity 16: de2_70_nios2_processor_nios2_oci_itrace" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 1749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006846 ""} { "Info" "ISGN_ENTITY_NAME" "17 de2_70_nios2_processor_nios2_oci_td_mode " "Found entity 17: de2_70_nios2_processor_nios2_oci_td_mode" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006846 ""} { "Info" "ISGN_ENTITY_NAME" "18 de2_70_nios2_processor_nios2_oci_dtrace " "Found entity 18: de2_70_nios2_processor_nios2_oci_dtrace" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006846 ""} { "Info" "ISGN_ENTITY_NAME" "19 de2_70_nios2_processor_nios2_oci_compute_tm_count " "Found entity 19: de2_70_nios2_processor_nios2_oci_compute_tm_count" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006846 ""} { "Info" "ISGN_ENTITY_NAME" "20 de2_70_nios2_processor_nios2_oci_fifowp_inc " "Found entity 20: de2_70_nios2_processor_nios2_oci_fifowp_inc" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006846 ""} { "Info" "ISGN_ENTITY_NAME" "21 de2_70_nios2_processor_nios2_oci_fifocount_inc " "Found entity 21: de2_70_nios2_processor_nios2_oci_fifocount_inc" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006846 ""} { "Info" "ISGN_ENTITY_NAME" "22 de2_70_nios2_processor_nios2_oci_fifo " "Found entity 22: de2_70_nios2_processor_nios2_oci_fifo" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006846 ""} { "Info" "ISGN_ENTITY_NAME" "23 de2_70_nios2_processor_nios2_oci_pib " "Found entity 23: de2_70_nios2_processor_nios2_oci_pib" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006846 ""} { "Info" "ISGN_ENTITY_NAME" "24 de2_70_nios2_processor_nios2_oci_im " "Found entity 24: de2_70_nios2_processor_nios2_oci_im" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2999 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006846 ""} { "Info" "ISGN_ENTITY_NAME" "25 de2_70_nios2_processor_nios2_performance_monitors " "Found entity 25: de2_70_nios2_processor_nios2_performance_monitors" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 3115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006846 ""} { "Info" "ISGN_ENTITY_NAME" "26 de2_70_nios2_processor_nios2_oci " "Found entity 26: de2_70_nios2_processor_nios2_oci" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 3131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006846 ""} { "Info" "ISGN_ENTITY_NAME" "27 de2_70_nios2_processor " "Found entity 27: de2_70_nios2_processor" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 3701 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_nios2_processor_jtag_debug_module_sysclk " "Found entity 1: de2_70_nios2_processor_jtag_debug_module_sysclk" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_nios2_processor_jtag_debug_module_tck " "Found entity 1: de2_70_nios2_processor_jtag_debug_module_tck" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_tck.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_nios2_processor_jtag_debug_module_wrapper " "Found entity 1: de2_70_nios2_processor_jtag_debug_module_wrapper" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_nios2_processor_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_nios2_processor_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_nios2_processor_mult_cell " "Found entity 1: de2_70_nios2_processor_mult_cell" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_mult_cell.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_nios2_processor_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_nios2_processor_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_nios2_processor_oci_test_bench " "Found entity 1: de2_70_nios2_processor_oci_test_bench" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_oci_test_bench.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_nios2_processor_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_nios2_processor_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_nios2_processor_test_bench " "Found entity 1: de2_70_nios2_processor_test_bench" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_test_bench.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/de2_70/synthesis/submodules/de2_70_clock_signals.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/de2_70/synthesis/submodules/de2_70_clock_signals.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_70_Clock_Signals " "Found entity 1: de2_70_Clock_Signals" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Clock_Signals.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Clock_Signals.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/de2_70_d5m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/de2_70_d5m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_70_D5M-Structure " "Found design unit 1: DE2_70_D5M-Structure" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/VHDL/DE2_70_D5M.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006867 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_D5M " "Found entity 1: DE2_70_D5M" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/VHDL/DE2_70_D5M.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561006867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561006867 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_70_sdram.v(316) " "Verilog HDL or VHDL warning at de2_70_sdram.v(316): conditional expression evaluates to a constant" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1547561006918 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_70_sdram.v(326) " "Verilog HDL or VHDL warning at de2_70_sdram.v(326): conditional expression evaluates to a constant" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1547561006918 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_70_sdram.v(336) " "Verilog HDL or VHDL warning at de2_70_sdram.v(336): conditional expression evaluates to a constant" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1547561006918 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_70_sdram.v(680) " "Verilog HDL or VHDL warning at de2_70_sdram.v(680): conditional expression evaluates to a constant" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1547561006920 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_70_nios2_processor.v(2074) " "Verilog HDL or VHDL warning at de2_70_nios2_processor.v(2074): conditional expression evaluates to a constant" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2074 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1547561006927 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_70_nios2_processor.v(2076) " "Verilog HDL or VHDL warning at de2_70_nios2_processor.v(2076): conditional expression evaluates to a constant" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2076 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1547561006927 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_70_nios2_processor.v(2232) " "Verilog HDL or VHDL warning at de2_70_nios2_processor.v(2232): conditional expression evaluates to a constant" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2232 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1547561006927 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2_70_nios2_processor.v(3060) " "Verilog HDL or VHDL warning at de2_70_nios2_processor.v(3060): conditional expression evaluates to a constant" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 3060 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1547561006930 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_70_D5M " "Elaborating entity \"DE2_70_D5M\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1547561006977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70 de2_70:NiosII " "Elaborating entity \"de2_70\" for hierarchy \"de2_70:NiosII\"" {  } { { "VHDL/DE2_70_D5M.vhd" "NiosII" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/VHDL/DE2_70_D5M.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561006991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_Clock_Signals de2_70:NiosII\|de2_70_Clock_Signals:clock_signals " "Elaborating entity \"de2_70_Clock_Signals\" for hierarchy \"de2_70:NiosII\|de2_70_Clock_Signals:clock_signals\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "clock_signals" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 3521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll de2_70:NiosII\|de2_70_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System " "Elaborating entity \"altpll\" for hierarchy \"de2_70:NiosII\|de2_70_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Clock_Signals.v" "DE_Clock_Generator_System" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Clock_Signals.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Clock_Signals.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Clock_Signals.v" 163 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561007518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System " "Instantiated megafunction \"de2_70:NiosII\|de2_70_Clock_Signals:clock_signals\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007519 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Clock_Signals.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Clock_Signals.v" 163 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547561007519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor de2_70:NiosII\|de2_70_nios2_processor:nios2_processor " "Elaborating entity \"de2_70_nios2_processor\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "nios2_processor" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 3531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_test_bench de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_test_bench:the_de2_70_nios2_processor_test_bench " "Elaborating entity \"de2_70_nios2_processor_test_bench\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_test_bench:the_de2_70_nios2_processor_test_bench\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_test_bench" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 6001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_ic_data_module de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_ic_data_module:de2_70_nios2_processor_ic_data " "Elaborating entity \"de2_70_nios2_processor_ic_data_module\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_ic_data_module:de2_70_nios2_processor_ic_data\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "de2_70_nios2_processor_ic_data" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 7026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561007909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_ic_data_module:de2_70_nios2_processor_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_ic_data_module:de2_70_nios2_processor_ic_data\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_altsyncram" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_ic_data_module:de2_70_nios2_processor_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_ic_data_module:de2_70_nios2_processor_ic_data\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561008050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_ic_data_module:de2_70_nios2_processor_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_ic_data_module:de2_70_nios2_processor_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008050 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547561008050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qed1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qed1 " "Found entity 1: altsyncram_qed1" {  } { { "db/altsyncram_qed1.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altsyncram_qed1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561008110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561008110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qed1 de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_ic_data_module:de2_70_nios2_processor_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated " "Elaborating entity \"altsyncram_qed1\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_ic_data_module:de2_70_nios2_processor_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_ic_tag_module de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_ic_tag_module:de2_70_nios2_processor_ic_tag " "Elaborating entity \"de2_70_nios2_processor_ic_tag_module\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_ic_tag_module:de2_70_nios2_processor_ic_tag\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "de2_70_nios2_processor_ic_tag" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 7092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_ic_tag_module:de2_70_nios2_processor_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_ic_tag_module:de2_70_nios2_processor_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_altsyncram" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_ic_tag_module:de2_70_nios2_processor_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_ic_tag_module:de2_70_nios2_processor_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561008226 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_ic_tag_module:de2_70_nios2_processor_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_ic_tag_module:de2_70_nios2_processor_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de2_70_nios2_processor_ic_tag_ram.mif " "Parameter \"init_file\" = \"de2_70_nios2_processor_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008226 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547561008226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ph1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6ph1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ph1 " "Found entity 1: altsyncram_6ph1" {  } { { "db/altsyncram_6ph1.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altsyncram_6ph1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561008287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561008287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6ph1 de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_ic_tag_module:de2_70_nios2_processor_ic_tag\|altsyncram:the_altsyncram\|altsyncram_6ph1:auto_generated " "Elaborating entity \"altsyncram_6ph1\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_ic_tag_module:de2_70_nios2_processor_ic_tag\|altsyncram:the_altsyncram\|altsyncram_6ph1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_bht_module de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_bht_module:de2_70_nios2_processor_bht " "Elaborating entity \"de2_70_nios2_processor_bht_module\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_bht_module:de2_70_nios2_processor_bht\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "de2_70_nios2_processor_bht" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 7296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_bht_module:de2_70_nios2_processor_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_bht_module:de2_70_nios2_processor_bht\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_altsyncram" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_bht_module:de2_70_nios2_processor_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_bht_module:de2_70_nios2_processor_bht\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561008386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_bht_module:de2_70_nios2_processor_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_bht_module:de2_70_nios2_processor_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de2_70_nios2_processor_bht_ram.mif " "Parameter \"init_file\" = \"de2_70_nios2_processor_bht_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008386 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547561008386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rch1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rch1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rch1 " "Found entity 1: altsyncram_rch1" {  } { { "db/altsyncram_rch1.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altsyncram_rch1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561008442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561008442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rch1 de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_bht_module:de2_70_nios2_processor_bht\|altsyncram:the_altsyncram\|altsyncram_rch1:auto_generated " "Elaborating entity \"altsyncram_rch1\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_bht_module:de2_70_nios2_processor_bht\|altsyncram:the_altsyncram\|altsyncram_rch1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_register_bank_a_module de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_a_module:de2_70_nios2_processor_register_bank_a " "Elaborating entity \"de2_70_nios2_processor_register_bank_a_module\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_a_module:de2_70_nios2_processor_register_bank_a\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "de2_70_nios2_processor_register_bank_a" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 7442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_a_module:de2_70_nios2_processor_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_a_module:de2_70_nios2_processor_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_altsyncram" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_a_module:de2_70_nios2_processor_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_a_module:de2_70_nios2_processor_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 252 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561008537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_a_module:de2_70_nios2_processor_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_a_module:de2_70_nios2_processor_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de2_70_nios2_processor_rf_ram_a.mif " "Parameter \"init_file\" = \"de2_70_nios2_processor_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008538 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 252 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547561008538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqg1 " "Found entity 1: altsyncram_rqg1" {  } { { "db/altsyncram_rqg1.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altsyncram_rqg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561008601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561008601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqg1 de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_a_module:de2_70_nios2_processor_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_rqg1:auto_generated " "Elaborating entity \"altsyncram_rqg1\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_a_module:de2_70_nios2_processor_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_rqg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_register_bank_b_module de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_b_module:de2_70_nios2_processor_register_bank_b " "Elaborating entity \"de2_70_nios2_processor_register_bank_b_module\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_b_module:de2_70_nios2_processor_register_bank_b\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "de2_70_nios2_processor_register_bank_b" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 7463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_b_module:de2_70_nios2_processor_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_b_module:de2_70_nios2_processor_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_altsyncram" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_b_module:de2_70_nios2_processor_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_b_module:de2_70_nios2_processor_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 315 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561008746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_b_module:de2_70_nios2_processor_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_b_module:de2_70_nios2_processor_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de2_70_nios2_processor_rf_ram_b.mif " "Parameter \"init_file\" = \"de2_70_nios2_processor_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008746 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 315 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547561008746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sqg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sqg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sqg1 " "Found entity 1: altsyncram_sqg1" {  } { { "db/altsyncram_sqg1.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altsyncram_sqg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561008807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561008807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sqg1 de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_b_module:de2_70_nios2_processor_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_sqg1:auto_generated " "Elaborating entity \"altsyncram_sqg1\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_register_bank_b_module:de2_70_nios2_processor_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_sqg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_dc_tag_module de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_dc_tag_module:de2_70_nios2_processor_dc_tag " "Elaborating entity \"de2_70_nios2_processor_dc_tag_module\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_dc_tag_module:de2_70_nios2_processor_dc_tag\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "de2_70_nios2_processor_dc_tag" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 7896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_dc_tag_module:de2_70_nios2_processor_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_dc_tag_module:de2_70_nios2_processor_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_altsyncram" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561008947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_dc_tag_module:de2_70_nios2_processor_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_dc_tag_module:de2_70_nios2_processor_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 378 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561009000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_dc_tag_module:de2_70_nios2_processor_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_dc_tag_module:de2_70_nios2_processor_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de2_70_nios2_processor_dc_tag_ram.mif " "Parameter \"init_file\" = \"de2_70_nios2_processor_dc_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 21 " "Parameter \"width_a\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 21 " "Parameter \"width_b\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009000 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 378 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547561009000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d1h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d1h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d1h1 " "Found entity 1: altsyncram_d1h1" {  } { { "db/altsyncram_d1h1.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altsyncram_d1h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561009060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561009060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d1h1 de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_dc_tag_module:de2_70_nios2_processor_dc_tag\|altsyncram:the_altsyncram\|altsyncram_d1h1:auto_generated " "Elaborating entity \"altsyncram_d1h1\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_dc_tag_module:de2_70_nios2_processor_dc_tag\|altsyncram:the_altsyncram\|altsyncram_d1h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_dc_data_module de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_dc_data_module:de2_70_nios2_processor_dc_data " "Elaborating entity \"de2_70_nios2_processor_dc_data_module\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_dc_data_module:de2_70_nios2_processor_dc_data\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "de2_70_nios2_processor_dc_data" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 7950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_dc_data_module:de2_70_nios2_processor_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_dc_data_module:de2_70_nios2_processor_dc_data\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_altsyncram" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_dc_data_module:de2_70_nios2_processor_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_dc_data_module:de2_70_nios2_processor_dc_data\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 444 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561009180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_dc_data_module:de2_70_nios2_processor_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_dc_data_module:de2_70_nios2_processor_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009180 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 444 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547561009180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_29f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_29f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_29f1 " "Found entity 1: altsyncram_29f1" {  } { { "db/altsyncram_29f1.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altsyncram_29f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561009243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561009243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_29f1 de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_dc_data_module:de2_70_nios2_processor_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated " "Elaborating entity \"altsyncram_29f1\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_dc_data_module:de2_70_nios2_processor_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_dc_victim_module de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_dc_victim_module:de2_70_nios2_processor_dc_victim " "Elaborating entity \"de2_70_nios2_processor_dc_victim_module\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_dc_victim_module:de2_70_nios2_processor_dc_victim\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "de2_70_nios2_processor_dc_victim" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 8077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_dc_victim_module:de2_70_nios2_processor_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_dc_victim_module:de2_70_nios2_processor_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_altsyncram" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009327 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_dc_victim_module:de2_70_nios2_processor_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_dc_victim_module:de2_70_nios2_processor_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 510 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561009339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_dc_victim_module:de2_70_nios2_processor_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_dc_victim_module:de2_70_nios2_processor_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009339 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 510 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547561009339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9vc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9vc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9vc1 " "Found entity 1: altsyncram_9vc1" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altsyncram_9vc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561009400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561009400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9vc1 de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_dc_victim_module:de2_70_nios2_processor_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated " "Elaborating entity \"altsyncram_9vc1\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_dc_victim_module:de2_70_nios2_processor_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_mult_cell de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell " "Elaborating entity \"de2_70_nios2_processor_mult_cell\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_mult_cell" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 9729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_mult_cell.v" "the_altmult_add_part_1" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_mult_cell.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_mult_cell.v" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561009480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Instantiated megafunction \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEII " "Parameter \"selected_device_family\" = \"CYCLONEII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009480 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_mult_cell.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_mult_cell.v" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547561009480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_mpt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_mpt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_mpt2 " "Found entity 1: altera_mult_add_mpt2" {  } { { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altera_mult_add_mpt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561009538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561009538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_mpt2 de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated " "Elaborating entity \"altera_mult_add_mpt2\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_mpt2.v" "altera_mult_add_rtl1" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009583 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1547561009598 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor:nios2_processor|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561009637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_aclr NONE " "Parameter \"accum_sload_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_register UNREGISTERED " "Parameter \"accum_sload_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr3 NONE " "Parameter \"addnsub_multiplier_pipeline_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_pipeline_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone II " "Parameter \"selected_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009638 ""}  } { { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547561009638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009648 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009660 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009671 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\", which is child of megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009679 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\", which is child of megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009688 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\", which is child of megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009776 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009788 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\", which is child of megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009798 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\", which is child of megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009807 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\", which is child of megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009848 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\", which is child of megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009899 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009916 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009930 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009949 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561009953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010067 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010110 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010122 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010139 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010155 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010174 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010192 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\", which is child of megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010205 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_mult_cell.v" "the_altmult_add_part_2" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_mult_cell.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_mult_cell.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561010245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Instantiated megafunction \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEII " "Parameter \"selected_device_family\" = \"CYCLONEII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010245 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_mult_cell.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_mult_cell.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547561010245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_opt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_opt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_opt2 " "Found entity 1: altera_mult_add_opt2" {  } { { "db/altera_mult_add_opt2.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altera_mult_add_opt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561010305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561010305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_opt2 de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated " "Elaborating entity \"altera_mult_add_opt2\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_opt2.v" "altera_mult_add_rtl1" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altera_mult_add_opt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010331 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1547561010347 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor:nios2_processor|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_opt2.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altera_mult_add_opt2.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561010384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_aclr NONE " "Parameter \"accum_sload_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_register UNREGISTERED " "Parameter \"accum_sload_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr3 NONE " "Parameter \"addnsub_multiplier_pipeline_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_pipeline_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone II " "Parameter \"selected_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010385 ""}  } { { "db/altera_mult_add_opt2.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altera_mult_add_opt2.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547561010385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010786 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\", which is child of megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } } { "db/altera_mult_add_opt2.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altera_mult_add_opt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci " "Elaborating entity \"de2_70_nios2_processor_nios2_oci\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_oci" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 9969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_debug de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_debug:the_de2_70_nios2_processor_nios2_oci_debug " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_debug\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_debug:the_de2_70_nios2_processor_nios2_oci_debug\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_oci_debug" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_debug:the_de2_70_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_debug:the_de2_70_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_altera_std_synchronizer" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010851 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_debug:the_de2_70_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_debug:the_de2_70_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 604 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561010855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_debug:the_de2_70_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_debug:the_de2_70_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010855 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 604 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547561010855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_ocimem de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem " "Elaborating entity \"de2_70_nios2_processor_nios2_ocimem\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_ocimem" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 3368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_ociram_sp_ram_module de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem\|de2_70_nios2_processor_ociram_sp_ram_module:de2_70_nios2_processor_ociram_sp_ram " "Elaborating entity \"de2_70_nios2_processor_ociram_sp_ram_module\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem\|de2_70_nios2_processor_ociram_sp_ram_module:de2_70_nios2_processor_ociram_sp_ram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "de2_70_nios2_processor_ociram_sp_ram" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem\|de2_70_nios2_processor_ociram_sp_ram_module:de2_70_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem\|de2_70_nios2_processor_ociram_sp_ram_module:de2_70_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_altsyncram" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem\|de2_70_nios2_processor_ociram_sp_ram_module:de2_70_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem\|de2_70_nios2_processor_ociram_sp_ram_module:de2_70_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 713 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561010928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem\|de2_70_nios2_processor_ociram_sp_ram_module:de2_70_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem\|de2_70_nios2_processor_ociram_sp_ram_module:de2_70_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de2_70_nios2_processor_ociram_default_contents.mif " "Parameter \"init_file\" = \"de2_70_nios2_processor_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010929 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 713 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547561010929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mb81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mb81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mb81 " "Found entity 1: altsyncram_mb81" {  } { { "db/altsyncram_mb81.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altsyncram_mb81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561010988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561010988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mb81 de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem\|de2_70_nios2_processor_ociram_sp_ram_module:de2_70_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_mb81:auto_generated " "Elaborating entity \"altsyncram_mb81\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_ocimem:the_de2_70_nios2_processor_nios2_ocimem\|de2_70_nios2_processor_ociram_sp_ram_module:de2_70_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_mb81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561010990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_avalon_reg de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_avalon_reg:the_de2_70_nios2_processor_nios2_avalon_reg " "Elaborating entity \"de2_70_nios2_processor_nios2_avalon_reg\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_avalon_reg:the_de2_70_nios2_processor_nios2_avalon_reg\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_avalon_reg" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 3387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_break de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_break:the_de2_70_nios2_processor_nios2_oci_break " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_break\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_break:the_de2_70_nios2_processor_nios2_oci_break\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_oci_break" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 3418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_xbrk de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_xbrk:the_de2_70_nios2_processor_nios2_oci_xbrk " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_xbrk\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_xbrk:the_de2_70_nios2_processor_nios2_oci_xbrk\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_oci_xbrk" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 3441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_dbrk de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_dbrk:the_de2_70_nios2_processor_nios2_oci_dbrk " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_dbrk\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_dbrk:the_de2_70_nios2_processor_nios2_oci_dbrk\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_oci_dbrk" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 3468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_itrace de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_itrace:the_de2_70_nios2_processor_nios2_oci_itrace " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_itrace\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_itrace:the_de2_70_nios2_processor_nios2_oci_itrace\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_oci_itrace" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 3509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_dtrace de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_dtrace:the_de2_70_nios2_processor_nios2_oci_dtrace " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_dtrace\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_dtrace:the_de2_70_nios2_processor_nios2_oci_dtrace\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_oci_dtrace" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 3524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_td_mode de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_dtrace:the_de2_70_nios2_processor_nios2_oci_dtrace\|de2_70_nios2_processor_nios2_oci_td_mode:de2_70_nios2_processor_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_td_mode\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_dtrace:the_de2_70_nios2_processor_nios2_oci_dtrace\|de2_70_nios2_processor_nios2_oci_td_mode:de2_70_nios2_processor_nios2_oci_trc_ctrl_td_mode\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "de2_70_nios2_processor_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_fifo de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_fifo:the_de2_70_nios2_processor_nios2_oci_fifo " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_fifo\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_fifo:the_de2_70_nios2_processor_nios2_oci_fifo\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_oci_fifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_compute_tm_count de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_fifo:the_de2_70_nios2_processor_nios2_oci_fifo\|de2_70_nios2_processor_nios2_oci_compute_tm_count:de2_70_nios2_processor_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_compute_tm_count\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_fifo:the_de2_70_nios2_processor_nios2_oci_fifo\|de2_70_nios2_processor_nios2_oci_compute_tm_count:de2_70_nios2_processor_nios2_oci_compute_tm_count_tm_count\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "de2_70_nios2_processor_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_fifowp_inc de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_fifo:the_de2_70_nios2_processor_nios2_oci_fifo\|de2_70_nios2_processor_nios2_oci_fifowp_inc:de2_70_nios2_processor_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_fifowp_inc\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_fifo:the_de2_70_nios2_processor_nios2_oci_fifo\|de2_70_nios2_processor_nios2_oci_fifowp_inc:de2_70_nios2_processor_nios2_oci_fifowp_inc_fifowp\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "de2_70_nios2_processor_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_fifocount_inc de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_fifo:the_de2_70_nios2_processor_nios2_oci_fifo\|de2_70_nios2_processor_nios2_oci_fifocount_inc:de2_70_nios2_processor_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_fifocount_inc\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_fifo:the_de2_70_nios2_processor_nios2_oci_fifo\|de2_70_nios2_processor_nios2_oci_fifocount_inc:de2_70_nios2_processor_nios2_oci_fifocount_inc_fifocount\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "de2_70_nios2_processor_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_oci_test_bench de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_fifo:the_de2_70_nios2_processor_nios2_oci_fifo\|de2_70_nios2_processor_oci_test_bench:the_de2_70_nios2_processor_oci_test_bench " "Elaborating entity \"de2_70_nios2_processor_oci_test_bench\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_fifo:the_de2_70_nios2_processor_nios2_oci_fifo\|de2_70_nios2_processor_oci_test_bench:the_de2_70_nios2_processor_oci_test_bench\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_oci_test_bench" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011233 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "de2_70_nios2_processor_oci_test_bench " "Entity \"de2_70_nios2_processor_oci_test_bench\" contains only dangling pins" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_oci_test_bench" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 2582 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1547561011234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_pib de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_pib:the_de2_70_nios2_processor_nios2_oci_pib " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_pib\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_pib:the_de2_70_nios2_processor_nios2_oci_pib\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_oci_pib" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 3553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_nios2_oci_im de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_im:the_de2_70_nios2_processor_nios2_oci_im " "Elaborating entity \"de2_70_nios2_processor_nios2_oci_im\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_nios2_oci_im:the_de2_70_nios2_processor_nios2_oci_im\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_oci_im" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_jtag_debug_module_wrapper de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper " "Elaborating entity \"de2_70_nios2_processor_jtag_debug_module_wrapper\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_jtag_debug_module_wrapper" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 3679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_jtag_debug_module_tck de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|de2_70_nios2_processor_jtag_debug_module_tck:the_de2_70_nios2_processor_jtag_debug_module_tck " "Elaborating entity \"de2_70_nios2_processor_jtag_debug_module_tck\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|de2_70_nios2_processor_jtag_debug_module_tck:the_de2_70_nios2_processor_jtag_debug_module_tck\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" "the_de2_70_nios2_processor_jtag_debug_module_tck" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_jtag_debug_module_sysclk de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|de2_70_nios2_processor_jtag_debug_module_sysclk:the_de2_70_nios2_processor_jtag_debug_module_sysclk " "Elaborating entity \"de2_70_nios2_processor_jtag_debug_module_sysclk\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|de2_70_nios2_processor_jtag_debug_module_sysclk:the_de2_70_nios2_processor_jtag_debug_module_sysclk\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" "the_de2_70_nios2_processor_jtag_debug_module_sysclk" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" "de2_70_nios2_processor_jtag_debug_module_phy" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561011318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy " "Instantiated megafunction \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011318 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547561011318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011320 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci\|de2_70_nios2_processor_jtag_debug_module_wrapper:the_de2_70_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2_70_nios2_processor_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_Dual_Clock_FIFO de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo " "Elaborating entity \"de2_70_Dual_Clock_FIFO\" for hierarchy \"de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "dual_clock_fifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 3562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Dual_Clock_FIFO.v" "Data_FIFO" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Dual_Clock_FIFO.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Dual_Clock_FIFO.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Dual_Clock_FIFO.v" 174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561011625 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011625 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Dual_Clock_FIFO.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Dual_Clock_FIFO.v" 174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547561011625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_5oj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_5oj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_5oj1 " "Found entity 1: dcfifo_5oj1" {  } { { "db/dcfifo_5oj1.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/dcfifo_5oj1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561011682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561011682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_5oj1 de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated " "Elaborating entity \"dcfifo_5oj1\" for hierarchy \"de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_bcb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_bcb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_bcb " "Found entity 1: a_gray2bin_bcb" {  } { { "db/a_gray2bin_bcb.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/a_gray2bin_bcb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561011700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561011700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_bcb de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_gray2bin_bcb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_bcb\" for hierarchy \"de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_gray2bin_bcb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_5oj1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/dcfifo_5oj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_f86.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_f86.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_f86 " "Found entity 1: a_graycounter_f86" {  } { { "db/a_graycounter_f86.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/a_graycounter_f86.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561011759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561011759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_f86 de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_f86:rdptr_g1p " "Elaborating entity \"a_graycounter_f86\" for hierarchy \"de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_f86:rdptr_g1p\"" {  } { { "db/dcfifo_5oj1.tdf" "rdptr_g1p" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/dcfifo_5oj1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_41c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_41c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_41c " "Found entity 1: a_graycounter_41c" {  } { { "db/a_graycounter_41c.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/a_graycounter_41c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561011819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561011819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_41c de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_41c:wrptr_g1p " "Elaborating entity \"a_graycounter_41c\" for hierarchy \"de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_41c:wrptr_g1p\"" {  } { { "db/dcfifo_5oj1.tdf" "wrptr_g1p" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/dcfifo_5oj1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_31c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_31c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_31c " "Found entity 1: a_graycounter_31c" {  } { { "db/a_graycounter_31c.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/a_graycounter_31c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561011879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561011879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_31c de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_31c:wrptr_gp " "Elaborating entity \"a_graycounter_31c\" for hierarchy \"de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_31c:wrptr_gp\"" {  } { { "db/dcfifo_5oj1.tdf" "wrptr_gp" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/dcfifo_5oj1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ku.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ku.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ku " "Found entity 1: altsyncram_7ku" {  } { { "db/altsyncram_7ku.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altsyncram_7ku.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561011943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561011943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ku de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram " "Elaborating entity \"altsyncram_7ku\" for hierarchy \"de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\"" {  } { { "db/dcfifo_5oj1.tdf" "fifo_ram" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/dcfifo_5oj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c2e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c2e " "Found entity 1: dffpipe_c2e" {  } { { "db/dffpipe_c2e.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/dffpipe_c2e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561011987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561011987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c2e de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_c2e:rdaclr " "Elaborating entity \"dffpipe_c2e\" for hierarchy \"de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_c2e:rdaclr\"" {  } { { "db/dcfifo_5oj1.tdf" "rdaclr" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/dcfifo_5oj1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561011989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_7u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_7u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_7u7 " "Found entity 1: alt_synch_pipe_7u7" {  } { { "db/alt_synch_pipe_7u7.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/alt_synch_pipe_7u7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561011999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561011999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_7u7 de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp " "Elaborating entity \"alt_synch_pipe_7u7\" for hierarchy \"de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\"" {  } { { "db/dcfifo_5oj1.tdf" "rs_dgwp" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/dcfifo_5oj1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561012010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561012010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe16 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_7u7.tdf" "dffpipe16" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/alt_synch_pipe_7u7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561012039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561012039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_5oj1.tdf" "ws_brp" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/dcfifo_5oj1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8u7 " "Found entity 1: alt_synch_pipe_8u7" {  } { { "db/alt_synch_pipe_8u7.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/alt_synch_pipe_8u7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561012053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561012053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8u7 de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp " "Elaborating entity \"alt_synch_pipe_8u7\" for hierarchy \"de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\"" {  } { { "db/dcfifo_5oj1.tdf" "ws_dgrp" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/dcfifo_5oj1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561012063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561012063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe20 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe20\"" {  } { { "db/alt_synch_pipe_8u7.tdf" "dffpipe20" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/alt_synch_pipe_8u7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o16.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o16 " "Found entity 1: cmpr_o16" {  } { { "db/cmpr_o16.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/cmpr_o16.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561012125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561012125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o16 de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|cmpr_o16:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_o16\" for hierarchy \"de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|cmpr_o16:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_5oj1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/dcfifo_5oj1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1u7 " "Found entity 1: mux_1u7" {  } { { "db/mux_1u7.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/mux_1u7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561012200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561012200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1u7 de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_1u7\" for hierarchy \"de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_5oj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/dcfifo_5oj1.tdf" 98 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_Pixel_Buffer_DMA de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma " "Elaborating entity \"de2_70_Pixel_Buffer_DMA\" for hierarchy \"de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "pixel_buffer_dma" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 3580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012220 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 de2_70_Pixel_Buffer_DMA.v(253) " "Verilog HDL assignment warning at de2_70_Pixel_Buffer_DMA.v(253): truncated value with size 32 to match size of target (16)" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547561012221 "|DE2_70_D5M|de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 de2_70_Pixel_Buffer_DMA.v(254) " "Verilog HDL assignment warning at de2_70_Pixel_Buffer_DMA.v(254): truncated value with size 32 to match size of target (16)" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547561012221 "|DE2_70_D5M|de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 de2_70_Pixel_Buffer_DMA.v(259) " "Verilog HDL assignment warning at de2_70_Pixel_Buffer_DMA.v(259): truncated value with size 32 to match size of target (16)" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547561012221 "|DE2_70_D5M|de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 de2_70_Pixel_Buffer_DMA.v(338) " "Verilog HDL assignment warning at de2_70_Pixel_Buffer_DMA.v(338): truncated value with size 32 to match size of target (17)" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547561012223 "|DE2_70_D5M|de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" "Image_Buffer" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561012373 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Instantiated megafunction \"de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012373 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547561012373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_vv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_vv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_vv91 " "Found entity 1: scfifo_vv91" {  } { { "db/scfifo_vv91.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/scfifo_vv91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561012431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561012431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_vv91 de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated " "Elaborating entity \"scfifo_vv91\" for hierarchy \"de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_kn31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_kn31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_kn31 " "Found entity 1: a_dpfifo_kn31" {  } { { "db/a_dpfifo_kn31.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/a_dpfifo_kn31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561012447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561012447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_kn31 de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo " "Elaborating entity \"a_dpfifo_kn31\" for hierarchy \"de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\"" {  } { { "db/scfifo_vv91.tdf" "dpfifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/scfifo_vv91.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jc81 " "Found entity 1: altsyncram_jc81" {  } { { "db/altsyncram_jc81.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altsyncram_jc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561012509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561012509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jc81 de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|altsyncram_jc81:FIFOram " "Elaborating entity \"altsyncram_jc81\" for hierarchy \"de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|altsyncram_jc81:FIFOram\"" {  } { { "db/a_dpfifo_kn31.tdf" "FIFOram" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/a_dpfifo_kn31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2o8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2o8 " "Found entity 1: cmpr_2o8" {  } { { "db/cmpr_2o8.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/cmpr_2o8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561012578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561012578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cmpr_2o8:almost_full_comparer " "Elaborating entity \"cmpr_2o8\" for hierarchy \"de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cmpr_2o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_kn31.tdf" "almost_full_comparer" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/a_dpfifo_kn31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cmpr_2o8:three_comparison " "Elaborating entity \"cmpr_2o8\" for hierarchy \"de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cmpr_2o8:three_comparison\"" {  } { { "db/a_dpfifo_kn31.tdf" "three_comparison" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/a_dpfifo_kn31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d5b " "Found entity 1: cntr_d5b" {  } { { "db/cntr_d5b.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/cntr_d5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561012648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561012648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d5b de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_d5b:rd_ptr_msb " "Elaborating entity \"cntr_d5b\" for hierarchy \"de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_d5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_kn31.tdf" "rd_ptr_msb" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/a_dpfifo_kn31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q57 " "Found entity 1: cntr_q57" {  } { { "db/cntr_q57.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/cntr_q57.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561012708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561012708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q57 de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_q57:usedw_counter " "Elaborating entity \"cntr_q57\" for hierarchy \"de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_q57:usedw_counter\"" {  } { { "db/a_dpfifo_kn31.tdf" "usedw_counter" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/a_dpfifo_kn31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e5b " "Found entity 1: cntr_e5b" {  } { { "db/cntr_e5b.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/cntr_e5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561012768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561012768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_e5b de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_e5b:wr_ptr " "Elaborating entity \"cntr_e5b\" for hierarchy \"de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|cntr_e5b:wr_ptr\"" {  } { { "db/a_dpfifo_kn31.tdf" "wr_ptr" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/a_dpfifo_kn31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_Video_RGB_Resampler_1 de2_70:NiosII\|de2_70_Video_RGB_Resampler_1:video_rgb_resampler_1 " "Elaborating entity \"de2_70_Video_RGB_Resampler_1\" for hierarchy \"de2_70:NiosII\|de2_70_Video_RGB_Resampler_1:video_rgb_resampler_1\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "video_rgb_resampler_1" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 3603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012782 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a de2_70_Video_RGB_Resampler_1.v(125) " "Verilog HDL or VHDL warning at de2_70_Video_RGB_Resampler_1.v(125): object \"a\" assigned a value but never read" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_RGB_Resampler_1.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Video_RGB_Resampler_1.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1547561012782 "|DE2_70_D5M|de2_70:NiosII|de2_70_Video_RGB_Resampler_1:video_rgb_resampler_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_VGA_Controller de2_70:NiosII\|de2_70_VGA_Controller:vga_controller " "Elaborating entity \"de2_70_VGA_Controller\" for hierarchy \"de2_70:NiosII\|de2_70_VGA_Controller:vga_controller\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "vga_controller" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 3619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing de2_70:NiosII\|de2_70_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"de2_70:NiosII\|de2_70_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_VGA_Controller.v" "VGA_Timing" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_VGA_Controller.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(218) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(218): truncated value with size 32 to match size of target (10)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547561012806 "|DE2_70_D5M|de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(219) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(219): truncated value with size 32 to match size of target (10)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547561012806 "|DE2_70_D5M|de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_Video_Scaler_1 de2_70:NiosII\|de2_70_Video_Scaler_1:video_scaler_1 " "Elaborating entity \"de2_70_Video_Scaler_1\" for hierarchy \"de2_70:NiosII\|de2_70_Video_Scaler_1:video_scaler_1\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "video_scaler_1" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 3638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height de2_70:NiosII\|de2_70_Video_Scaler_1:video_scaler_1\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"de2_70:NiosII\|de2_70_Video_Scaler_1:video_scaler_1\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_Scaler_1.v" "Multiply_Height" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Video_Scaler_1.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012829 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(222) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(222): truncated value with size 32 to match size of target (9)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547561012831 "|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(234) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(234): truncated value with size 32 to match size of target (9)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547561012831 "|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_height.v(245) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(245): truncated value with size 32 to match size of target (1)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547561012831 "|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2_70:NiosII\|de2_70_Video_Scaler_1:video_scaler_1\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"de2_70:NiosII\|de2_70_Video_Scaler_1:video_scaler_1\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_Video_Scaler_1:video_scaler_1\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_Video_Scaler_1:video_scaler_1\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561012915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_Video_Scaler_1:video_scaler_1\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"de2_70:NiosII\|de2_70_Video_Scaler_1:video_scaler_1\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 321 " "Parameter \"lpm_numwords\" = \"321\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012915 ""}  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547561012915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_md31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_md31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_md31 " "Found entity 1: scfifo_md31" {  } { { "db/scfifo_md31.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/scfifo_md31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561012970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561012970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_md31 de2_70:NiosII\|de2_70_Video_Scaler_1:video_scaler_1\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_md31:auto_generated " "Elaborating entity \"scfifo_md31\" for hierarchy \"de2_70:NiosII\|de2_70_Video_Scaler_1:video_scaler_1\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_md31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_9531.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_9531.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_9531 " "Found entity 1: a_dpfifo_9531" {  } { { "db/a_dpfifo_9531.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/a_dpfifo_9531.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561012982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561012982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_9531 de2_70:NiosII\|de2_70_Video_Scaler_1:video_scaler_1\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_md31:auto_generated\|a_dpfifo_9531:dpfifo " "Elaborating entity \"a_dpfifo_9531\" for hierarchy \"de2_70:NiosII\|de2_70_Video_Scaler_1:video_scaler_1\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_md31:auto_generated\|a_dpfifo_9531:dpfifo\"" {  } { { "db/scfifo_md31.tdf" "dpfifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/scfifo_md31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561012984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hc81 " "Found entity 1: altsyncram_hc81" {  } { { "db/altsyncram_hc81.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altsyncram_hc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561013045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561013045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hc81 de2_70:NiosII\|de2_70_Video_Scaler_1:video_scaler_1\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_md31:auto_generated\|a_dpfifo_9531:dpfifo\|altsyncram_hc81:FIFOram " "Elaborating entity \"altsyncram_hc81\" for hierarchy \"de2_70:NiosII\|de2_70_Video_Scaler_1:video_scaler_1\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_md31:auto_generated\|a_dpfifo_9531:dpfifo\|altsyncram_hc81:FIFOram\"" {  } { { "db/a_dpfifo_9531.tdf" "FIFOram" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/a_dpfifo_9531.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561013047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4o8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4o8 " "Found entity 1: cmpr_4o8" {  } { { "db/cmpr_4o8.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/cmpr_4o8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561013114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561013114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4o8 de2_70:NiosII\|de2_70_Video_Scaler_1:video_scaler_1\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_md31:auto_generated\|a_dpfifo_9531:dpfifo\|cmpr_4o8:almost_full_comparer " "Elaborating entity \"cmpr_4o8\" for hierarchy \"de2_70:NiosII\|de2_70_Video_Scaler_1:video_scaler_1\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_md31:auto_generated\|a_dpfifo_9531:dpfifo\|cmpr_4o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_9531.tdf" "almost_full_comparer" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/a_dpfifo_9531.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561013116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4o8 de2_70:NiosII\|de2_70_Video_Scaler_1:video_scaler_1\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_md31:auto_generated\|a_dpfifo_9531:dpfifo\|cmpr_4o8:three_comparison " "Elaborating entity \"cmpr_4o8\" for hierarchy \"de2_70:NiosII\|de2_70_Video_Scaler_1:video_scaler_1\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_md31:auto_generated\|a_dpfifo_9531:dpfifo\|cmpr_4o8:three_comparison\"" {  } { { "db/a_dpfifo_9531.tdf" "three_comparison" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/a_dpfifo_9531.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561013123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f5b " "Found entity 1: cntr_f5b" {  } { { "db/cntr_f5b.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/cntr_f5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561013183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561013183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_f5b de2_70:NiosII\|de2_70_Video_Scaler_1:video_scaler_1\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_md31:auto_generated\|a_dpfifo_9531:dpfifo\|cntr_f5b:rd_ptr_msb " "Elaborating entity \"cntr_f5b\" for hierarchy \"de2_70:NiosII\|de2_70_Video_Scaler_1:video_scaler_1\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_md31:auto_generated\|a_dpfifo_9531:dpfifo\|cntr_f5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_9531.tdf" "rd_ptr_msb" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/a_dpfifo_9531.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561013185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s57 " "Found entity 1: cntr_s57" {  } { { "db/cntr_s57.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/cntr_s57.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561013244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561013244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s57 de2_70:NiosII\|de2_70_Video_Scaler_1:video_scaler_1\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_md31:auto_generated\|a_dpfifo_9531:dpfifo\|cntr_s57:usedw_counter " "Elaborating entity \"cntr_s57\" for hierarchy \"de2_70:NiosII\|de2_70_Video_Scaler_1:video_scaler_1\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_md31:auto_generated\|a_dpfifo_9531:dpfifo\|cntr_s57:usedw_counter\"" {  } { { "db/a_dpfifo_9531.tdf" "usedw_counter" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/a_dpfifo_9531.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561013247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g5b " "Found entity 1: cntr_g5b" {  } { { "db/cntr_g5b.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/cntr_g5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561013306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561013306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g5b de2_70:NiosII\|de2_70_Video_Scaler_1:video_scaler_1\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_md31:auto_generated\|a_dpfifo_9531:dpfifo\|cntr_g5b:wr_ptr " "Elaborating entity \"cntr_g5b\" for hierarchy \"de2_70:NiosII\|de2_70_Video_Scaler_1:video_scaler_1\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_md31:auto_generated\|a_dpfifo_9531:dpfifo\|cntr_g5b:wr_ptr\"" {  } { { "db/a_dpfifo_9531.tdf" "wr_ptr" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/a_dpfifo_9531.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561013309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width de2_70:NiosII\|de2_70_Video_Scaler_1:video_scaler_1\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"de2_70:NiosII\|de2_70_Video_Scaler_1:video_scaler_1\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_Scaler_1.v" "Multiply_Width" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Video_Scaler_1.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561013322 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_width.v(184) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(184): truncated value with size 32 to match size of target (1)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547561013323 "|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_Pixel_Buffer de2_70:NiosII\|de2_70_Pixel_Buffer:pixel_buffer " "Elaborating entity \"de2_70_Pixel_Buffer\" for hierarchy \"de2_70:NiosII\|de2_70_Pixel_Buffer:pixel_buffer\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "pixel_buffer" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 3654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561013331 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byteenable_reg de2_70_Pixel_Buffer.v(139) " "Verilog HDL or VHDL warning at de2_70_Pixel_Buffer.v(139): object \"byteenable_reg\" assigned a value but never read" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer.v" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1547561013332 "|DE2_70_D5M|de2_70:NiosII|de2_70_Pixel_Buffer:pixel_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_sdram de2_70:NiosII\|de2_70_sdram:sdram " "Elaborating entity \"de2_70_sdram\" for hierarchy \"de2_70:NiosII\|de2_70_sdram:sdram\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "sdram" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 3682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561013344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_sdram_input_efifo_module de2_70:NiosII\|de2_70_sdram:sdram\|de2_70_sdram_input_efifo_module:the_de2_70_sdram_input_efifo_module " "Elaborating entity \"de2_70_sdram_input_efifo_module\" for hierarchy \"de2_70:NiosII\|de2_70_sdram:sdram\|de2_70_sdram_input_efifo_module:the_de2_70_sdram_input_efifo_module\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "the_de2_70_sdram_input_efifo_module" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561013399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_timer de2_70:NiosII\|de2_70_timer:timer " "Elaborating entity \"de2_70_timer\" for hierarchy \"de2_70:NiosII\|de2_70_timer:timer\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "timer" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 3706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561013414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_jtag_uart de2_70:NiosII\|de2_70_jtag_uart:jtag_uart " "Elaborating entity \"de2_70_jtag_uart\" for hierarchy \"de2_70:NiosII\|de2_70_jtag_uart:jtag_uart\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "jtag_uart" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 3718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561013433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_jtag_uart_scfifo_w de2_70:NiosII\|de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w " "Elaborating entity \"de2_70_jtag_uart_scfifo_w\" for hierarchy \"de2_70:NiosII\|de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "the_de2_70_jtag_uart_scfifo_w" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561013445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2_70:NiosII\|de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"de2_70:NiosII\|de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "wfifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561013518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561013535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"de2_70:NiosII\|de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561013535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561013535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561013535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561013535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561013535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561013535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561013535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561013535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561013535 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547561013535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561013590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561013590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 de2_70:NiosII\|de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"de2_70:NiosII\|de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561013592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561013602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561013602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 de2_70:NiosII\|de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"de2_70:NiosII\|de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561013605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561013616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561013616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf de2_70:NiosII\|de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"de2_70:NiosII\|de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561013618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561013676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561013676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 de2_70:NiosII\|de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"de2_70:NiosII\|de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561013679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561013737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561013737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 de2_70:NiosII\|de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"de2_70:NiosII\|de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561013740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561013797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561013797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 de2_70:NiosII\|de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"de2_70:NiosII\|de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561013800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561013864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561013864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb de2_70:NiosII\|de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"de2_70:NiosII\|de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_w:the_de2_70_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561013867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_jtag_uart_scfifo_r de2_70:NiosII\|de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_r:the_de2_70_jtag_uart_scfifo_r " "Elaborating entity \"de2_70_jtag_uart_scfifo_r\" for hierarchy \"de2_70:NiosII\|de2_70_jtag_uart:jtag_uart\|de2_70_jtag_uart_scfifo_r:the_de2_70_jtag_uart_scfifo_r\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "the_de2_70_jtag_uart_scfifo_r" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561013881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic de2_70:NiosII\|de2_70_jtag_uart:jtag_uart\|alt_jtag_atlantic:de2_70_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"de2_70:NiosII\|de2_70_jtag_uart:jtag_uart\|alt_jtag_atlantic:de2_70_jtag_uart_alt_jtag_atlantic\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "de2_70_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561013989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_jtag_uart:jtag_uart\|alt_jtag_atlantic:de2_70_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_jtag_uart:jtag_uart\|alt_jtag_atlantic:de2_70_jtag_uart_alt_jtag_atlantic\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561014005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_jtag_uart:jtag_uart\|alt_jtag_atlantic:de2_70_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"de2_70:NiosII\|de2_70_jtag_uart:jtag_uart\|alt_jtag_atlantic:de2_70_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014005 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547561014005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_sysid_qsys de2_70:NiosII\|de2_70_sysid_qsys:sysid_qsys " "Elaborating entity \"de2_70_sysid_qsys\" for hierarchy \"de2_70:NiosII\|de2_70_sysid_qsys:sysid_qsys\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "sysid_qsys" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 3732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_AV_Config de2_70:NiosII\|de2_70_AV_Config:av_config " "Elaborating entity \"de2_70_AV_Config\" for hierarchy \"de2_70:NiosII\|de2_70_AV_Config:av_config\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "av_config" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 3740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init de2_70:NiosII\|de2_70_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"de2_70:NiosII\|de2_70_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_AV_Config.v" "AV_Config_Auto_Init" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_AV_Config.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014047 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_auto_init.v(156) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(156): truncated value with size 32 to match size of target (5)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_av_config_auto_init.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547561014048 "|DE2_70_D5M|de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_d5m de2_70:NiosII\|de2_70_AV_Config:av_config\|altera_up_av_config_auto_init_d5m:Auto_Init_D5M_ROM " "Elaborating entity \"altera_up_av_config_auto_init_d5m\" for hierarchy \"de2_70:NiosII\|de2_70_AV_Config:av_config\|altera_up_av_config_auto_init_d5m:Auto_Init_D5M_ROM\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_AV_Config.v" "Auto_Init_D5M_ROM" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_AV_Config.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller de2_70:NiosII\|de2_70_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"de2_70:NiosII\|de2_70_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_AV_Config.v" "Serial_Bus_Controller" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_AV_Config.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014069 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_serial_bus_controller.v(260) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(260): truncated value with size 32 to match size of target (6)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547561014071 "|DE2_70_D5M|de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator de2_70:NiosII\|de2_70_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"de2_70:NiosII\|de2_70_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014092 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(128) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(128): truncated value with size 32 to match size of target (11)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_slow_clock_generator.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547561014092 "|DE2_70_D5M|de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_Video_In_Decoder de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder " "Elaborating entity \"de2_70_Video_In_Decoder\" for hierarchy \"de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "video_in_decoder" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 3755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_camera_decoder de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_camera_decoder:Camera_Decoder " "Elaborating entity \"altera_up_video_camera_decoder\" for hierarchy \"de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_camera_decoder:Camera_Decoder\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_In_Decoder.v" "Camera_Decoder" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Video_In_Decoder.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dual_clock_fifo de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO " "Elaborating entity \"altera_up_video_dual_clock_fifo\" for hierarchy \"de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_In_Decoder.v" "Video_In_Dual_Clock_FIFO" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Video_In_Decoder.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "dcfifo_component" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561014318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Instantiated megafunction \"de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014318 ""}  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547561014318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_12l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_12l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_12l1 " "Found entity 1: dcfifo_12l1" {  } { { "db/dcfifo_12l1.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/dcfifo_12l1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561014374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561014374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_12l1 de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated " "Elaborating entity \"dcfifo_12l1\" for hierarchy \"de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_41c de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|a_graycounter_41c:wrptr_g1p " "Elaborating entity \"a_graycounter_41c\" for hierarchy \"de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|a_graycounter_41c:wrptr_g1p\"" {  } { { "db/dcfifo_12l1.tdf" "wrptr_g1p" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/dcfifo_12l1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vju.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vju.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vju " "Found entity 1: altsyncram_vju" {  } { { "db/altsyncram_vju.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altsyncram_vju.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561014474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561014474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vju de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|altsyncram_vju:fifo_ram " "Elaborating entity \"altsyncram_vju\" for hierarchy \"de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|altsyncram_vju:fifo_ram\"" {  } { { "db/dcfifo_12l1.tdf" "fifo_ram" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/dcfifo_12l1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9u7 " "Found entity 1: alt_synch_pipe_9u7" {  } { { "db/alt_synch_pipe_9u7.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/alt_synch_pipe_9u7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561014516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561014516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9u7 de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|alt_synch_pipe_9u7:rs_dgwp " "Elaborating entity \"alt_synch_pipe_9u7\" for hierarchy \"de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|alt_synch_pipe_9u7:rs_dgwp\"" {  } { { "db/dcfifo_12l1.tdf" "rs_dgwp" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/dcfifo_12l1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/dffpipe_3v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561014528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561014528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|alt_synch_pipe_9u7:rs_dgwp\|dffpipe_3v8:dffpipe6 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|alt_synch_pipe_9u7:rs_dgwp\|dffpipe_3v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_9u7.tdf" "dffpipe6" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/alt_synch_pipe_9u7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_au7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_au7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_au7 " "Found entity 1: alt_synch_pipe_au7" {  } { { "db/alt_synch_pipe_au7.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/alt_synch_pipe_au7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561014547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561014547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_au7 de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|alt_synch_pipe_au7:ws_dgrp " "Elaborating entity \"alt_synch_pipe_au7\" for hierarchy \"de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|alt_synch_pipe_au7:ws_dgrp\"" {  } { { "db/dcfifo_12l1.tdf" "ws_dgrp" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/dcfifo_12l1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4v8 " "Found entity 1: dffpipe_4v8" {  } { { "db/dffpipe_4v8.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/dffpipe_4v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561014558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561014558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4v8 de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|alt_synch_pipe_au7:ws_dgrp\|dffpipe_4v8:dffpipe9 " "Elaborating entity \"dffpipe_4v8\" for hierarchy \"de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|alt_synch_pipe_au7:ws_dgrp\|dffpipe_4v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_au7.tdf" "dffpipe9" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/alt_synch_pipe_au7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_s16.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_s16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_s16 " "Found entity 1: cmpr_s16" {  } { { "db/cmpr_s16.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/cmpr_s16.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561014618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561014618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_s16 de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|cmpr_s16:rdempty_eq_comp " "Elaborating entity \"cmpr_s16\" for hierarchy \"de2_70:NiosII\|de2_70_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_12l1:auto_generated\|cmpr_s16:rdempty_eq_comp\"" {  } { { "db/dcfifo_12l1.tdf" "rdempty_eq_comp" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/dcfifo_12l1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_Video_Bayer_Pattern_Resampler de2_70:NiosII\|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler " "Elaborating entity \"de2_70_Video_Bayer_Pattern_Resampler\" for hierarchy \"de2_70:NiosII\|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "video_bayer_pattern_resampler" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 3771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014634 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 de2_70_Video_Bayer_Pattern_Resampler.v(203) " "Verilog HDL assignment warning at de2_70_Video_Bayer_Pattern_Resampler.v(203): truncated value with size 32 to match size of target (12)" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_Bayer_Pattern_Resampler.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Video_Bayer_Pattern_Resampler.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547561014636 "|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps de2_70:NiosII\|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler\|altshift_taps:bayern_pattern_shift_reg " "Elaborating entity \"altshift_taps\" for hierarchy \"de2_70:NiosII\|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler\|altshift_taps:bayern_pattern_shift_reg\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_Bayer_Pattern_Resampler.v" "bayern_pattern_shift_reg" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Video_Bayer_Pattern_Resampler.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler\|altshift_taps:bayern_pattern_shift_reg " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler\|altshift_taps:bayern_pattern_shift_reg\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_Bayer_Pattern_Resampler.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Video_Bayer_Pattern_Resampler.v" 265 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561014694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler\|altshift_taps:bayern_pattern_shift_reg " "Instantiated megafunction \"de2_70:NiosII\|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler\|altshift_taps:bayern_pattern_shift_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 2592 " "Parameter \"tap_distance\" = \"2592\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014694 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_Bayer_Pattern_Resampler.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Video_Bayer_Pattern_Resampler.v" 265 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547561014694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_tor.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_tor.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_tor " "Found entity 1: shift_taps_tor" {  } { { "db/shift_taps_tor.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/shift_taps_tor.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561014749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561014749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_tor de2_70:NiosII\|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_tor:auto_generated " "Elaborating entity \"shift_taps_tor\" for hierarchy \"de2_70:NiosII\|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_tor:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6fa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6fa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6fa1 " "Found entity 1: altsyncram_6fa1" {  } { { "db/altsyncram_6fa1.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altsyncram_6fa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561014809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561014809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6fa1 de2_70:NiosII\|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_tor:auto_generated\|altsyncram_6fa1:altsyncram2 " "Elaborating entity \"altsyncram_6fa1\" for hierarchy \"de2_70:NiosII\|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_tor:auto_generated\|altsyncram_6fa1:altsyncram2\"" {  } { { "db/shift_taps_tor.tdf" "altsyncram2" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/shift_taps_tor.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2rf " "Found entity 1: cntr_2rf" {  } { { "db/cntr_2rf.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/cntr_2rf.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561014877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561014877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2rf de2_70:NiosII\|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_tor:auto_generated\|cntr_2rf:cntr1 " "Elaborating entity \"cntr_2rf\" for hierarchy \"de2_70:NiosII\|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_tor:auto_generated\|cntr_2rf:cntr1\"" {  } { { "db/shift_taps_tor.tdf" "cntr1" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/shift_taps_tor.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ndc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ndc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ndc " "Found entity 1: cmpr_ndc" {  } { { "db/cmpr_ndc.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/cmpr_ndc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561014941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561014941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ndc de2_70:NiosII\|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_tor:auto_generated\|cntr_2rf:cntr1\|cmpr_ndc:cmpr5 " "Elaborating entity \"cmpr_ndc\" for hierarchy \"de2_70:NiosII\|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler\|altshift_taps:bayern_pattern_shift_reg\|shift_taps_tor:auto_generated\|cntr_2rf:cntr1\|cmpr_ndc:cmpr5\"" {  } { { "db/cntr_2rf.tdf" "cmpr5" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/cntr_2rf.tdf" 98 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_Video_Clipper de2_70:NiosII\|de2_70_Video_Clipper:video_clipper " "Elaborating entity \"de2_70_Video_Clipper\" for hierarchy \"de2_70:NiosII\|de2_70_Video_Clipper:video_clipper\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "video_clipper" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 3787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_drop de2_70:NiosII\|de2_70_Video_Clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop " "Elaborating entity \"altera_up_video_clipper_drop\" for hierarchy \"de2_70:NiosII\|de2_70_Video_Clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_Clipper.v" "Clipper_Drop" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Video_Clipper.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters de2_70:NiosII\|de2_70_Video_Clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"de2_70:NiosII\|de2_70_Video_Clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_drop.v" "Clipper_Drop_Counters" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_drop.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014976 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_video_clipper_counters.v(139) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(139): truncated value with size 32 to match size of target (11)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_counters.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547561014977 "|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(150) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(150): truncated value with size 32 to match size of target (10)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_counters.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547561014977 "|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_add de2_70:NiosII\|de2_70_Video_Clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add " "Elaborating entity \"altera_up_video_clipper_add\" for hierarchy \"de2_70:NiosII\|de2_70_Video_Clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_Clipper.v" "Clipper_Add" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Video_Clipper.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561014988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters de2_70:NiosII\|de2_70_Video_Clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"de2_70:NiosII\|de2_70_Video_Clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_add.v" "Clipper_Add_Counters" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_add.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015000 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_video_clipper_counters.v(139) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(139): truncated value with size 32 to match size of target (11)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_counters.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547561015001 "|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(150) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(150): truncated value with size 32 to match size of target (10)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_clipper_counters.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547561015001 "|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_Video_Scaler_0 de2_70:NiosII\|de2_70_Video_Scaler_0:video_scaler_0 " "Elaborating entity \"de2_70_Video_Scaler_0\" for hierarchy \"de2_70:NiosII\|de2_70_Video_Scaler_0:video_scaler_0\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "video_scaler_0" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 3803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_shrink de2_70:NiosII\|de2_70_Video_Scaler_0:video_scaler_0\|altera_up_video_scaler_shrink:Shrink_Frame " "Elaborating entity \"altera_up_video_scaler_shrink\" for hierarchy \"de2_70:NiosII\|de2_70_Video_Scaler_0:video_scaler_0\|altera_up_video_scaler_shrink:Shrink_Frame\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_Scaler_0.v" "Shrink_Frame" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Video_Scaler_0.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015021 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_video_scaler_shrink.v(215) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(215): truncated value with size 32 to match size of target (11)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_shrink.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547561015022 "|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Scaler_0:video_scaler_0|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_scaler_shrink.v(228) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(228): truncated value with size 32 to match size of target (10)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_shrink.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547561015023 "|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Scaler_0:video_scaler_0|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_Video_RGB_Resampler_0 de2_70:NiosII\|de2_70_Video_RGB_Resampler_0:video_rgb_resampler_0 " "Elaborating entity \"de2_70_Video_RGB_Resampler_0\" for hierarchy \"de2_70:NiosII\|de2_70_Video_RGB_Resampler_0:video_rgb_resampler_0\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "video_rgb_resampler_0" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 3819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015036 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a de2_70_Video_RGB_Resampler_0.v(125) " "Verilog HDL or VHDL warning at de2_70_Video_RGB_Resampler_0.v(125): object \"a\" assigned a value but never read" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_RGB_Resampler_0.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Video_RGB_Resampler_0.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1547561015036 "|DE2_70_D5M|de2_70:NiosII|de2_70_Video_RGB_Resampler_0:video_rgb_resampler_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 de2_70_Video_RGB_Resampler_0.v(162) " "Verilog HDL assignment warning at de2_70_Video_RGB_Resampler_0.v(162): truncated value with size 2 to match size of target (1)" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_RGB_Resampler_0.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Video_RGB_Resampler_0.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547561015037 "|DE2_70_D5M|de2_70:NiosII|de2_70_Video_RGB_Resampler_0:video_rgb_resampler_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_Video_DMA de2_70:NiosII\|de2_70_Video_DMA:video_dma " "Elaborating entity \"de2_70_Video_DMA\" for hierarchy \"de2_70:NiosII\|de2_70_Video_DMA:video_dma\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "video_dma" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 3835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015045 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 de2_70_Video_DMA.v(180) " "Verilog HDL assignment warning at de2_70_Video_DMA.v(180): truncated value with size 32 to match size of target (17)" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_DMA.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Video_DMA.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547561015046 "|DE2_70_D5M|de2_70:NiosII|de2_70_Video_DMA:video_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave de2_70:NiosII\|de2_70_Video_DMA:video_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"de2_70:NiosII\|de2_70_Video_DMA:video_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_DMA.v" "DMA_Control_Slave" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Video_DMA.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015059 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(147) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(147): truncated value with size 32 to match size of target (16)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_dma_control_slave.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547561015060 "|DE2_70_D5M|de2_70:NiosII|de2_70_Video_DMA:video_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(148) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(148): truncated value with size 32 to match size of target (16)" {  } { { "QSYS/de2_70/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_dma_control_slave.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547561015060 "|DE2_70_D5M|de2_70:NiosII|de2_70_Video_DMA:video_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_memory de2_70:NiosII\|de2_70_Video_DMA:video_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory " "Elaborating entity \"altera_up_video_dma_to_memory\" for hierarchy \"de2_70:NiosII\|de2_70_Video_DMA:video_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Video_DMA.v" "From_Stream_to_Memory" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Video_DMA.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_instruction_master_translator de2_70:NiosII\|de2_70_nios2_processor_instruction_master_translator:nios2_processor_instruction_master_translator " "Elaborating entity \"de2_70_nios2_processor_instruction_master_translator\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor_instruction_master_translator:nios2_processor_instruction_master_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "nios2_processor_instruction_master_translator" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 3856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015087 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response de2_70_nios2_processor_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_nios2_processor_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015088 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_instruction_master_translator:nios2_processor_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid de2_70_nios2_processor_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at de2_70_nios2_processor_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015088 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_instruction_master_translator:nios2_processor_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken de2_70_nios2_processor_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at de2_70_nios2_processor_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015089 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_instruction_master_translator:nios2_processor_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest de2_70_nios2_processor_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_nios2_processor_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015089 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_instruction_master_translator:nios2_processor_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2_70:NiosII\|de2_70_nios2_processor_instruction_master_translator:nios2_processor_instruction_master_translator\|altera_merlin_master_translator:nios2_processor_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor_instruction_master_translator:nios2_processor_instruction_master_translator\|altera_merlin_master_translator:nios2_processor_instruction_master_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" "nios2_processor_instruction_master_translator" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_data_master_translator de2_70:NiosII\|de2_70_nios2_processor_data_master_translator:nios2_processor_data_master_translator " "Elaborating entity \"de2_70_nios2_processor_data_master_translator\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor_data_master_translator:nios2_processor_data_master_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "nios2_processor_data_master_translator" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 3920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015117 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response de2_70_nios2_processor_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at de2_70_nios2_processor_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015118 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_data_master_translator:nios2_processor_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid de2_70_nios2_processor_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at de2_70_nios2_processor_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015118 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_data_master_translator:nios2_processor_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken de2_70_nios2_processor_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at de2_70_nios2_processor_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015119 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_data_master_translator:nios2_processor_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest de2_70_nios2_processor_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_nios2_processor_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015119 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_data_master_translator:nios2_processor_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2_70:NiosII\|de2_70_nios2_processor_data_master_translator:nios2_processor_data_master_translator\|altera_merlin_master_translator:nios2_processor_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor_data_master_translator:nios2_processor_data_master_translator\|altera_merlin_master_translator:nios2_processor_data_master_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" "nios2_processor_data_master_translator" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator de2_70:NiosII\|de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator " "Elaborating entity \"de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator\" for hierarchy \"de2_70:NiosII\|de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "pixel_buffer_dma_avalon_pixel_dma_master_translator" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 3984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015146 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015148 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd(66) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015148 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd(67) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015148 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015148 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2_70:NiosII\|de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator\|altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2_70:NiosII\|de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator\|altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" "pixel_buffer_dma_avalon_pixel_dma_master_translator" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_video_dma_avalon_dma_master_translator de2_70:NiosII\|de2_70_video_dma_avalon_dma_master_translator:video_dma_avalon_dma_master_translator " "Elaborating entity \"de2_70_video_dma_avalon_dma_master_translator\" for hierarchy \"de2_70:NiosII\|de2_70_video_dma_avalon_dma_master_translator:video_dma_avalon_dma_master_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "video_dma_avalon_dma_master_translator" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 4048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015174 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdata de2_70_video_dma_avalon_dma_master_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_video_dma_avalon_dma_master_translator.vhd(62): used implicit default value for signal \"av_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015176 "|DE2_70_D5M|de2_70:NiosII|de2_70_video_dma_avalon_dma_master_translator:video_dma_avalon_dma_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid de2_70_video_dma_avalon_dma_master_translator.vhd(63) " "VHDL Signal Declaration warning at de2_70_video_dma_avalon_dma_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015176 "|DE2_70_D5M|de2_70:NiosII|de2_70_video_dma_avalon_dma_master_translator:video_dma_avalon_dma_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response de2_70_video_dma_avalon_dma_master_translator.vhd(64) " "VHDL Signal Declaration warning at de2_70_video_dma_avalon_dma_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015176 "|DE2_70_D5M|de2_70:NiosII|de2_70_video_dma_avalon_dma_master_translator:video_dma_avalon_dma_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid de2_70_video_dma_avalon_dma_master_translator.vhd(66) " "VHDL Signal Declaration warning at de2_70_video_dma_avalon_dma_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015176 "|DE2_70_D5M|de2_70:NiosII|de2_70_video_dma_avalon_dma_master_translator:video_dma_avalon_dma_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken de2_70_video_dma_avalon_dma_master_translator.vhd(67) " "VHDL Signal Declaration warning at de2_70_video_dma_avalon_dma_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015176 "|DE2_70_D5M|de2_70:NiosII|de2_70_video_dma_avalon_dma_master_translator:video_dma_avalon_dma_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest de2_70_video_dma_avalon_dma_master_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_video_dma_avalon_dma_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015176 "|DE2_70_D5M|de2_70:NiosII|de2_70_video_dma_avalon_dma_master_translator:video_dma_avalon_dma_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2_70:NiosII\|de2_70_video_dma_avalon_dma_master_translator:video_dma_avalon_dma_master_translator\|altera_merlin_master_translator:video_dma_avalon_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2_70:NiosII\|de2_70_video_dma_avalon_dma_master_translator:video_dma_avalon_dma_master_translator\|altera_merlin_master_translator:video_dma_avalon_dma_master_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" "video_dma_avalon_dma_master_translator" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_video_dma_avalon_dma_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_jtag_debug_module_translator de2_70:NiosII\|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator " "Elaborating entity \"de2_70_nios2_processor_jtag_debug_module_translator\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "nios2_processor_jtag_debug_module_translator" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 4112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015203 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de2_70_nios2_processor_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015204 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de2_70_nios2_processor_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015205 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de2_70_nios2_processor_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015205 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect de2_70_nios2_processor_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015205 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken de2_70_nios2_processor_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015205 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de2_70_nios2_processor_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015205 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de2_70_nios2_processor_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015205 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de2_70_nios2_processor_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015205 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de2_70_nios2_processor_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015205 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de2_70_nios2_processor_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015206 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de2_70_nios2_processor_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015206 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2_70:NiosII\|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_processor_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor_jtag_debug_module_translator:nios2_processor_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_processor_jtag_debug_module_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" "nios2_processor_jtag_debug_module_translator" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_sdram_s1_translator de2_70:NiosII\|de2_70_sdram_s1_translator:sdram_s1_translator " "Elaborating entity \"de2_70_sdram_s1_translator\" for hierarchy \"de2_70:NiosII\|de2_70_sdram_s1_translator:sdram_s1_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "sdram_s1_translator" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 4180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015237 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de2_70_sdram_s1_translator.vhd(60) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(60): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015238 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de2_70_sdram_s1_translator.vhd(61) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(61): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015238 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de2_70_sdram_s1_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(62): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015238 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken de2_70_sdram_s1_translator.vhd(63) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015238 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess de2_70_sdram_s1_translator.vhd(64) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(64): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015238 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de2_70_sdram_s1_translator.vhd(65) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(65): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015239 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de2_70_sdram_s1_translator.vhd(66) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(66): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015239 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de2_70_sdram_s1_translator.vhd(68) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015239 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de2_70_sdram_s1_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015239 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de2_70_sdram_s1_translator.vhd(72) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015239 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de2_70_sdram_s1_translator.vhd(74) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015239 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator:sdram_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2_70:NiosII\|de2_70_sdram_s1_translator:sdram_s1_translator\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2_70:NiosII\|de2_70_sdram_s1_translator:sdram_s1_translator\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" "sdram_s1_translator" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_pixel_buffer_dma_avalon_control_slave_translator de2_70:NiosII\|de2_70_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator " "Elaborating entity \"de2_70_pixel_buffer_dma_avalon_control_slave_translator\" for hierarchy \"de2_70:NiosII\|de2_70_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "pixel_buffer_dma_avalon_control_slave_translator" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 4248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015265 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd(57): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015266 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd(58): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015266 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd(59): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015266 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd(60): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015266 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015267 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015267 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd(63) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015267 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd(64) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015267 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015267 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015267 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015267 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015268 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2_70:NiosII\|de2_70_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator\|altera_merlin_slave_translator:pixel_buffer_dma_avalon_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2_70:NiosII\|de2_70_pixel_buffer_dma_avalon_control_slave_translator:pixel_buffer_dma_avalon_control_slave_translator\|altera_merlin_slave_translator:pixel_buffer_dma_avalon_control_slave_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd" "pixel_buffer_dma_avalon_control_slave_translator" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_pixel_buffer_avalon_ssram_slave_translator de2_70:NiosII\|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator " "Elaborating entity \"de2_70_pixel_buffer_avalon_ssram_slave_translator\" for hierarchy \"de2_70:NiosII\|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "pixel_buffer_avalon_ssram_slave_translator" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 4316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015295 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(59) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015297 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(60) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015297 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(61) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015297 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015297 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(63) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015298 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(64) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(64): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015298 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(65) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(65): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015298 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(66) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(66): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015298 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(68) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015298 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015298 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(72) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015298 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(74) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015298 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2_70:NiosII\|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator\|altera_merlin_slave_translator:pixel_buffer_avalon_ssram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2_70:NiosII\|de2_70_pixel_buffer_avalon_ssram_slave_translator:pixel_buffer_avalon_ssram_slave_translator\|altera_merlin_slave_translator:pixel_buffer_avalon_ssram_slave_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" "pixel_buffer_avalon_ssram_slave_translator" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_avalon_ssram_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_timer_s1_translator de2_70:NiosII\|de2_70_timer_s1_translator:timer_s1_translator " "Elaborating entity \"de2_70_timer_s1_translator\" for hierarchy \"de2_70:NiosII\|de2_70_timer_s1_translator:timer_s1_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "timer_s1_translator" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 4384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015327 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de2_70_timer_s1_translator.vhd(56) " "VHDL Signal Declaration warning at de2_70_timer_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_timer_s1_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_timer_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015328 "|DE2_70_D5M|de2_70:NiosII|de2_70_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de2_70_timer_s1_translator.vhd(57) " "VHDL Signal Declaration warning at de2_70_timer_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_timer_s1_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_timer_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015328 "|DE2_70_D5M|de2_70:NiosII|de2_70_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de2_70_timer_s1_translator.vhd(58) " "VHDL Signal Declaration warning at de2_70_timer_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_timer_s1_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_timer_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015328 "|DE2_70_D5M|de2_70:NiosII|de2_70_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable de2_70_timer_s1_translator.vhd(59) " "VHDL Signal Declaration warning at de2_70_timer_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_timer_s1_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_timer_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015329 "|DE2_70_D5M|de2_70:NiosII|de2_70_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken de2_70_timer_s1_translator.vhd(60) " "VHDL Signal Declaration warning at de2_70_timer_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_timer_s1_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_timer_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015329 "|DE2_70_D5M|de2_70:NiosII|de2_70_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess de2_70_timer_s1_translator.vhd(61) " "VHDL Signal Declaration warning at de2_70_timer_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_timer_s1_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_timer_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015329 "|DE2_70_D5M|de2_70:NiosII|de2_70_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de2_70_timer_s1_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_timer_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_timer_s1_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_timer_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015329 "|DE2_70_D5M|de2_70:NiosII|de2_70_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de2_70_timer_s1_translator.vhd(63) " "VHDL Signal Declaration warning at de2_70_timer_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_timer_s1_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_timer_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015329 "|DE2_70_D5M|de2_70:NiosII|de2_70_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read de2_70_timer_s1_translator.vhd(64) " "VHDL Signal Declaration warning at de2_70_timer_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_timer_s1_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_timer_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015329 "|DE2_70_D5M|de2_70:NiosII|de2_70_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de2_70_timer_s1_translator.vhd(68) " "VHDL Signal Declaration warning at de2_70_timer_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_timer_s1_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_timer_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015329 "|DE2_70_D5M|de2_70:NiosII|de2_70_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de2_70_timer_s1_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_timer_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_timer_s1_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_timer_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015329 "|DE2_70_D5M|de2_70:NiosII|de2_70_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de2_70_timer_s1_translator.vhd(72) " "VHDL Signal Declaration warning at de2_70_timer_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_timer_s1_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_timer_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015330 "|DE2_70_D5M|de2_70:NiosII|de2_70_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de2_70_timer_s1_translator.vhd(74) " "VHDL Signal Declaration warning at de2_70_timer_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_timer_s1_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_timer_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015330 "|DE2_70_D5M|de2_70:NiosII|de2_70_timer_s1_translator:timer_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2_70:NiosII\|de2_70_timer_s1_translator:timer_s1_translator\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2_70:NiosII\|de2_70_timer_s1_translator:timer_s1_translator\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_timer_s1_translator.vhd" "timer_s1_translator" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_timer_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_jtag_uart_avalon_jtag_slave_translator de2_70:NiosII\|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"de2_70_jtag_uart_avalon_jtag_slave_translator\" for hierarchy \"de2_70:NiosII\|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 4452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015357 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015359 "|DE2_70_D5M|de2_70:NiosII|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015359 "|DE2_70_D5M|de2_70:NiosII|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015359 "|DE2_70_D5M|de2_70:NiosII|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015359 "|DE2_70_D5M|de2_70:NiosII|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015359 "|DE2_70_D5M|de2_70:NiosII|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015359 "|DE2_70_D5M|de2_70:NiosII|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015359 "|DE2_70_D5M|de2_70:NiosII|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015359 "|DE2_70_D5M|de2_70:NiosII|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015360 "|DE2_70_D5M|de2_70:NiosII|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015360 "|DE2_70_D5M|de2_70:NiosII|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015360 "|DE2_70_D5M|de2_70:NiosII|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at de2_70_jtag_uart_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015360 "|DE2_70_D5M|de2_70:NiosII|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2_70:NiosII\|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2_70:NiosII\|de2_70_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_jtag_uart_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_sysid_qsys_control_slave_translator de2_70:NiosII\|de2_70_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"de2_70_sysid_qsys_control_slave_translator\" for hierarchy \"de2_70:NiosII\|de2_70_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "sysid_qsys_control_slave_translator" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 4520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015389 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer de2_70_sysid_qsys_control_slave_translator.vhd(53) " "VHDL Signal Declaration warning at de2_70_sysid_qsys_control_slave_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015390 "|DE2_70_D5M|de2_70:NiosII|de2_70_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer de2_70_sysid_qsys_control_slave_translator.vhd(54) " "VHDL Signal Declaration warning at de2_70_sysid_qsys_control_slave_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015390 "|DE2_70_D5M|de2_70:NiosII|de2_70_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount de2_70_sysid_qsys_control_slave_translator.vhd(55) " "VHDL Signal Declaration warning at de2_70_sysid_qsys_control_slave_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015390 "|DE2_70_D5M|de2_70:NiosII|de2_70_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable de2_70_sysid_qsys_control_slave_translator.vhd(56) " "VHDL Signal Declaration warning at de2_70_sysid_qsys_control_slave_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015391 "|DE2_70_D5M|de2_70:NiosII|de2_70_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect de2_70_sysid_qsys_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at de2_70_sysid_qsys_control_slave_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015391 "|DE2_70_D5M|de2_70:NiosII|de2_70_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken de2_70_sysid_qsys_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at de2_70_sysid_qsys_control_slave_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015391 "|DE2_70_D5M|de2_70:NiosII|de2_70_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess de2_70_sysid_qsys_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at de2_70_sysid_qsys_control_slave_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015391 "|DE2_70_D5M|de2_70:NiosII|de2_70_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock de2_70_sysid_qsys_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at de2_70_sysid_qsys_control_slave_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015391 "|DE2_70_D5M|de2_70:NiosII|de2_70_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable de2_70_sysid_qsys_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at de2_70_sysid_qsys_control_slave_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015391 "|DE2_70_D5M|de2_70:NiosII|de2_70_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read de2_70_sysid_qsys_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at de2_70_sysid_qsys_control_slave_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015391 "|DE2_70_D5M|de2_70:NiosII|de2_70_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write de2_70_sysid_qsys_control_slave_translator.vhd(66) " "VHDL Signal Declaration warning at de2_70_sysid_qsys_control_slave_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015391 "|DE2_70_D5M|de2_70:NiosII|de2_70_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable de2_70_sysid_qsys_control_slave_translator.vhd(67) " "VHDL Signal Declaration warning at de2_70_sysid_qsys_control_slave_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015392 "|DE2_70_D5M|de2_70:NiosII|de2_70_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata de2_70_sysid_qsys_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at de2_70_sysid_qsys_control_slave_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015392 "|DE2_70_D5M|de2_70:NiosII|de2_70_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest de2_70_sysid_qsys_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at de2_70_sysid_qsys_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015392 "|DE2_70_D5M|de2_70:NiosII|de2_70_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response de2_70_sysid_qsys_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at de2_70_sysid_qsys_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015392 "|DE2_70_D5M|de2_70:NiosII|de2_70_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid de2_70_sysid_qsys_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at de2_70_sysid_qsys_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015392 "|DE2_70_D5M|de2_70:NiosII|de2_70_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2_70:NiosII\|de2_70_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2_70:NiosII\|de2_70_sysid_qsys_control_slave_translator:sysid_qsys_control_slave_translator\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" "sysid_qsys_control_slave_translator" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sysid_qsys_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent de2_70:NiosII\|de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:nios2_processor_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:nios2_processor_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "nios2_processor_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 4588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015423 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd(86) " "VHDL Signal Declaration warning at de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd(86): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015425 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:nios2_processor_instruction_master_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd(88) " "VHDL Signal Declaration warning at de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd(88): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015425 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:nios2_processor_instruction_master_translator_avalon_universal_master_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2_70:NiosII\|de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:nios2_processor_instruction_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:nios2_processor_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:nios2_processor_instruction_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:nios2_processor_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd" "nios2_processor_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent de2_70:NiosII\|de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:nios2_processor_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:nios2_processor_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "nios2_processor_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 4670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015456 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd(86) " "VHDL Signal Declaration warning at de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd(86): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015458 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:nios2_processor_data_master_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd(88) " "VHDL Signal Declaration warning at de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd(88): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015458 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:nios2_processor_data_master_translator_avalon_universal_master_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2_70:NiosII\|de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:nios2_processor_data_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:nios2_processor_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent:nios2_processor_data_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:nios2_processor_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd" "nios2_processor_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_instruction_master_translator_avalon_universal_master_0_agent.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent de2_70:NiosII\|de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\" for hierarchy \"de2_70:NiosII\|de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 4752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015489 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd(86) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd(86): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015491 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd(88) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd(88): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015491 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2_70:NiosII\|de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2_70:NiosII\|de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" "pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent de2_70:NiosII\|de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\" for hierarchy \"de2_70:NiosII\|de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 4834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015518 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd(86) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd(86): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015520 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd(88) " "VHDL Signal Declaration warning at de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd(88): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015520 "|DE2_70_D5M|de2_70:NiosII|de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2_70:NiosII\|de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2_70:NiosII\|de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent:video_dma_avalon_dma_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" "pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent de2_70:NiosII\|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 4916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015550 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015552 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de2_70:NiosII\|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de2_70:NiosII\|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo de2_70:NiosII\|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 4999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015613 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015614 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015614 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015614 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015615 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015615 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015615 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2_70:NiosII\|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_sdram_s1_translator_avalon_universal_slave_0_agent de2_70:NiosII\|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"de2_70_sdram_s1_translator_avalon_universal_slave_0_agent\" for hierarchy \"de2_70:NiosII\|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 5042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015661 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015663 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de2_70:NiosII\|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de2_70:NiosII\|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de2_70:NiosII\|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de2_70:NiosII\|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo de2_70:NiosII\|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"de2_70:NiosII\|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 5125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015740 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015741 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015741 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015742 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015742 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015742 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015742 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2_70:NiosII\|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2_70:NiosII\|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo de2_70:NiosII\|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\" for hierarchy \"de2_70:NiosII\|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 5168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015838 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015839 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015839 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015840 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015840 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015840 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_endofpacket de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47): used implicit default value for signal \"out_endofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015840 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015840 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_startofpacket de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49) " "VHDL Signal Declaration warning at de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49): used implicit default value for signal \"out_startofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015840 "|DE2_70_D5M|de2_70:NiosII|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2_70:NiosII\|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2_70:NiosII\|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo de2_70:NiosII\|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 5420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015890 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015892 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015892 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015892 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015892 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015893 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1547561015893 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2_70:NiosII\|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2_70:NiosII\|de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561015905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_addr_router de2_70:NiosII\|de2_70_addr_router:addr_router " "Elaborating entity \"de2_70_addr_router\" for hierarchy \"de2_70:NiosII\|de2_70_addr_router:addr_router\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "addr_router" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 5841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_addr_router_default_decode de2_70:NiosII\|de2_70_addr_router:addr_router\|de2_70_addr_router_default_decode:the_default_decode " "Elaborating entity \"de2_70_addr_router_default_decode\" for hierarchy \"de2_70:NiosII\|de2_70_addr_router:addr_router\|de2_70_addr_router_default_decode:the_default_decode\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" "the_default_decode" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_addr_router_001 de2_70:NiosII\|de2_70_addr_router_001:addr_router_001 " "Elaborating entity \"de2_70_addr_router_001\" for hierarchy \"de2_70:NiosII\|de2_70_addr_router_001:addr_router_001\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "addr_router_001" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 5858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_addr_router_001_default_decode de2_70:NiosII\|de2_70_addr_router_001:addr_router_001\|de2_70_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"de2_70_addr_router_001_default_decode\" for hierarchy \"de2_70:NiosII\|de2_70_addr_router_001:addr_router_001\|de2_70_addr_router_001_default_decode:the_default_decode\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" "the_default_decode" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_001.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_addr_router_002 de2_70:NiosII\|de2_70_addr_router_002:addr_router_002 " "Elaborating entity \"de2_70_addr_router_002\" for hierarchy \"de2_70:NiosII\|de2_70_addr_router_002:addr_router_002\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "addr_router_002" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 5875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_addr_router_002_default_decode de2_70:NiosII\|de2_70_addr_router_002:addr_router_002\|de2_70_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"de2_70_addr_router_002_default_decode\" for hierarchy \"de2_70:NiosII\|de2_70_addr_router_002:addr_router_002\|de2_70_addr_router_002_default_decode:the_default_decode\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_addr_router_002.sv" "the_default_decode" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_addr_router_002.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_id_router de2_70:NiosII\|de2_70_id_router:id_router " "Elaborating entity \"de2_70_id_router\" for hierarchy \"de2_70:NiosII\|de2_70_id_router:id_router\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "id_router" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 5909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_id_router_default_decode de2_70:NiosII\|de2_70_id_router:id_router\|de2_70_id_router_default_decode:the_default_decode " "Elaborating entity \"de2_70_id_router_default_decode\" for hierarchy \"de2_70:NiosII\|de2_70_id_router:id_router\|de2_70_id_router_default_decode:the_default_decode\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" "the_default_decode" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_id_router_001 de2_70:NiosII\|de2_70_id_router_001:id_router_001 " "Elaborating entity \"de2_70_id_router_001\" for hierarchy \"de2_70:NiosII\|de2_70_id_router_001:id_router_001\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "id_router_001" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 5926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_id_router_001_default_decode de2_70:NiosII\|de2_70_id_router_001:id_router_001\|de2_70_id_router_001_default_decode:the_default_decode " "Elaborating entity \"de2_70_id_router_001_default_decode\" for hierarchy \"de2_70:NiosII\|de2_70_id_router_001:id_router_001\|de2_70_id_router_001_default_decode:the_default_decode\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_001.sv" "the_default_decode" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_id_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_id_router_002 de2_70:NiosII\|de2_70_id_router_002:id_router_002 " "Elaborating entity \"de2_70_id_router_002\" for hierarchy \"de2_70:NiosII\|de2_70_id_router_002:id_router_002\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "id_router_002" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 5943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_id_router_002_default_decode de2_70:NiosII\|de2_70_id_router_002:id_router_002\|de2_70_id_router_002_default_decode:the_default_decode " "Elaborating entity \"de2_70_id_router_002_default_decode\" for hierarchy \"de2_70:NiosII\|de2_70_id_router_002:id_router_002\|de2_70_id_router_002_default_decode:the_default_decode\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_002.sv" "the_default_decode" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_id_router_003 de2_70:NiosII\|de2_70_id_router_003:id_router_003 " "Elaborating entity \"de2_70_id_router_003\" for hierarchy \"de2_70:NiosII\|de2_70_id_router_003:id_router_003\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "id_router_003" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 5960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_id_router_003_default_decode de2_70:NiosII\|de2_70_id_router_003:id_router_003\|de2_70_id_router_003_default_decode:the_default_decode " "Elaborating entity \"de2_70_id_router_003_default_decode\" for hierarchy \"de2_70:NiosII\|de2_70_id_router_003:id_router_003\|de2_70_id_router_003_default_decode:the_default_decode\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" "the_default_decode" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_limiter de2_70:NiosII\|de2_70_limiter:limiter " "Elaborating entity \"de2_70_limiter\" for hierarchy \"de2_70:NiosII\|de2_70_limiter:limiter\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "limiter" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 6028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter de2_70:NiosII\|de2_70_limiter:limiter\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"de2_70:NiosII\|de2_70_limiter:limiter\|altera_merlin_traffic_limiter:limiter\"" {  } { { "QSYS/de2_70/synthesis/de2_70_limiter.vhd" "limiter" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_limiter.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_limiter_002 de2_70:NiosII\|de2_70_limiter_002:limiter_002 " "Elaborating entity \"de2_70_limiter_002\" for hierarchy \"de2_70:NiosII\|de2_70_limiter_002:limiter_002\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "limiter_002" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 6122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter de2_70:NiosII\|de2_70_limiter_002:limiter_002\|altera_merlin_traffic_limiter:limiter_002 " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"de2_70:NiosII\|de2_70_limiter_002:limiter_002\|altera_merlin_traffic_limiter:limiter_002\"" {  } { { "QSYS/de2_70/synthesis/de2_70_limiter_002.vhd" "limiter_002" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_limiter_002.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter de2_70:NiosII\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"de2_70:NiosII\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "burst_adapter" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 6169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only de2_70:NiosII\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"de2_70:NiosII\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller de2_70:NiosII\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"de2_70:NiosII\|altera_reset_controller:rst_controller\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "rst_controller" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 6219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer de2_70:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"de2_70:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_cmd_xbar_demux de2_70:NiosII\|de2_70_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"de2_70_cmd_xbar_demux\" for hierarchy \"de2_70:NiosII\|de2_70_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "cmd_xbar_demux" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 6306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_cmd_xbar_demux_001 de2_70:NiosII\|de2_70_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"de2_70_cmd_xbar_demux_001\" for hierarchy \"de2_70:NiosII\|de2_70_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "cmd_xbar_demux_001" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 6330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_cmd_xbar_demux_002 de2_70:NiosII\|de2_70_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"de2_70_cmd_xbar_demux_002\" for hierarchy \"de2_70:NiosII\|de2_70_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "cmd_xbar_demux_002" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 6384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_cmd_xbar_demux_003 de2_70:NiosII\|de2_70_cmd_xbar_demux_003:cmd_xbar_demux_003 " "Elaborating entity \"de2_70_cmd_xbar_demux_003\" for hierarchy \"de2_70:NiosII\|de2_70_cmd_xbar_demux_003:cmd_xbar_demux_003\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "cmd_xbar_demux_003" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 6408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_cmd_xbar_mux de2_70:NiosII\|de2_70_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"de2_70_cmd_xbar_mux\" for hierarchy \"de2_70:NiosII\|de2_70_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "cmd_xbar_mux" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 6432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2_70:NiosII\|de2_70_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2_70:NiosII\|de2_70_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux.sv" "arb" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de2_70:NiosII\|de2_70_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de2_70:NiosII\|de2_70_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_cmd_xbar_mux_001 de2_70:NiosII\|de2_70_cmd_xbar_mux_001:cmd_xbar_mux_001 " "Elaborating entity \"de2_70_cmd_xbar_mux_001\" for hierarchy \"de2_70:NiosII\|de2_70_cmd_xbar_mux_001:cmd_xbar_mux_001\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "cmd_xbar_mux_001" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 6456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2_70:NiosII\|de2_70_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2_70:NiosII\|de2_70_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux_001.sv" "arb" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux_001.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de2_70:NiosII\|de2_70_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de2_70:NiosII\|de2_70_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_cmd_xbar_mux_003 de2_70:NiosII\|de2_70_cmd_xbar_mux_003:cmd_xbar_mux_003 " "Elaborating entity \"de2_70_cmd_xbar_mux_003\" for hierarchy \"de2_70:NiosII\|de2_70_cmd_xbar_mux_003:cmd_xbar_mux_003\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "cmd_xbar_mux_003" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 6492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2_70:NiosII\|de2_70_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2_70:NiosII\|de2_70_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux_003.sv" "arb" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_cmd_xbar_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de2_70:NiosII\|de2_70_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de2_70:NiosII\|de2_70_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_rsp_xbar_demux de2_70:NiosII\|de2_70_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"de2_70_rsp_xbar_demux\" for hierarchy \"de2_70:NiosII\|de2_70_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "rsp_xbar_demux" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 6522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_rsp_xbar_demux_001 de2_70:NiosII\|de2_70_rsp_xbar_demux_001:rsp_xbar_demux_001 " "Elaborating entity \"de2_70_rsp_xbar_demux_001\" for hierarchy \"de2_70:NiosII\|de2_70_rsp_xbar_demux_001:rsp_xbar_demux_001\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "rsp_xbar_demux_001" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 6546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_rsp_xbar_demux_002 de2_70:NiosII\|de2_70_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"de2_70_rsp_xbar_demux_002\" for hierarchy \"de2_70:NiosII\|de2_70_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "rsp_xbar_demux_002" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 6582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_rsp_xbar_demux_003 de2_70:NiosII\|de2_70_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"de2_70_rsp_xbar_demux_003\" for hierarchy \"de2_70:NiosII\|de2_70_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "rsp_xbar_demux_003" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 6600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_rsp_xbar_mux de2_70:NiosII\|de2_70_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"de2_70_rsp_xbar_mux\" for hierarchy \"de2_70:NiosII\|de2_70_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "rsp_xbar_mux" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 6684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2_70:NiosII\|de2_70_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2_70:NiosII\|de2_70_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_rsp_xbar_mux_001 de2_70:NiosII\|de2_70_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"de2_70_rsp_xbar_mux_001\" for hierarchy \"de2_70:NiosII\|de2_70_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "rsp_xbar_mux_001" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 6708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2_70:NiosII\|de2_70_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2_70:NiosII\|de2_70_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_rsp_xbar_mux_001.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de2_70:NiosII\|de2_70_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de2_70:NiosII\|de2_70_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_rsp_xbar_mux_002 de2_70:NiosII\|de2_70_rsp_xbar_mux_002:rsp_xbar_mux_002 " "Elaborating entity \"de2_70_rsp_xbar_mux_002\" for hierarchy \"de2_70:NiosII\|de2_70_rsp_xbar_mux_002:rsp_xbar_mux_002\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "rsp_xbar_mux_002" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 6762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_width_adapter de2_70:NiosII\|de2_70_width_adapter:width_adapter " "Elaborating entity \"de2_70_width_adapter\" for hierarchy \"de2_70:NiosII\|de2_70_width_adapter:width_adapter\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "width_adapter" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 6810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2_70:NiosII\|de2_70_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2_70:NiosII\|de2_70_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter\"" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter.vhd" "width_adapter" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_width_adapter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_width_adapter_002 de2_70:NiosII\|de2_70_width_adapter_002:width_adapter_002 " "Elaborating entity \"de2_70_width_adapter_002\" for hierarchy \"de2_70:NiosII\|de2_70_width_adapter_002:width_adapter_002\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "width_adapter_002" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 6930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2_70:NiosII\|de2_70_width_adapter_002:width_adapter_002\|altera_merlin_width_adapter:width_adapter_002 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2_70:NiosII\|de2_70_width_adapter_002:width_adapter_002\|altera_merlin_width_adapter:width_adapter_002\"" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter_002.vhd" "width_adapter_002" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_width_adapter_002.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de2_70:NiosII\|de2_70_width_adapter_002:width_adapter_002\|altera_merlin_width_adapter:width_adapter_002\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de2_70:NiosII\|de2_70_width_adapter_002:width_adapter_002\|altera_merlin_width_adapter:width_adapter_002\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_width_adapter_003 de2_70:NiosII\|de2_70_width_adapter_003:width_adapter_003 " "Elaborating entity \"de2_70_width_adapter_003\" for hierarchy \"de2_70:NiosII\|de2_70_width_adapter_003:width_adapter_003\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "width_adapter_003" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 6990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2_70:NiosII\|de2_70_width_adapter_003:width_adapter_003\|altera_merlin_width_adapter:width_adapter_003 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2_70:NiosII\|de2_70_width_adapter_003:width_adapter_003\|altera_merlin_width_adapter:width_adapter_003\"" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter_003.vhd" "width_adapter_003" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_width_adapter_003.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_width_adapter_006 de2_70:NiosII\|de2_70_width_adapter_006:width_adapter_006 " "Elaborating entity \"de2_70_width_adapter_006\" for hierarchy \"de2_70:NiosII\|de2_70_width_adapter_006:width_adapter_006\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "width_adapter_006" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 7170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2_70:NiosII\|de2_70_width_adapter_006:width_adapter_006\|altera_merlin_width_adapter:width_adapter_006 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2_70:NiosII\|de2_70_width_adapter_006:width_adapter_006\|altera_merlin_width_adapter:width_adapter_006\"" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter_006.vhd" "width_adapter_006" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_width_adapter_006.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016807 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1547561016817 "|DE2_70_D5M|de2_70:NiosII|de2_70_width_adapter_006:width_adapter_006|altera_merlin_width_adapter:width_adapter_006"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1547561016818 "|DE2_70_D5M|de2_70:NiosII|de2_70_width_adapter_006:width_adapter_006|altera_merlin_width_adapter:width_adapter_006"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1547561016818 "|DE2_70_D5M|de2_70:NiosII|de2_70_width_adapter_006:width_adapter_006|altera_merlin_width_adapter:width_adapter_006"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1547561016832 "|DE2_70_D5M|de2_70:NiosII|de2_70_width_adapter_006:width_adapter_006|altera_merlin_width_adapter:width_adapter_006"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_width_adapter_008 de2_70:NiosII\|de2_70_width_adapter_008:width_adapter_008 " "Elaborating entity \"de2_70_width_adapter_008\" for hierarchy \"de2_70:NiosII\|de2_70_width_adapter_008:width_adapter_008\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "width_adapter_008" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 7290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2_70:NiosII\|de2_70_width_adapter_008:width_adapter_008\|altera_merlin_width_adapter:width_adapter_008 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2_70:NiosII\|de2_70_width_adapter_008:width_adapter_008\|altera_merlin_width_adapter:width_adapter_008\"" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter_008.vhd" "width_adapter_008" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_width_adapter_008.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_width_adapter_010 de2_70:NiosII\|de2_70_width_adapter_010:width_adapter_010 " "Elaborating entity \"de2_70_width_adapter_010\" for hierarchy \"de2_70:NiosII\|de2_70_width_adapter_010:width_adapter_010\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "width_adapter_010" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 7410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2_70:NiosII\|de2_70_width_adapter_010:width_adapter_010\|altera_merlin_width_adapter:width_adapter_010 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2_70:NiosII\|de2_70_width_adapter_010:width_adapter_010\|altera_merlin_width_adapter:width_adapter_010\"" {  } { { "QSYS/de2_70/synthesis/de2_70_width_adapter_010.vhd" "width_adapter_010" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_width_adapter_010.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_70_irq_mapper de2_70:NiosII\|de2_70_irq_mapper:irq_mapper " "Elaborating entity \"de2_70_irq_mapper\" for hierarchy \"de2_70:NiosII\|de2_70_irq_mapper:irq_mapper\"" {  } { { "QSYS/de2_70/synthesis/de2_70.vhd" "irq_mapper" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 7530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561016978 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1547561018569 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1547561018570 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1547561018570 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1547561018570 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1547561018570 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1547561018570 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1547561018582 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1547561018582 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1547561018582 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1547561018583 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1547561018583 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1547561018583 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1547561018594 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1547561018594 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1547561018594 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1547561018595 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1547561018595 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1547561018595 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1547561018617 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1547561018617 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1547561018617 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1547561018617 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1547561018618 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70_nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1547561018618 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_de2_70_nios2_processor_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_de2_70_nios2_processor_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "the_de2_70_nios2_processor_nios2_oci_itrace" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 3509 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1547561018728 "|DE2_70_D5M|de2_70:NiosII|de2_70_nios2_processor:nios2_processor|de2_70_nios2_processor_nios2_oci:the_de2_70_nios2_processor_nios2_oci|de2_70_nios2_processor_nios2_oci_itrace:the_de2_70_nios2_processor_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_Clock_Signals.v" "DE_Clock_Generator_System" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Clock_Signals.v" 163 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1547561018814 "|DE2_70_D5M|de2_70:NiosII|de2_70_Clock_Signals:clock_signals|altpll:DE_Clock_Generator_System"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2_70:NiosII\|de2_70_Video_Scaler_1:video_scaler_1\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_md31:auto_generated\|a_dpfifo_9531:dpfifo\|altsyncram_hc81:FIFOram\|q_b\[9\] " "Synthesized away node \"de2_70:NiosII\|de2_70_Video_Scaler_1:video_scaler_1\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_md31:auto_generated\|a_dpfifo_9531:dpfifo\|altsyncram_hc81:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_hc81.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altsyncram_hc81.tdf" 307 2 0 } } { "db/a_dpfifo_9531.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/a_dpfifo_9531.tdf" 44 2 0 } } { "db/scfifo_md31.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/scfifo_md31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_Video_Scaler_1.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Video_Scaler_1.v" 191 0 0 } } { "QSYS/de2_70/synthesis/de2_70.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 3638 0 0 } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/VHDL/DE2_70_D5M.vhd" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561020153 "|DE2_70_D5M|de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_md31:auto_generated|a_dpfifo_9531:dpfifo|altsyncram_hc81:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|altsyncram_jc81:FIFOram\|q_b\[9\] " "Synthesized away node \"de2_70:NiosII\|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_vv91:auto_generated\|a_dpfifo_kn31:dpfifo\|altsyncram_jc81:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_jc81.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altsyncram_jc81.tdf" 307 2 0 } } { "db/a_dpfifo_kn31.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/a_dpfifo_kn31.tdf" 45 2 0 } } { "db/scfifo_vv91.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/scfifo_vv91.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Pixel_Buffer_DMA.v" 396 0 0 } } { "QSYS/de2_70/synthesis/de2_70.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 3580 0 0 } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/VHDL/DE2_70_D5M.vhd" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561020153 "|DE2_70_D5M|de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|altsyncram_jc81:FIFOram|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1547561020153 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1547561020153 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[1\] " "Synthesized away node \"de2_70:NiosII\|de2_70_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/altsyncram_7ku.tdf" 68 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_Dual_Clock_FIFO.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_Dual_Clock_FIFO.v" 174 0 0 } } { "QSYS/de2_70/synthesis/de2_70.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/de2_70.vhd" 3562 0 0 } } { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/VHDL/DE2_70_D5M.vhd" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561020153 "|DE2_70_D5M|de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1547561020153 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1547561020153 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "de2_70:NiosII\|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"de2_70:NiosII\|de2_70_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "QSYS/de2_70/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1547561023178 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1547561023178 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|Add18 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|Add18\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "Add18" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 8661 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561028273 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561028273 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561028273 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1547561028273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|lpm_add_sub:Add18 " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|lpm_add_sub:Add18\"" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 8661 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561028319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|lpm_add_sub:Add18 " "Instantiated megafunction \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|lpm_add_sub:Add18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561028319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561028319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561028319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561028319 ""}  } { { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 8661 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547561028319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ri " "Found entity 1: add_sub_8ri" {  } { { "db/add_sub_8ri.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/add_sub_8ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561028377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561028377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561028418 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561028419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561028419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561028419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561028419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561028419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561028419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561028419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561028419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561028419 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547561028419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1l01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1l01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1l01 " "Found entity 1: mult_1l01" {  } { { "db/mult_1l01.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/mult_1l01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561028474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561028474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561028501 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"de2_70:NiosII\|de2_70_nios2_processor:nios2_processor\|de2_70_nios2_processor_mult_cell:the_de2_70_nios2_processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561028501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561028501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561028501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561028501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561028501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561028501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561028501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561028501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547561028501 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547561028501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1s01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1s01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1s01 " "Found entity 1: mult_1s01" {  } { { "db/mult_1s01.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/mult_1s01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547561028556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547561028556 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "16 " "16 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1547561029717 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 440 -1 0 } } { "QSYS/de2_70/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 354 -1 0 } } { "QSYS/de2_70/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 348 -1 0 } } { "QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_sdram.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 5901 -1 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 5505 -1 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_jtag_uart.v" 393 -1 0 } } { "QSYS/de2_70/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 9306 -1 0 } } { "db/a_graycounter_f86.tdf" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/db/a_graycounter_f86.tdf" 37 2 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 5933 -1 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_nios2_processor.v" 990 -1 0 } } { "QSYS/de2_70/synthesis/submodules/de2_70_timer.v" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/QSYS/de2_70/synthesis/submodules/de2_70_timer.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1547561030153 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1547561030154 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_D5M_RESET_N VCC " "Pin \"GPIO_1_D5M_RESET_N\" is stuck at VCC" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/VHDL/DE2_70_D5M.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547561033519 "|DE2_70_D5M|GPIO_1_D5M_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_D5M_TRIGGER GND " "Pin \"GPIO_1_D5M_TRIGGER\" is stuck at GND" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/VHDL/DE2_70_D5M.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547561033519 "|DE2_70_D5M|GPIO_1_D5M_TRIGGER"} { "Warning" "WMLS_MLS_STUCK_PIN" "DE2_70_SRAM_ADSP_N VCC " "Pin \"DE2_70_SRAM_ADSP_N\" is stuck at VCC" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/VHDL/DE2_70_D5M.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547561033519 "|DE2_70_D5M|DE2_70_SRAM_ADSP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DE2_70_SRAM_ADV_N VCC " "Pin \"DE2_70_SRAM_ADV_N\" is stuck at VCC" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/VHDL/DE2_70_D5M.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547561033519 "|DE2_70_D5M|DE2_70_SRAM_ADV_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DE2_70_SRAM_GW_N VCC " "Pin \"DE2_70_SRAM_GW_N\" is stuck at VCC" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/VHDL/DE2_70_D5M.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547561033519 "|DE2_70_D5M|DE2_70_SRAM_GW_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DE2_70_VGA_OUT_SYNC GND " "Pin \"DE2_70_VGA_OUT_SYNC\" is stuck at GND" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/VHDL/DE2_70_D5M.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547561033519 "|DE2_70_D5M|DE2_70_VGA_OUT_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM0_CKE VCC " "Pin \"DRAM0_CKE\" is stuck at VCC" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/VHDL/DE2_70_D5M.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547561033519 "|DE2_70_D5M|DRAM0_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1547561033519 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "397 " "397 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1547561036572 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1547561036829 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1547561036829 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547561036900 "|DE2_70_D5M|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1547561036900 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/output_files/DE2_70_D5M.map.smsg " "Generated suppressed messages file C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/output_files/DE2_70_D5M.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1547561037625 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1547561039043 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561039043 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D5M_STROBE " "No output dependent on input pin \"GPIO_1_D5M_STROBE\"" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/VHDL/DE2_70_D5M.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561039809 "|DE2_70_D5M|GPIO_1_D5M_STROBE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DE2_70_VIDEOIN_PIXEL_CLK_RESET " "No output dependent on input pin \"DE2_70_VIDEOIN_PIXEL_CLK_RESET\"" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/VHDL/DE2_70_D5M.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561039809 "|DE2_70_D5M|DE2_70_VIDEOIN_PIXEL_CLK_RESET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DE2_70_VIDEOIN_PIXEL_DATA\[0\] " "No output dependent on input pin \"DE2_70_VIDEOIN_PIXEL_DATA\[0\]\"" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/VHDL/DE2_70_D5M.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561039809 "|DE2_70_D5M|DE2_70_VIDEOIN_PIXEL_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DE2_70_VIDEOIN_PIXEL_DATA\[1\] " "No output dependent on input pin \"DE2_70_VIDEOIN_PIXEL_DATA\[1\]\"" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/VHDL/DE2_70_D5M.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561039809 "|DE2_70_D5M|DE2_70_VIDEOIN_PIXEL_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DE2_70_VIDEOIN_PIXEL_DATA\[2\] " "No output dependent on input pin \"DE2_70_VIDEOIN_PIXEL_DATA\[2\]\"" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/VHDL/DE2_70_D5M.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561039809 "|DE2_70_D5M|DE2_70_VIDEOIN_PIXEL_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DE2_70_VIDEOIN_PIXEL_DATA\[3\] " "No output dependent on input pin \"DE2_70_VIDEOIN_PIXEL_DATA\[3\]\"" {  } { { "VHDL/DE2_70_D5M.vhd" "" { Text "C:/Users/Takeshi/Documents/GitHub/DE2_70_NIOS_VIOLA-JONES/VHDL/DE2_70_D5M.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547561039809 "|DE2_70_D5M|DE2_70_VIDEOIN_PIXEL_DATA[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1547561039809 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7366 " "Implemented 7366 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1547561039810 ""} { "Info" "ICUT_CUT_TM_OPINS" "95 " "Implemented 95 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1547561039810 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "53 " "Implemented 53 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1547561039810 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6869 " "Implemented 6869 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1547561039810 ""} { "Info" "ICUT_CUT_TM_RAMS" "322 " "Implemented 322 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1547561039810 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1547561039810 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1547561039810 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1547561039810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 237 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 237 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "692 " "Peak virtual memory: 692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1547561039926 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 15 11:03:59 2019 " "Processing ended: Tue Jan 15 11:03:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1547561039926 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1547561039926 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1547561039926 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1547561039926 ""}
