[["Fast test generation for sequential circuits.", ["Todd P. Kelsey", "Kewal K. Saluja"], "https://doi.org/10.1109/ICCAD.1989.76889", 3], ["A powerful global router: based on Steiner min-max trees.", ["Charles C. Chiang", "Majid Sarrafzadeh", "Chak-Kuen Wong"], "https://doi.org/10.1109/ICCAD.1989.76892", 4], ["Constructing the optimal rectilinear Steiner tree derivable from a minimum spanning tree.", ["Jan-Ming Ho", "Gopalakrishnan Vijayan", "Chak-Kuen Wong"], "https://doi.org/10.1109/ICCAD.1989.76893", 4], ["A minimum separation algorithm for river routing with bounded number of jogs.", ["Andranik Mirzaian"], "https://doi.org/10.1109/ICCAD.1989.76894", 4], ["Module assignment and interconnect sharing in register-transfer synthesis of pipelined data paths.", ["Nohbyung Park", "Fadi J. Kurdahi"], "https://doi.org/10.1109/ICCAD.1989.76895", 4], ["A new integer linear programming formulation for the scheduling problem in data path synthesis.", ["Jiahn-Humg Lee", "Yu-Chin Hsu", "Youn-Long Lin"], "https://doi.org/10.1109/ICCAD.1989.76896", 4], ["Scheduling and hardware sharing in pipelined data paths.", ["Ki Soo Hwang", "Albert E. Casavant", "Ching-Tang Chang", "Manuel A. dAbreu"], "https://doi.org/10.1109/ICCAD.1989.76897", 4], ["Automating the diagnosis and the rectification of design errors with PRIAM.", ["Jean Christophe Madre", "Olivier Coudert", "Jean-Paul Billon"], "https://doi.org/10.1109/ICCAD.1989.76898", 4], ["Accurate logic simulation in the presence of unknowns.", ["Susheel J. Chandra", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.1989.76899", 4], ["Restricted symbolic evaluation is fast and useful.", ["J. Lawrence Carter", "Barry K. Rosen", "Gordon L. Smith", "Vijay Pitchumani"], "https://doi.org/10.1109/ICCAD.1989.76900", 4], ["CRACKER: a general area router based on stepwise reshaping.", ["Sabih H. Gerez", "Otto E. Herrmann"], "https://doi.org/10.1109/ICCAD.1989.76901", 4], ["AGAR: a single-layer router for gate array cell generation.", ["Mark A. Mostow"], "https://doi.org/10.1109/ICCAD.1989.76902", 4], ["A new approach to sea-of-gates global routing.", ["Tai-Ming Parng", "Ren-Song Tsay"], "https://doi.org/10.1109/ICCAD.1989.76903", 4], ["Manual rescheduling and incremental repair of register-level datapaths.", ["David W. Knapp"], "https://doi.org/10.1109/ICCAD.1989.76904", 4], ["A resource sharing and control synthesis method for conditional branches.", ["Kazutoshi Wakabayashi", "Takeshi Yoshimura"], "https://doi.org/10.1109/ICCAD.1989.76905", 4], ["A logic synthesis system for VHDL design descriptions.", ["Thomas E. Dillinger", "Kathy M. McCarthy", "Thomas A. Mosher", "Dale R. Neumann", "Randall A. Schmidt"], "https://doi.org/10.1109/ICCAD.1989.76906", 4], ["A timing model for static CMOS gates.", ["Hau-Yung Chen", "Santanu Dutta"], "https://doi.org/10.1109/ICCAD.1989.76907", 4], ["An accurate timing model for fault simulation in MOS circuits.", ["Sungho Kim", "Prithviraj Banerjee"], "https://doi.org/10.1109/ICCAD.1989.76908", 4], ["Event-EMU: an event driven timing simulator for MOS VLSI circuits.", ["Bryan D. Ackland", "Robert A. Clark"], "https://doi.org/10.1109/ICCAD.1989.76909", 4], ["Automatic mixed-mode timing simulation.", ["David Overhauser", "Ibrahim N. Hajj", "Yi-Fan Hsu"], "https://doi.org/10.1109/ICCAD.1989.76910", 4], ["Global refinement for building block layout.", ["Ying-Meng Li", "Pushan Tang"], "https://doi.org/10.1109/ICCAD.1989.76911", 4], ["Timing driven placement.", ["Malgorzata Marek-Sadowska", "Shen Lin"], "https://doi.org/10.1109/ICCAD.1989.76912", 4], ["Combining partitioning and global routing in sea-of-cells design.", ["Bernhard Korte", "Hans Jurgen Promel", "Angelika Steger"], "https://doi.org/10.1109/ICCAD.1989.76913", 4], ["Layout methods for digital optical computing.", ["Miles Murdocca"], "https://doi.org/10.1109/ICCAD.1989.76914", 4], ["Definition and assignment of complex data-paths suited for high throughput applications.", ["Stefaan Note", "Francky Catthoor", "Jef L. van Meerbergen", "Hugo De Man"], "https://doi.org/10.1109/ICCAD.1989.76915", 4], ["Tree-height minimization in pipelined architectures.", ["Richard I. Hartley", "Albert E. Casavant"], "https://doi.org/10.1109/ICCAD.1989.76916", 4], ["Synthesis of address generators.", ["Douglas M. Grant", "Peter B. Denyer", "I. Finlay"], "https://doi.org/10.1109/ICCAD.1989.76917", 4], ["Timing models in VAL/VHDL.", ["Larry M. Augustin"], "https://doi.org/10.1109/ICCAD.1989.76918", 4], ["On the computation of the ranges of detected delay fault sizes.", ["Ankan K. Pramanick", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1989.76919", 4], ["A bounded delay race model.", ["Carl-Johan H. Seger"], "https://doi.org/10.1109/ICCAD.1989.76920", 4], ["Two-dimensional compaction for placement refinement.", ["Xiao-Ming Xiong"], "https://doi.org/10.1109/ICCAD.1989.76921", 4], ["A custom cell generation system for double-metal CMOS technology.", ["P. Gee", "Ibrahim N. Hajj", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.1989.76922", 4], ["An O(n log n) algorithm for 1-D tile compaction.", ["Richard Anderson", "Simon Kahan", "Martine D. F. Schlag"], "https://doi.org/10.1109/ICCAD.1989.76923", 4], ["An efficient algorithm for layout compaction problem with symmetry constraints.", ["R. Okuda", "Takashi Sato", "Hidetoshi Onodera", "K. Tamariu"], "https://doi.org/10.1109/ICCAD.1989.76924", 4], ["Layout-driven test generation.", ["Phil Nigh", "Wojciech Maly"], "https://doi.org/10.1109/ICCAD.1989.76925", 4], ["Optimal granularity of test generation in a distributed system.", ["Hideo Fujiwara", "Tomoo Inoue"], "https://doi.org/10.1109/ICCAD.1989.76926", 4], ["The critical path for multiple faults.", ["Samy Makar", "Edward J. McCluskey"], "https://doi.org/10.1109/ICCAD.1989.76927", 4], ["High performance test generation for accurate defect models in CMOS gate array technology.", ["Hector R. Sucar", "Susheel J. Chandra", "David J. Wharton"], "https://doi.org/10.1109/ICCAD.1989.76928", 4], ["Uninterpreted modeling using the VHSIC hardware description language (VHDL).", ["F. T. Hady", "James H. Aylor", "Ronald D. Williams", "Ronald Waxman"], "https://doi.org/10.1109/ICCAD.1989.76929", 4], ["Mixed-mode simulation of compiled VHDL programs.", ["Ramon D. Acosta", "Steven P. Smith", "J. Larson"], "https://doi.org/10.1109/ICCAD.1989.76930", 4], ["Switch-level VHDL descriptions.", ["Alec G. Stanculescu", "Andy S. Tsay", "Alex N. D. Zamfirescu", "D. L. Perry"], "https://doi.org/10.1109/ICCAD.1989.76931", 4], ["VHDL modeling for analog-digital hardware designs (VHSIS hardware description language).", ["Balsha R. Stanisic", "Mark W. Brown"], "https://doi.org/10.1109/ICCAD.1989.76932", 4], ["An efficient method for parametric yield optimization of MOS integrated circuits.", ["Tat-Kwan Yu", "Sung-Mo Kang", "Jerome Sacks", "William J. Welch"], "https://doi.org/10.1109/ICCAD.1989.76933", 4], ["A new methodology for the design centering of IC fabrication processes.", ["K. K. Low", "Stephen W. Director"], "https://doi.org/10.1109/ICCAD.1989.76934", 4], ["Statistical bipolar circuit design using MSTAT.", ["Nicolas Salamina", "Mark R. Rencher"], "https://doi.org/10.1109/ICCAD.1989.76935", 4], ["Computation of bus current variance for reliability estimation of VLSI circuits.", ["Farid N. Najm", "Ibrahim N. Hajj", "Ping Yang"], "https://doi.org/10.1109/ICCAD.1989.76936", 4], ["Boolean minimization and algebraic factorization procedures for fully testable sequential machines.", ["Srinivas Devadas", "Kurt Keutzer"], "https://doi.org/10.1109/ICCAD.1989.76937", 4], ["State assignment for initializable synthesis (gate level analysis).", ["Kwang-Ting Cheng", "Vishwani D. Agrawal"], "https://doi.org/10.1109/ICCAD.1989.76938", 4], ["Optimum and heuristic algorithms for finite state machine decomposition and partitioning.", ["Pranav Ashar", "Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1109/ICCAD.1989.76939", 4], ["State assignment for multilevel logic using dynamic literal estimation.", ["Michael Bolotski", "Daniel Camporese", "Rod Barman"], "https://doi.org/10.1109/ICCAD.1989.76940", 4], ["An approach for the yield enhancement of programmable gate arrays.", ["Vijay P. Kumar", "Anton T. Dahbura", "Fred Fischer", "Patrick Juola"], "https://doi.org/10.1109/ICCAD.1989.76941", 4], ["A novel reconfiguration scheme for 2-D processor arrays.", ["Phill K. Rhee", "Jung Hwan Kim", "Hee Y. Youn"], "https://doi.org/10.1109/ICCAD.1989.76942", 4], ["Fault detection and location in reconfigurable VLSI arrays.", ["Kuochen Wang", "Sy-Yen Kuo"], "https://doi.org/10.1109/ICCAD.1989.76943", 4], ["Optimal wafer probe testing and diagnosis of k-out-of-n structures.", ["Ming-Feng Chang", "Weiping Shi", "W. Kent Fuchs"], "https://doi.org/10.1109/ICCAD.1989.76944", 4], ["A table look-up model using a 3-D isoparametric shape function with improved convergency.", ["Dae-Hyung Cho", "Tae-Han Kim", "Jeong-Taek Kong"], "https://doi.org/10.1109/ICCAD.1989.76945", 4], ["Piecewise approximate circuit simulation.", ["Chandramouli Visweswariah", "Ronald A. Rohrer"], "https://doi.org/10.1109/ICCAD.1989.76946", 4], ["SPECS simulation validation with efficient transient sensitivity computation.", ["Tuyen V. Nguyen", "Peter Feldmann", "Stephen W. Director", "Ronald A. Rohrer"], "https://doi.org/10.1109/ICCAD.1989.76947", 4], ["Thermal analysis in SPICE.", ["Rao Prakash Pokala", "Dileep A. Divekar"], "https://doi.org/10.1109/ICCAD.1989.76948", 4], ["Translating concurrent programs into delay-insensitive circuits.", ["Erik Brunvand", "Robert F. Sproull"], "https://doi.org/10.1109/ICCAD.1989.76949", 4], ["Practicality of state-machine verification of speed-independent circuits.", ["Steven M. Nowick", "David L. Dill"], "https://doi.org/10.1109/ICCAD.1989.76950", 4], ["Inserting active delay elements to achieve wave pipelining.", ["Derek C. Wong", "Giovanni De Micheli", "Michael J. Flynn"], "https://doi.org/10.1109/ICCAD.1989.76951", 4], ["A data model and architecture for VLSI/CAD databases.", ["Anoop Singhal", "Nishit P. Parikh", "Debaprosad Dutt", "Chi-Yuan Lo"], "https://doi.org/10.1109/ICCAD.1989.76952", 4], ["SLIP: a software environment for system level interactive partitioning.", ["Mark Beardslee", "Chuck Kring", "Rajeev Murgai", "Hamid Savoj", "Robert K. Brayton", "A. Richard Newton"], "https://doi.org/10.1109/ICCAD.1989.76953", 4], ["A data management interface as part of the framework of an integrated VLSI-design system.", ["Ernst Siepmann"], "https://doi.org/10.1109/ICCAD.1989.76954", 4], ["DEC's engineering to manufacturing BRIDGE system based on the D-BUS architecture.", ["R. J. Bonneau"], "https://doi.org/10.1109/ICCAD.1989.76955", 4], ["Optimal layout via Boolean satisfiability.", ["Srinivas Devadas"], "https://doi.org/10.1109/ICCAD.1989.76956", 4], ["Towards efficient hierarchical designs by ratio cut partitioning.", ["Yen-Chuen A. Wei", "Chung-Kuan Cheng"], "https://doi.org/10.1109/ICCAD.1989.76957", 4], ["Pin assignment with global routing.", ["Jason Cong"], "https://doi.org/10.1109/ICCAD.1989.76958", 4], ["On optimal extraction of combinational logic and don't care sets from hardware description languages.", ["Glenn Colon-Bonet", "Eric M. Schwarz", "D. G. Bostick", "Gary D. Hachtel", "Michael R. Lightner"], "https://doi.org/10.1109/ICCAD.1989.76959", 4], ["PLA decomposition with generalized decoders.", ["Seiyang Yang", "Maciej J. Ciesielski"], "https://doi.org/10.1109/ICCAD.1989.76960", 4], ["An exact minimizer for Boolean relations.", ["Robert K. Brayton", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1989.76961", 4], ["WireLisp: combining graphics and procedures in a circuit specification language.", ["Carl Ebeling", "Zhanbing Wu"], "https://doi.org/10.1109/ICCAD.1989.76962", 4], ["Fast incremental netlist compilation of hierarchical schematics.", ["Larry G. Jones"], "https://doi.org/10.1109/ICCAD.1989.76963", 4], ["Structure optimization in logic schematic generation.", ["Tsung D. Lee", "Lawrence P. McNamee"], "https://doi.org/10.1109/ICCAD.1989.76964", 4], ["A new approach to optimal cell synthesis.", ["Jan Madsen"], "https://doi.org/10.1109/ICCAD.1989.76965", 4], ["CLEO: a CMOS layout generator.", ["Antun Domic", "Samuel Levitin", "Nathan Phillips", "Channeary Thai", "Thomas R. Shiple", "Dilip Bhavsar", "Clint Bissel"], "https://doi.org/10.1109/ICCAD.1989.76966", 4], ["An optimal transistor-chaining algorithm for CMOS cell layout.", ["Chi-Yi Hwang", "Yung-Ching Hsieh", "Youn-Long Lin", "Yu-Chin Hsu"], "https://doi.org/10.1109/ICCAD.1989.76967", 4], ["CETUS-a versatile custom cell synthesizer.", ["P. K. Sun"], "https://doi.org/10.1109/ICCAD.1989.76968", 4], ["Design of sequential machines for efficient test generation.", ["Kwang-Ting Cheng", "Vishwani D. Agrawal"], "https://doi.org/10.1109/ICCAD.1989.76969", 4], ["Test generation for highly sequential circuits.", ["Abhijit Ghosh", "Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1109/ICCAD.1989.76970", 4], ["FACT-a testability analysis methodology.", ["Thirumalai Sridhar"], "https://doi.org/10.1109/ICCAD.1989.76971", 4], ["Analogue circuit optimization in a graphical environment.", ["P. J. Rankin", "J. M. Siemensma"], "https://doi.org/10.1109/ICCAD.1989.76972", 4], ["A manufacturing-oriented environment for synthesis of fabrication processes.", ["John S. Wenstrand", "Hiroshi Iwai", "Robert W. Dutton"], "https://doi.org/10.1109/ICCAD.1989.76973", 4], ["Yoda: a framework for the conceptual design VLSI systems.", ["Allen M. Dewey", "Stephen W. Director"], "https://doi.org/10.1109/ICCAD.1989.76974", 4], ["The EVE VLSI information management environment.", ["Hamideh Afsarmanesh", "Esther Brotoatmodjo", "Kwang June Byeon", "Alice C. Parker"], "https://doi.org/10.1109/ICCAD.1989.76975", 4], ["Interconnection length estimation for optimized standard cell layouts.", ["Massoud Pedram", "Bryan Preas"], "https://doi.org/10.1109/ICCAD.1989.76976", 4], ["Early matching of system requirements and package capabilities.", ["David P. LaPotin", "Y.-H. Chen"], "https://doi.org/10.1109/ICCAD.1989.76977", 4], ["A clock distribution scheme for nonsymmetric VLSI circuits.", ["Parameswaran Ramanathan", "Kang G. Shin"], "https://doi.org/10.1109/ICCAD.1989.76978", 4], ["A Newton waveform relaxation algorithm for circuit simulation.", ["Donald J. Erdman", "Donald J. Rose"], "https://doi.org/10.1109/ICCAD.1989.76979", 4], ["PGS and PLUCGS-two new matrix solution techniques for general circuit simulation.", ["Richard Burch", "Kartikeya Mayaram", "Jue-Hsien Chern", "Ping Yang", "Paul F. Cox"], "https://doi.org/10.1109/ICCAD.1989.76980", 4], ["Waveform relaxation for transient simulation of two-dimensional MOS devices.", ["Mark W. Reichelt", "Jacob K. White", "Jonathan Allen"], "https://doi.org/10.1109/ICCAD.1989.76981", 4], ["Synthesis of delay fault testable combinational logic.", ["Kaushik Roy", "Jacob A. Abraham", "Kaushik De", "Stephen L. Lusky"], "https://doi.org/10.1109/ICCAD.1989.76982", 4], ["On properties of algebraic transformation and the multifault testability of multilevel logic.", ["Gary D. Hachtel", "Reily M. Jacoby", "Kurt Keutzer", "Christopher R. Morrison"], "https://doi.org/10.1109/ICCAD.1989.76983", 4], ["Consistency and observability invariance in multi-level logic synthesis.", ["Patrick C. McGeer", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1989.76984", 4], ["An efficient channel routing algorithm for defective arrays.", ["Hee Yong Youn", "Adit D. Singh"], "https://doi.org/10.1109/ICCAD.1989.76985", 4], ["Routing using a pyramid data structure.", ["Youn-Long Lin", "Yu-Chin Hsu", "Fur-Shing Tsai"], "https://doi.org/10.1109/ICCAD.1989.76986", 4], ["HAM-a hardware accelerator for multi-layer wire routing.", ["Raja Venkateswaran", "Pinaki Mazumder"], "https://doi.org/10.1109/ICCAD.1989.76987", 4], ["FDT-a design tool for switched capacitor filters.", ["Sattam Dasgupta", "Mahesh Mehendale", "V. R. Sudershan", "Rajeev Jain", "Nagaraj Subramanyam", "James Hochschild"], "https://doi.org/10.1109/ICCAD.1989.76988", 4], ["LADIES: an automatic layout system for analog LSI's.", ["Masato Mogaki", "Naoki Kato", "Youko Chikami", "Naoyuki Yamada", "Yasuhiro Kobayashi"], "https://doi.org/10.1109/ICCAD.1989.76989", 4], ["Functional comparison of logic designs for VLSI circuits.", ["C. Leonard Berman", "Louise Trevillyan"], "https://doi.org/10.1109/ICCAD.1989.76990", 4], ["Specification and verification of VLSI systems.", ["Asher Wilk", "Amir Pnueli"], "https://doi.org/10.1109/ICCAD.1989.76991", 4], ["Dynamic redundancy identification in automatic test generation.", ["Miron Abramovici", "David T. Miller", "Rabindra K. Roy"], "https://doi.org/10.1109/ICCAD.1989.76992", 4], ["FANHAT: fanout oriented hierarchical automatic test generation system.", ["Hyoung B. Min", "William A. Rogers", "Hwei-Tsu Ann Luh"], "https://doi.org/10.1109/ICCAD.1989.76993", 4], ["Exact critical path tracing fault simulation on massively parallel processor AAP2.", ["Y. Kitamura"], "https://doi.org/10.1109/ICCAD.1989.76994", 4], ["High-speed compiled-code simulation of transition faults.", ["Manfred Geilert"], "https://doi.org/10.1109/ICCAD.1989.76995", 4], ["An algorithm for hierarchical floorplan design.", ["D. F. Wong", "Khe-Sing The"], "https://doi.org/10.1109/ICCAD.1989.76996", 4], ["Constrained floorplan design for flexible blocks.", ["Sai-keung Dong", "Jason Cong", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1989.76997", 4], ["Multi-terrain partitioning and floor-planning for data-path chip (microprocessor) layout.", ["Wing K. Luk", "Alvar A. Dean", "John W. Mathews"], "https://doi.org/10.1109/ICCAD.1989.76998", 4], ["Hierarchical compiled event-driven logic simulation.", ["David M. Lewis"], "https://doi.org/10.1109/ICCAD.1989.76999", 4], ["A model for comparing synchronization strategies for parallel logic-level simulation.", ["Mary L. Bailey", "Lawrence Snyder"], "https://doi.org/10.1109/ICCAD.1989.77000", 4], ["Portable parallel logic and fault simulation.", ["Robert B. Mueller-Thuns", "Daniel G. Saab", "Robert F. Damiano", "Jacob A. Abraham"], "https://doi.org/10.1109/ICCAD.1989.77001", 4], ["Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation.", ["Peter R. OBrien", "Thomas L. Savarino"], "https://doi.org/10.1109/ICCAD.1989.77002", 4], ["Modeling uncertainty in RC timing analysis.", ["Cheryl Harkness", "Daniel P. Lopresti"], "https://doi.org/10.1109/ICCAD.1989.77003", 4], ["Critical path issue in VLSI design.", ["Habib Youssef", "Eugene Shragowitz", "Lionel Bening"], "https://doi.org/10.1109/ICCAD.1989.77004", 4], ["PACE2: an improved parallel VLSI extractor with parameter extraction.", ["Krishna P. Belkhale", "Prithviraj Banerjee"], "https://doi.org/10.1109/ICCAD.1989.77005", 4], ["C3DSTAR: a 3D wiring capacitance calculator.", ["James Janak", "David D. Ling", "Hao-Ming Huang"], "https://doi.org/10.1109/ICCAD.1989.77006", 4], ["The Stickizer: a layout to symbolic converter.", ["Jean-Claude Dufourd"], "https://doi.org/10.1109/ICCAD.1989.77007", 4], ["A layout defect-sensitivity extractor.", ["Jose Pineda de Gyvez", "Jochen A. G. Jess"], "https://doi.org/10.1109/ICCAD.1989.77008", 4], ["Fast two-level logic minimizers for multi-level logic synthesis.", ["Hamid Savoj", "Abdul A. Malik", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1989.77009", 4], ["New ATPG techniques for logic optimization.", ["Reily M. Jacoby", "P. Moceyunas", "Hyunwoo Cho", "Gary D. Hachtel"], "https://doi.org/10.1109/ICCAD.1989.77010", 4], ["SYLON-DREAM: a multi-level network synthesizer.", ["Kuang-Chien Chen", "Saburo Muroga"], "https://doi.org/10.1109/ICCAD.1989.77011", 4], ["Multi-level logic optimization using binary decision diagrams.", ["Yusuke Matsunaga", "Masahiro Fujita"], "https://doi.org/10.1109/ICCAD.1989.77012", 4], ["TIGER: testability insertion guidance expert system.", ["Magdy S. Abadir"], "https://doi.org/10.1109/ICCAD.1989.77013", 4], ["Fault detection in a testable PLA with low overhead for production testing.", ["Yi-Nan Shen", "Fabrizio Lombardi"], "https://doi.org/10.1109/ICCAD.1989.77014", 4], ["Arithmetic and galois checksums.", ["Nirmal R. Saxena", "Edward J. McCluskey"], "https://doi.org/10.1109/ICCAD.1989.77015", 4], ["A diagnosis method using pseudo-random vectors without intermediate signatures.", ["Robert C. Aitken", "Vinod K. Agarwal"], "https://doi.org/10.1109/ICCAD.1989.77016", 4]]