{COMPONENT S:\GITHUB\6309 UNLEASHED STEP-BY-STEP\PLD\CLK.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Mon Apr 07 07:24:30 2025 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P CLK_DIV1 {Pt "INPUT"}{Lq 0}{Ploc 100 240}}
   {P CLK_DIV2 {Pt "INPUT"}{Lq 0}{Ploc 100 200}}
   {P CLK_DIV4 {Pt "INPUT"}{Lq 0}{Ploc 100 180}}
   {P CLK2 {Pt "INPUT"}{Lq 0}{Ploc 100 160}}
   {P E {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P R_W {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P RESET' {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P SPEEDREG' {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P ROMDIS' {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P MREQ' {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P SPD_LED_ {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P RAMOE' {Pt "I/O"}{Lq 0}{Ploc 350 20}}
   {P ROMCS' {Pt "I/O"}{Lq 0}{Ploc 350 40}}
   {P SPD_LED {Pt "I/O"}{Lq 0}{Ploc 350 60}}
   {P SPD_LE {Pt "I/O"}{Lq 0}{Ploc 350 80}}
   {P HALT' {Pt "I/O"}{Lq 0}{Ploc 350 100}}
   {P D1 {Pt "I/O"}{Lq 0}{Ploc 350 120}}
   {P D0 {Pt "I/O"}{Lq 0}{Ploc 350 140}}
   {P CPUCLK {Pt "I/O"}{Lq 0}{Ploc 350 160}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 225 270}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 250}
   [Ts 15][Tj "RC"]
   {Pnl 120 210}
   {Pnl 120 190}
   {Pnl 120 170}
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 330 30}
   {Pnl 330 50}
   {Pnl 330 70}
   {Pnl 330 90}
   {Pnl 330 110}
   {Pnl 330 130}
   {Pnl 330 150}
   {Pnl 330 170}

   {Sd A 1 2 3 4 5 6 7 8 9 10 17 15 16 18 19 20 21 22 23}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 260 320 0}
   {L 130 240 100 240}
   {L 130 250 140 240 130 230}
   {L 130 200 100 200}
   {L 130 180 100 180}
   {L 130 160 100 160}
   {L 130 140 100 140}
   {L 130 120 100 120}
   {L 120 100 100 100}
   {C 125 100 5}
   {L 120 80 100 80}
   {C 125 80 5}
   {L 120 60 100 60}
   {C 125 60 5}
   {L 120 40 100 40}
   {C 125 40 5}
   {L 130 20 100 20}
   {C 325 20 5}
   {L 330 20 350 20}
   {C 325 40 5}
   {L 330 40 350 40}
   {L 320 60 350 60}
   {L 320 80 350 80}
   {C 325 100 5}
   {L 330 100 350 100}
   {L 320 120 350 120}
   {L 320 140 350 140}
   {L 320 160 350 160}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "CLK_DIV1" 140 240}
   {T "CLK_DIV2" 140 200}
   {T "CLK_DIV4" 140 180}
   {T "CLK2" 140 160}
   {T "E" 140 140}
   {T "R_W" 140 120}
   {T "RESET'" 140 100}
   {T "SPEEDREG'" 140 80}
   {T "ROMDIS'" 140 60}
   {T "MREQ'" 140 40}
   {T "SPD_LED_" 140 20}
   [Tj "RC"]
   {T "RAMOE'" 310 20}
   {T "ROMCS'" 310 40}
   {T "SPD_LED" 310 60}
   {T "SPD_LE" 310 80}
   {T "HALT'" 310 100}
   {T "D1" 310 120}
   {T "D0" 310 140}
   {T "CPUCLK" 310 160}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "V750C" 225 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD S:\GITHUB\6309 UNLEASHED STEP-BY-STEP\PLD\CLK 225 260}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N CLK_DIV1
   }
   {N CLK_DIV2
   }
   {N CLK_DIV4
   }
   {N CLK2
   }
   {N E
   }
   {N R_W
   }
   {N RESET'
   }
   {N SPEEDREG'
   }
   {N ROMDIS'
   }
   {N MREQ'
   }
   {N SPD_LED_
   }
   {N RAMOE'
   }
   {N ROMCS'
   }
   {N SPD_LED
   }
   {N SPD_LE
   }
   {N HALT'
   }
   {N D1
   }
   {N D0
   }
   {N CPUCLK
   }
  }

  {SUBCOMP
  }
 }
}
