

================================================================
== Vitis HLS Report for 'GLOBAL_MEAN_POOL'
================================================================
* Date:           Thu Nov  4 13:54:23 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        pna_hls_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.899 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6724|     6724|  26.896 us|  26.896 us|  6724|  6724|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                      |                                            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                       Instance                       |                   Module                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_GLOBAL_MEAN_POOL_Pipeline_1_fu_51                 |GLOBAL_MEAN_POOL_Pipeline_1                 |       82|       82|  0.328 us|  0.328 us|   82|   82|       no|
        |grp_GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_345_2_fu_57  |GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_345_2  |       79|       79|  0.316 us|  0.316 us|   79|   79|       no|
        +------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_343_1  |     6640|     6640|        83|          -|          -|    80|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       24|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      401|      473|    -|
|Memory               |        1|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      102|    -|
|Register             |        -|     -|       54|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|     3|      455|      599|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |                       Instance                       |                   Module                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |grp_GLOBAL_MEAN_POOL_Pipeline_1_fu_51                 |GLOBAL_MEAN_POOL_Pipeline_1                 |        0|   0|    9|   51|    0|
    |grp_GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_345_2_fu_57  |GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_345_2  |        0|   3|  392|  422|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                 |                                            |        0|   3|  401|  473|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |h_5_V_U  |GLOBAL_MEAN_POOL_h_5_V  |        1|  0|   0|    0|    80|   32|     1|         2560|
    +---------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                        |        1|  0|   0|    0|    80|   32|     1|         2560|
    +---------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln343_fu_81_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln343_fu_75_p2  |      icmp|   0|  0|  10|           7|           7|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  24|          14|           8|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  37|          7|    1|          7|
    |h_5_V_address1  |  14|          3|    7|         21|
    |h_5_V_ce1       |  14|          3|    1|          3|
    |h_5_V_d1        |  14|          3|   32|         96|
    |h_5_V_we1       |  14|          3|    1|          3|
    |j_fu_34         |   9|          2|    7|         14|
    +----------------+----+-----------+-----+-----------+
    |Total           | 102|         21|   49|        144|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                               | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                          |   6|   0|    6|          0|
    |grp_GLOBAL_MEAN_POOL_Pipeline_1_fu_51_ap_start_reg                 |   1|   0|    1|          0|
    |grp_GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_345_2_fu_57_ap_start_reg  |   1|   0|    1|          0|
    |h_5_V_load_reg_117                                                 |  32|   0|   32|          0|
    |j_2_reg_104                                                        |   7|   0|    7|          0|
    |j_fu_34                                                            |   7|   0|    7|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                              |  54|   0|   54|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------+-----+-----+------------+------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL|  return value|
|h_4_V_address0  |  out|   16|   ap_memory|             h_4_V|         array|
|h_4_V_ce0       |  out|    1|   ap_memory|             h_4_V|         array|
|h_4_V_q0        |   in|   32|   ap_memory|             h_4_V|         array|
+----------------+-----+-----+------------+------------------+--------------+

