// Seed: 1404842073
module module_0 (
    output wire  id_0,
    input  tri   id_1,
    output tri1  id_2,
    input  uwire id_3
);
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_1 (
    output logic id_0,
    output logic id_1,
    output tri1  id_2,
    output tri   id_3,
    input  wor   id_4,
    input  tri1  id_5
);
  supply1 id_7 = -1;
  always @(posedge 1) begin : LABEL_0
    id_0 <= id_5;
    id_1 <= 1'b0;
  end
  module_0 modCall_1 (
      id_3,
      id_5,
      id_3,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input tri1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input supply1 id_3
    , id_6,
    input supply0 id_4
);
  assign id_6 = id_0;
  always @(posedge id_3);
  wire id_7 = id_1;
endmodule
