# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Assignment1.srcs/sources_1/imports/Sources/2bit_GTH.v" \
"../../../../Assignment1.srcs/sources_1/imports/Sources/6bit_ripple_adder.v" \
"../../../../Assignment1.srcs/sources_1/new/ALU.v" \
"../../../../Assignment1.srcs/sources_1/imports/Sources/bit1_XNOR.v" \
"../../../../Assignment1.srcs/sources_1/new/bit8XNOR.v" \
"../../../../Assignment1.srcs/sources_1/imports/Sources/bit8_GEQ.v" \
"../../../../Assignment1.srcs/sources_1/imports/Sources/eq1.v" \
"../../../../Assignment1.srcs/sources_1/imports/Sources/eq2.v" \
"../../../../Assignment1.srcs/sources_1/imports/Sources/full_adder.v" \
"../../../../Assignment1.srcs/sources_1/new/ALU_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
