1. Executing Verilog-2005 frontend: ./designs/src/swerv/swerv_wrapper.sv2v.v
2. Executing Verilog-2005 frontend: ./designs/asap7/swerv_wrapper/macros.v
3. Executing Liberty frontend: ./objects/asap7/swerv_wrapper/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
4. Executing Liberty frontend: ./objects/asap7/swerv_wrapper/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
5. Executing Liberty frontend: ./objects/asap7/swerv_wrapper/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
6. Executing Liberty frontend: ./objects/asap7/swerv_wrapper/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
7. Executing Liberty frontend: ./objects/asap7/swerv_wrapper/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
8. Executing Liberty frontend: ./objects/asap7/swerv_wrapper/base/lib/fakeram7_2048x39.lib
9. Executing Liberty frontend: ./objects/asap7/swerv_wrapper/base/lib/fakeram7_256x34.lib
10. Executing Liberty frontend: ./objects/asap7/swerv_wrapper/base/lib/fakeram7_64x21.lib
11. Executing Verilog-2005 frontend: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/asap7/yoSys/cells_clkgate_R.v
Using ABC speed script.
[FLOW] Extracting clock period from SDC file: ./results/asap7/swerv_wrapper/base/clock_period.txt
[FLOW] Setting clock period to 2500
12. Executing SYNTH pass.
12.1. Executing HIERARCHY pass (managing design hierarchy).
12.2. Executing AST frontend in derive mode using pre-parsed AST for module `\swerv_wrapper'.
12.2.1. Analyzing design hierarchy..
12.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\mem'.
12.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\swerv'.
12.2.4. Analyzing design hierarchy..
12.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\dma_ctrl'.
12.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\pic_ctrl'.
12.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\lsu'.
12.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\exu'.
12.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\dec'.
12.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\ifu'.
12.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\dmi_wrapper'.
12.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\dbg'.
12.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\rvclkhdr'.
12.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\ifu_ic_mem'.
12.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\lsu_dccm_mem'.
12.2.16. Analyzing design hierarchy..
12.2.17. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffs_WIDTH3'.
12.2.18. Executing AST frontend in derive mode using pre-parsed AST for module `\ram_2048x39'.
12.2.19. Executing AST frontend in derive mode using pre-parsed AST for module `\IC_DATA_ICACHE_TAG_HIGH12_ICACHE_TAG_LOW6_ICACHE_IC_DEPTH8'.
12.2.20. Executing AST frontend in derive mode using pre-parsed AST for module `\IC_TAG_ICACHE_TAG_HIGH12_ICACHE_TAG_LOW6_ICACHE_TAG_DEPTH64'.
12.2.21. Executing AST frontend in derive mode using pre-parsed AST for module `\clockhdr'.
12.2.22. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH64'.
12.2.23. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH2'.
12.2.24. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffs_WIDTH1'.
12.2.25. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffs_WIDTH4'.
12.2.26. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffs_WIDTH32'.
12.2.27. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffe_WIDTH32'.
12.2.28. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH3'.
12.2.29. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffsc_WIDTH1'.
12.2.30. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH1'.
12.2.31. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffs_WIDTH5'.
12.2.32. Executing AST frontend in derive mode using pre-parsed AST for module `\dmi_jtag_to_core_sync'.
12.2.33. Executing AST frontend in derive mode using pre-parsed AST for module `\rvjtag_tap'.
12.2.34. Executing AST frontend in derive mode using pre-parsed AST for module `\ifu_mem_ctl'.
12.2.35. Executing AST frontend in derive mode using pre-parsed AST for module `\ifu_aln_ctl'.
12.2.36. Executing AST frontend in derive mode using pre-parsed AST for module `\ifu_bp_ctl'.
12.2.37. Executing AST frontend in derive mode using pre-parsed AST for module `\ifu_ifc_ctl'.
12.2.38. Executing AST frontend in derive mode using pre-parsed AST for module `\dec_trigger'.
12.2.39. Executing AST frontend in derive mode using pre-parsed AST for module `\dec_gpr_ctl_GPR_BANKS1_GPR_BANKS_LOG21'.
12.2.40. Executing AST frontend in derive mode using pre-parsed AST for module `\dec_tlu_ctl'.
12.2.41. Executing AST frontend in derive mode using pre-parsed AST for module `\dec_decode_ctl'.
12.2.42. Executing AST frontend in derive mode using pre-parsed AST for module `\dec_ib_ctl'.
12.2.43. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffe_WIDTH31'.
12.2.44. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffs_WIDTH2'.
12.2.45. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffe_WIDTH63'.
12.2.46. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffe_WIDTH33'.
12.2.47. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffe_WIDTH74'.
12.2.48. Executing AST frontend in derive mode using pre-parsed AST for module `\exu_alu_ctl'.
12.2.49. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH5'.
12.2.50. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffe_WIDTH76'.
12.2.51. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffe_WIDTH20'.
12.2.52. Executing AST frontend in derive mode using pre-parsed AST for module `\exu_div_ctl'.
12.2.53. Executing AST frontend in derive mode using pre-parsed AST for module `\exu_mul_ctl'.
12.2.54. Executing AST frontend in derive mode using pre-parsed AST for module `\lsu_bus_intf'.
12.2.55. Executing AST frontend in derive mode using pre-parsed AST for module `\lsu_clkdomain'.
12.2.56. Executing AST frontend in derive mode using pre-parsed AST for module `\lsu_trigger'.
12.2.57. Executing AST frontend in derive mode using pre-parsed AST for module `\lsu_ecc'.
12.2.58. Executing AST frontend in derive mode using pre-parsed AST for module `\lsu_stbuf'.
12.2.59. Executing AST frontend in derive mode using pre-parsed AST for module `\lsu_dccm_ctl'.
12.2.60. Executing AST frontend in derive mode using pre-parsed AST for module `\lsu_lsc_ctl'.
12.2.61. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH4'.
12.2.62. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH8'.
12.2.63. Executing AST frontend in derive mode using pre-parsed AST for module `\cmp_and_mux_ID_BITS8_INTPRIORITY_BITS4'.
12.2.64. Executing AST frontend in derive mode using pre-parsed AST for module `\configurable_gw'.
12.2.65. Executing AST frontend in derive mode using pre-parsed AST for module `\rvsyncss_WIDTH8'.
12.2.66. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH32'.
12.2.67. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffs_WIDTH8'.
12.2.68. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffe_WIDTH64'.
12.2.69. Executing AST frontend in derive mode using pre-parsed AST for module `\rvrangecheck_f00c0000_32'.
12.2.70. Executing AST frontend in derive mode using pre-parsed AST for module `\rvrangecheck_f0040000_64'.
12.2.71. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffsc_WIDTH2'.
12.2.72. Analyzing design hierarchy..
12.2.73. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffs_WIDTH64'.
12.2.74. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH18'.
12.2.75. Executing AST frontend in derive mode using pre-parsed AST for module `\lsu_addrcheck'.
12.2.76. Executing AST frontend in derive mode using pre-parsed AST for module `\rvlsadder'.
12.2.77. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH12'.
12.2.78. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH7'.
12.2.79. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffe_WIDTH16'.
12.2.80. Executing AST frontend in derive mode using pre-parsed AST for module `\rvecc_encode'.
12.2.81. Executing AST frontend in derive mode using pre-parsed AST for module `\rvecc_decode'.
12.2.82. Executing AST frontend in derive mode using pre-parsed AST for module `\rvmaskandmatch'.
12.2.83. Executing AST frontend in derive mode using pre-parsed AST for module `\lsu_bus_buffer'.
12.2.84. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH33'.
12.2.85. Executing AST frontend in derive mode using pre-parsed AST for module `\rvtwoscomp_WIDTH32'.
12.2.86. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH6'.
12.2.87. Executing AST frontend in derive mode using pre-parsed AST for module `\rvbradder'.
12.2.88. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffe_WIDTH12'.
12.2.89. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH74'.
12.2.90. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH20'.
12.2.91. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH76'.
12.2.92. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH63'.
12.2.93. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH31'.
12.2.94. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffe_WIDTH68'.
12.2.95. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffe_WIDTH37'.
12.2.96. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffe_WIDTH67'.
12.2.97. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffe_WIDTH9'.
12.2.98. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffe_WIDTH26'.
12.2.99. Executing AST frontend in derive mode using pre-parsed AST for module `\dec_dec_ctl'.
12.2.100. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH10'.
12.2.101. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffs_WIDTH6'.
12.2.102. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffe_WIDTH17'.
12.2.103. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffe_WIDTH14'.
12.2.104. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffe_WIDTH8'.
12.2.105. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffe_WIDTH22'.
12.2.106. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH15'.
12.2.107. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH34'.
12.2.108. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH38'.
12.2.109. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH22'.
12.2.110. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH11'.
12.2.111. Executing AST frontend in derive mode using pre-parsed AST for module `\rvsyncss_WIDTH6'.
12.2.112. Executing AST frontend in derive mode using pre-parsed AST for module `\rvbtb_ghr_hash'.
12.2.113. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH9'.
12.2.114. Executing AST frontend in derive mode using pre-parsed AST for module `\rvbtb_tag_hash'.
12.2.115. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffe_WIDTH28'.
12.2.116. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH13'.
12.2.117. Executing AST frontend in derive mode using pre-parsed AST for module `\rvbtb_addr_hash'.
12.2.118. Executing AST frontend in derive mode using pre-parsed AST for module `\ifu_compress_ctl'.
12.2.119. Executing AST frontend in derive mode using pre-parsed AST for module `\rveven_paritycheck'.
12.2.120. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffe_WIDTH128'.
12.2.121. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffe_WIDTH48'.
12.2.122. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffe_WIDTH53'.
12.2.123. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffs_WIDTH11'.
12.2.124. Executing AST frontend in derive mode using pre-parsed AST for module `\rveven_paritygen_WIDTH16'.
12.2.125. Executing AST frontend in derive mode using pre-parsed AST for module `\OPENROAD_CLKGATE'.
12.2.126. Executing AST frontend in derive mode using pre-parsed AST for module `\rveven_paritycheck_WIDTH20'.
12.2.127. Executing AST frontend in derive mode using pre-parsed AST for module `\ram_64x21'.
12.2.128. Executing AST frontend in derive mode using pre-parsed AST for module `\rveven_paritygen_WIDTH20'.
12.2.129. Executing AST frontend in derive mode using pre-parsed AST for module `\ram_256x34'.
12.2.130. Analyzing design hierarchy..
12.2.131. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH53'.
12.2.132. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH48'.
12.2.133. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH128'.
12.2.134. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH16'.
12.2.135. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH28'.
12.2.136. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH26'.
12.2.137. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH14'.
12.2.138. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH17'.
12.2.139. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH37'.
12.2.140. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH67'.
12.2.141. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff_WIDTH68'.
12.2.142. Analyzing design hierarchy..
12.2.143. Analyzing design hierarchy..
12.3. Executing PROC pass (convert processes to netlists).
12.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
12.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
12.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
12.3.4. Executing PROC_INIT pass (extract init attributes).
12.3.5. Executing PROC_ARST pass (detect async resets in processes).
12.3.6. Executing PROC_ROM pass (convert switches to ROMs).
12.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
12.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
12.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
12.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
12.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
12.3.12. Executing OPT_EXPR pass (perform const folding).
12.4. Executing OPT_EXPR pass (perform const folding).
12.5. Executing OPT_CLEAN pass (remove unused cells and wires).
12.6. Executing CHECK pass (checking for obvious problems).
Warning: Wire exu.\exu_mp_pkt [51] is used but has no driver.
Warning: Wire exu.\exu_mp_pkt [50] is used but has no driver.
Warning: Wire exu.\exu_mp_pkt [49] is used but has no driver.
Warning: Wire exu.\exu_mp_pkt [48] is used but has no driver.
Warning: Wire exu.\exu_mp_pkt [47] is used but has no driver.
Warning: Wire exu.\exu_mp_pkt [46] is used but has no driver.
Warning: Wire exu.\exu_mp_pkt [45] is used but has no driver.
Warning: Wire exu.\exu_mp_pkt [44] is used but has no driver.
Warning: Wire exu.\exu_mp_pkt [43] is used but has no driver.
Warning: Wire exu.\exu_mp_pkt [42] is used but has no driver.
Warning: Wire exu.\exu_mp_pkt [41] is used but has no driver.
Warning: Wire exu.\exu_mp_pkt [40] is used but has no driver.
Warning: Wire exu.\exu_mp_pkt [39] is used but has no driver.
Warning: Wire exu.\exu_mp_pkt [38] is used but has no driver.
Warning: Wire exu.\exu_mp_pkt [37] is used but has no driver.
Warning: Wire exu.\exu_mp_pkt [36] is used but has no driver.
Warning: Wire exu.\exu_mp_pkt [35] is used but has no driver.
Warning: Wire exu.\exu_mp_pkt [34] is used but has no driver.
Warning: Wire exu.\exu_mp_pkt [33] is used but has no driver.
Warning: Wire exu.\exu_mp_pkt [32] is used but has no driver.
Warning: Wire exu.\exu_mp_pkt [31] is used but has no driver.
Warning: Wire exu.\exu_mp_pkt [30] is used but has no driver.
Warning: Wire exu.\exu_mp_pkt [29] is used but has no driver.
Warning: Wire exu.\exu_mp_pkt [28] is used but has no driver.
Warning: Wire exu.\exu_mp_pkt [27] is used but has no driver.
Warning: Wire exu.\exu_mp_pkt [26] is used but has no driver.
Warning: Wire exu.\exu_mp_pkt [25] is used but has no driver.
Warning: Wire exu.\exu_mp_pkt [24] is used but has no driver.
Warning: Wire exu.\exu_mp_pkt [23] is used but has no driver.
Warning: Wire exu.\exu_mp_pkt [22] is used but has no driver.
Warning: Wire exu.\exu_mp_pkt [21] is used but has no driver.
Warning: Wire exu.\exu_mp_pkt [20] is used but has no driver.
Warning: Wire exu.\exu_mp_pkt [19] is used but has no driver.
Warning: Wire exu.\exu_mp_pkt [18] is used but has no driver.
12.7. Executing OPT pass (performing simple optimizations).
12.7.1. Executing OPT_EXPR pass (perform const folding).
12.7.2. Executing OPT_MERGE pass (detect identical cells).
12.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
12.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
12.7.5. Executing OPT_MERGE pass (detect identical cells).
12.7.6. Executing OPT_DFF pass (perform DFF optimizations).
12.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
12.7.8. Executing OPT_EXPR pass (perform const folding).
12.7.9. Rerunning OPT passes. (Maybe there is more to do..)
12.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
12.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
12.7.12. Executing OPT_MERGE pass (detect identical cells).
12.7.13. Executing OPT_DFF pass (perform DFF optimizations).
12.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
12.7.15. Executing OPT_EXPR pass (perform const folding).
12.7.16. Finished OPT passes. (There is nothing left to do.)
12.8. Executing FSM pass (extract and optimize FSM).
12.8.1. Executing FSM_DETECT pass (finding FSMs in design).
12.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
12.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
12.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
12.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
12.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
12.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
12.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
12.9. Executing OPT pass (performing simple optimizations).
12.9.1. Executing OPT_EXPR pass (perform const folding).
12.9.2. Executing OPT_MERGE pass (detect identical cells).
12.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
12.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
12.9.5. Executing OPT_MERGE pass (detect identical cells).
12.9.6. Executing OPT_DFF pass (perform DFF optimizations).
12.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
12.9.8. Executing OPT_EXPR pass (perform const folding).
12.9.9. Rerunning OPT passes. (Maybe there is more to do..)
12.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
12.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
12.9.12. Executing OPT_MERGE pass (detect identical cells).
12.9.13. Executing OPT_DFF pass (perform DFF optimizations).
12.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
12.9.15. Executing OPT_EXPR pass (perform const folding).
12.9.16. Rerunning OPT passes. (Maybe there is more to do..)
12.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
12.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
12.9.19. Executing OPT_MERGE pass (detect identical cells).
12.9.20. Executing OPT_DFF pass (perform DFF optimizations).
12.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
12.9.22. Executing OPT_EXPR pass (perform const folding).
12.9.23. Finished OPT passes. (There is nothing left to do.)
12.10. Executing WREDUCE pass (reducing word size of cells).
12.11. Executing PEEPOPT pass (run peephole optimizers).
12.12. Executing OPT_CLEAN pass (remove unused cells and wires).
12.13. Executing ALUMACC pass (create $alu and $macc cells).
12.14. Executing SHARE pass (SAT-based resource sharing).
12.15. Executing OPT pass (performing simple optimizations).
12.15.1. Executing OPT_EXPR pass (perform const folding).
12.15.2. Executing OPT_MERGE pass (detect identical cells).
12.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
12.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
12.15.5. Executing OPT_MERGE pass (detect identical cells).
12.15.6. Executing OPT_DFF pass (perform DFF optimizations).
12.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
12.15.8. Executing OPT_EXPR pass (perform const folding).
12.15.9. Rerunning OPT passes. (Maybe there is more to do..)
12.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
12.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
12.15.12. Executing OPT_MERGE pass (detect identical cells).
12.15.13. Executing OPT_DFF pass (perform DFF optimizations).
12.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
12.15.15. Executing OPT_EXPR pass (perform const folding).
12.15.16. Finished OPT passes. (There is nothing left to do.)
12.16. Executing MEMORY pass.
12.16.1. Executing OPT_MEM pass (optimize memories).
12.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
12.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
12.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
12.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
12.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
12.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
12.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
12.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
12.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).
12.17. Executing OPT_CLEAN pass (remove unused cells and wires).
12.18. Executing OPT pass (performing simple optimizations).
12.18.1. Executing OPT_EXPR pass (perform const folding).
12.18.2. Executing OPT_MERGE pass (detect identical cells).
12.18.3. Executing OPT_DFF pass (perform DFF optimizations).
12.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
12.18.5. Finished fast OPT passes.
12.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
12.20. Executing OPT pass (performing simple optimizations).
12.20.1. Executing OPT_EXPR pass (perform const folding).
12.20.2. Executing OPT_MERGE pass (detect identical cells).
12.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
12.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
12.20.5. Executing OPT_MERGE pass (detect identical cells).
12.20.6. Executing OPT_SHARE pass.
12.20.7. Executing OPT_DFF pass (perform DFF optimizations).
12.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
12.20.9. Executing OPT_EXPR pass (perform const folding).
12.20.10. Rerunning OPT passes. (Maybe there is more to do..)
12.20.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
12.20.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
12.20.13. Executing OPT_MERGE pass (detect identical cells).
12.20.14. Executing OPT_SHARE pass.
12.20.15. Executing OPT_DFF pass (perform DFF optimizations).
12.20.16. Executing OPT_CLEAN pass (remove unused cells and wires).
12.20.17. Executing OPT_EXPR pass (perform const folding).
12.20.18. Rerunning OPT passes. (Maybe there is more to do..)
12.20.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
12.20.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
12.20.21. Executing OPT_MERGE pass (detect identical cells).
12.20.22. Executing OPT_SHARE pass.
12.20.23. Executing OPT_DFF pass (perform DFF optimizations).
12.20.24. Executing OPT_CLEAN pass (remove unused cells and wires).
12.20.25. Executing OPT_EXPR pass (perform const folding).
12.20.26. Finished OPT passes. (There is nothing left to do.)
12.21. Executing TECHMAP pass (map to technology primitives).
12.21.1. Executing Verilog-2005 frontend: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/tools/install/yosys/bin/../share/yosys/techmap.v
12.21.2. Continuing TECHMAP pass.
12.21.105. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
12.21.106. Executing OPT_EXPR pass (perform const folding).
12.22. Executing OPT pass (performing simple optimizations).
12.22.1. Executing OPT_EXPR pass (perform const folding).
12.22.2. Executing OPT_MERGE pass (detect identical cells).
12.22.3. Executing OPT_DFF pass (perform DFF optimizations).
12.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
12.22.5. Finished fast OPT passes.
12.23. Executing ABC pass (technology mapping using ABC).
12.23.1. Extracting gate netlist of module `\IC_DATA_ICACHE_TAG_HIGH12_ICACHE_TAG_LOW6_ICACHE_IC_DEPTH8' to `<abc-temp-dir>/input.blif'..
12.23.2. Extracting gate netlist of module `\IC_TAG_ICACHE_TAG_HIGH12_ICACHE_TAG_LOW6_ICACHE_TAG_DEPTH64' to `<abc-temp-dir>/input.blif'..
12.23.3. Extracting gate netlist of module `\OPENROAD_CLKGATE' to `<abc-temp-dir>/input.blif'..
12.23.4. Extracting gate netlist of module `\clockhdr' to `<abc-temp-dir>/input.blif'..
12.23.5. Extracting gate netlist of module `\cmp_and_mux_ID_BITS8_INTPRIORITY_BITS4' to `<abc-temp-dir>/input.blif'..
12.23.6. Extracting gate netlist of module `\configurable_gw' to `<abc-temp-dir>/input.blif'..
12.23.7. Extracting gate netlist of module `\dbg' to `<abc-temp-dir>/input.blif'..
12.23.8. Extracting gate netlist of module `\dec' to `<abc-temp-dir>/input.blif'..
12.23.9. Extracting gate netlist of module `\dec_dec_ctl' to `<abc-temp-dir>/input.blif'..
12.23.10. Extracting gate netlist of module `\dec_decode_ctl' to `<abc-temp-dir>/input.blif'..
12.23.11. Extracting gate netlist of module `\dec_gpr_ctl_GPR_BANKS1_GPR_BANKS_LOG21' to `<abc-temp-dir>/input.blif'..
12.23.12. Extracting gate netlist of module `\dec_ib_ctl' to `<abc-temp-dir>/input.blif'..
12.23.13. Extracting gate netlist of module `\dec_tlu_ctl' to `<abc-temp-dir>/input.blif'..
12.23.14. Extracting gate netlist of module `\dec_trigger' to `<abc-temp-dir>/input.blif'..
12.23.15. Extracting gate netlist of module `\dma_ctrl' to `<abc-temp-dir>/input.blif'..
12.23.16. Extracting gate netlist of module `\dmi_jtag_to_core_sync' to `<abc-temp-dir>/input.blif'..
12.23.17. Extracting gate netlist of module `\dmi_wrapper' to `<abc-temp-dir>/input.blif'..
12.23.18. Extracting gate netlist of module `\exu' to `<abc-temp-dir>/input.blif'..
12.23.19. Extracting gate netlist of module `\exu_alu_ctl' to `<abc-temp-dir>/input.blif'..
12.23.20. Extracting gate netlist of module `\exu_div_ctl' to `<abc-temp-dir>/input.blif'..
12.23.21. Extracting gate netlist of module `\exu_mul_ctl' to `<abc-temp-dir>/input.blif'..
12.23.22. Extracting gate netlist of module `\ifu' to `<abc-temp-dir>/input.blif'..
12.23.23. Extracting gate netlist of module `\ifu_aln_ctl' to `<abc-temp-dir>/input.blif'..
12.23.24. Extracting gate netlist of module `\ifu_bp_ctl' to `<abc-temp-dir>/input.blif'..
12.23.25. Extracting gate netlist of module `\ifu_compress_ctl' to `<abc-temp-dir>/input.blif'..
12.23.26. Extracting gate netlist of module `\ifu_ic_mem' to `<abc-temp-dir>/input.blif'..
12.23.27. Extracting gate netlist of module `\ifu_ifc_ctl' to `<abc-temp-dir>/input.blif'..
12.23.28. Extracting gate netlist of module `\ifu_mem_ctl' to `<abc-temp-dir>/input.blif'..
12.23.29. Extracting gate netlist of module `\lsu' to `<abc-temp-dir>/input.blif'..
12.23.30. Extracting gate netlist of module `\lsu_addrcheck' to `<abc-temp-dir>/input.blif'..
12.23.31. Extracting gate netlist of module `\lsu_bus_buffer' to `<abc-temp-dir>/input.blif'..
12.23.32. Extracting gate netlist of module `\lsu_bus_intf' to `<abc-temp-dir>/input.blif'..
12.23.33. Extracting gate netlist of module `\lsu_clkdomain' to `<abc-temp-dir>/input.blif'..
12.23.34. Extracting gate netlist of module `\lsu_dccm_ctl' to `<abc-temp-dir>/input.blif'..
12.23.35. Extracting gate netlist of module `\lsu_dccm_mem' to `<abc-temp-dir>/input.blif'..
12.23.36. Extracting gate netlist of module `\lsu_ecc' to `<abc-temp-dir>/input.blif'..
12.23.37. Extracting gate netlist of module `\lsu_lsc_ctl' to `<abc-temp-dir>/input.blif'..
12.23.38. Extracting gate netlist of module `\lsu_stbuf' to `<abc-temp-dir>/input.blif'..
12.23.39. Extracting gate netlist of module `\lsu_trigger' to `<abc-temp-dir>/input.blif'..
12.23.40. Extracting gate netlist of module `\mem' to `<abc-temp-dir>/input.blif'..
12.23.41. Extracting gate netlist of module `\pic_ctrl' to `<abc-temp-dir>/input.blif'..
12.23.42. Extracting gate netlist of module `\ram_2048x39' to `<abc-temp-dir>/input.blif'..
12.23.43. Extracting gate netlist of module `\ram_256x34' to `<abc-temp-dir>/input.blif'..
12.23.44. Extracting gate netlist of module `\ram_64x21' to `<abc-temp-dir>/input.blif'..
12.23.45. Extracting gate netlist of module `\rvbradder' to `<abc-temp-dir>/input.blif'..
12.23.46. Extracting gate netlist of module `\rvbtb_addr_hash' to `<abc-temp-dir>/input.blif'..
12.23.47. Extracting gate netlist of module `\rvbtb_ghr_hash' to `<abc-temp-dir>/input.blif'..
12.23.48. Extracting gate netlist of module `\rvbtb_tag_hash' to `<abc-temp-dir>/input.blif'..
12.23.49. Extracting gate netlist of module `\rvclkhdr' to `<abc-temp-dir>/input.blif'..
12.23.50. Extracting gate netlist of module `\rvdff_WIDTH1' to `<abc-temp-dir>/input.blif'..
12.23.51. Extracting gate netlist of module `\rvdff_WIDTH10' to `<abc-temp-dir>/input.blif'..
12.23.52. Extracting gate netlist of module `\rvdff_WIDTH11' to `<abc-temp-dir>/input.blif'..
12.23.53. Extracting gate netlist of module `\rvdff_WIDTH12' to `<abc-temp-dir>/input.blif'..
12.23.54. Extracting gate netlist of module `\rvdff_WIDTH128' to `<abc-temp-dir>/input.blif'..
12.23.55. Extracting gate netlist of module `\rvdff_WIDTH13' to `<abc-temp-dir>/input.blif'..
12.23.56. Extracting gate netlist of module `\rvdff_WIDTH14' to `<abc-temp-dir>/input.blif'..
12.23.57. Extracting gate netlist of module `\rvdff_WIDTH15' to `<abc-temp-dir>/input.blif'..
12.23.58. Extracting gate netlist of module `\rvdff_WIDTH16' to `<abc-temp-dir>/input.blif'..
12.23.59. Extracting gate netlist of module `\rvdff_WIDTH17' to `<abc-temp-dir>/input.blif'..
12.23.60. Extracting gate netlist of module `\rvdff_WIDTH18' to `<abc-temp-dir>/input.blif'..
12.23.61. Extracting gate netlist of module `\rvdff_WIDTH2' to `<abc-temp-dir>/input.blif'..
12.23.62. Extracting gate netlist of module `\rvdff_WIDTH20' to `<abc-temp-dir>/input.blif'..
12.23.63. Extracting gate netlist of module `\rvdff_WIDTH22' to `<abc-temp-dir>/input.blif'..
12.23.64. Extracting gate netlist of module `\rvdff_WIDTH26' to `<abc-temp-dir>/input.blif'..
12.23.65. Extracting gate netlist of module `\rvdff_WIDTH28' to `<abc-temp-dir>/input.blif'..
12.23.66. Extracting gate netlist of module `\rvdff_WIDTH3' to `<abc-temp-dir>/input.blif'..
12.23.67. Extracting gate netlist of module `\rvdff_WIDTH31' to `<abc-temp-dir>/input.blif'..
12.23.68. Extracting gate netlist of module `\rvdff_WIDTH32' to `<abc-temp-dir>/input.blif'..
12.23.69. Extracting gate netlist of module `\rvdff_WIDTH33' to `<abc-temp-dir>/input.blif'..
12.23.70. Extracting gate netlist of module `\rvdff_WIDTH34' to `<abc-temp-dir>/input.blif'..
12.23.71. Extracting gate netlist of module `\rvdff_WIDTH37' to `<abc-temp-dir>/input.blif'..
12.23.72. Extracting gate netlist of module `\rvdff_WIDTH38' to `<abc-temp-dir>/input.blif'..
12.23.73. Extracting gate netlist of module `\rvdff_WIDTH4' to `<abc-temp-dir>/input.blif'..
12.23.74. Extracting gate netlist of module `\rvdff_WIDTH48' to `<abc-temp-dir>/input.blif'..
12.23.75. Extracting gate netlist of module `\rvdff_WIDTH5' to `<abc-temp-dir>/input.blif'..
12.23.76. Extracting gate netlist of module `\rvdff_WIDTH53' to `<abc-temp-dir>/input.blif'..
12.23.77. Extracting gate netlist of module `\rvdff_WIDTH6' to `<abc-temp-dir>/input.blif'..
12.23.78. Extracting gate netlist of module `\rvdff_WIDTH63' to `<abc-temp-dir>/input.blif'..
12.23.79. Extracting gate netlist of module `\rvdff_WIDTH64' to `<abc-temp-dir>/input.blif'..
12.23.80. Extracting gate netlist of module `\rvdff_WIDTH67' to `<abc-temp-dir>/input.blif'..
12.23.81. Extracting gate netlist of module `\rvdff_WIDTH68' to `<abc-temp-dir>/input.blif'..
12.23.82. Extracting gate netlist of module `\rvdff_WIDTH7' to `<abc-temp-dir>/input.blif'..
12.23.83. Extracting gate netlist of module `\rvdff_WIDTH74' to `<abc-temp-dir>/input.blif'..
12.23.84. Extracting gate netlist of module `\rvdff_WIDTH76' to `<abc-temp-dir>/input.blif'..
12.23.85. Extracting gate netlist of module `\rvdff_WIDTH8' to `<abc-temp-dir>/input.blif'..
12.23.86. Extracting gate netlist of module `\rvdff_WIDTH9' to `<abc-temp-dir>/input.blif'..
12.23.87. Extracting gate netlist of module `\rvdffe_WIDTH12' to `<abc-temp-dir>/input.blif'..
12.23.88. Extracting gate netlist of module `\rvdffe_WIDTH128' to `<abc-temp-dir>/input.blif'..
12.23.89. Extracting gate netlist of module `\rvdffe_WIDTH14' to `<abc-temp-dir>/input.blif'..
12.23.90. Extracting gate netlist of module `\rvdffe_WIDTH16' to `<abc-temp-dir>/input.blif'..
12.23.91. Extracting gate netlist of module `\rvdffe_WIDTH17' to `<abc-temp-dir>/input.blif'..
12.23.92. Extracting gate netlist of module `\rvdffe_WIDTH20' to `<abc-temp-dir>/input.blif'..
12.23.93. Extracting gate netlist of module `\rvdffe_WIDTH22' to `<abc-temp-dir>/input.blif'..
12.23.94. Extracting gate netlist of module `\rvdffe_WIDTH26' to `<abc-temp-dir>/input.blif'..
12.23.95. Extracting gate netlist of module `\rvdffe_WIDTH28' to `<abc-temp-dir>/input.blif'..
12.23.96. Extracting gate netlist of module `\rvdffe_WIDTH31' to `<abc-temp-dir>/input.blif'..
12.23.97. Extracting gate netlist of module `\rvdffe_WIDTH32' to `<abc-temp-dir>/input.blif'..
12.23.98. Extracting gate netlist of module `\rvdffe_WIDTH33' to `<abc-temp-dir>/input.blif'..
12.23.99. Extracting gate netlist of module `\rvdffe_WIDTH37' to `<abc-temp-dir>/input.blif'..
12.23.100. Extracting gate netlist of module `\rvdffe_WIDTH48' to `<abc-temp-dir>/input.blif'..
12.23.101. Extracting gate netlist of module `\rvdffe_WIDTH53' to `<abc-temp-dir>/input.blif'..
12.23.102. Extracting gate netlist of module `\rvdffe_WIDTH63' to `<abc-temp-dir>/input.blif'..
12.23.103. Extracting gate netlist of module `\rvdffe_WIDTH64' to `<abc-temp-dir>/input.blif'..
12.23.104. Extracting gate netlist of module `\rvdffe_WIDTH67' to `<abc-temp-dir>/input.blif'..
12.23.105. Extracting gate netlist of module `\rvdffe_WIDTH68' to `<abc-temp-dir>/input.blif'..
12.23.106. Extracting gate netlist of module `\rvdffe_WIDTH74' to `<abc-temp-dir>/input.blif'..
12.23.107. Extracting gate netlist of module `\rvdffe_WIDTH76' to `<abc-temp-dir>/input.blif'..
12.23.108. Extracting gate netlist of module `\rvdffe_WIDTH8' to `<abc-temp-dir>/input.blif'..
12.23.109. Extracting gate netlist of module `\rvdffe_WIDTH9' to `<abc-temp-dir>/input.blif'..
12.23.110. Extracting gate netlist of module `\rvdffs_WIDTH1' to `<abc-temp-dir>/input.blif'..
12.23.111. Extracting gate netlist of module `\rvdffs_WIDTH11' to `<abc-temp-dir>/input.blif'..
12.23.112. Extracting gate netlist of module `\rvdffs_WIDTH2' to `<abc-temp-dir>/input.blif'..
12.23.113. Extracting gate netlist of module `\rvdffs_WIDTH3' to `<abc-temp-dir>/input.blif'..
12.23.114. Extracting gate netlist of module `\rvdffs_WIDTH32' to `<abc-temp-dir>/input.blif'..
12.23.115. Extracting gate netlist of module `\rvdffs_WIDTH4' to `<abc-temp-dir>/input.blif'..
12.23.116. Extracting gate netlist of module `\rvdffs_WIDTH5' to `<abc-temp-dir>/input.blif'..
12.23.117. Extracting gate netlist of module `\rvdffs_WIDTH6' to `<abc-temp-dir>/input.blif'..
12.23.118. Extracting gate netlist of module `\rvdffs_WIDTH64' to `<abc-temp-dir>/input.blif'..
12.23.119. Extracting gate netlist of module `\rvdffs_WIDTH8' to `<abc-temp-dir>/input.blif'..
12.23.120. Extracting gate netlist of module `\rvdffsc_WIDTH1' to `<abc-temp-dir>/input.blif'..
12.23.121. Extracting gate netlist of module `\rvdffsc_WIDTH2' to `<abc-temp-dir>/input.blif'..
12.23.122. Extracting gate netlist of module `\rvecc_decode' to `<abc-temp-dir>/input.blif'..
12.23.123. Extracting gate netlist of module `\rvecc_encode' to `<abc-temp-dir>/input.blif'..
12.23.124. Extracting gate netlist of module `\rveven_paritycheck' to `<abc-temp-dir>/input.blif'..
12.23.125. Extracting gate netlist of module `\rveven_paritycheck_WIDTH20' to `<abc-temp-dir>/input.blif'..
12.23.126. Extracting gate netlist of module `\rveven_paritygen_WIDTH16' to `<abc-temp-dir>/input.blif'..
12.23.127. Extracting gate netlist of module `\rveven_paritygen_WIDTH20' to `<abc-temp-dir>/input.blif'..
12.23.128. Extracting gate netlist of module `\rvjtag_tap' to `<abc-temp-dir>/input.blif'..
12.23.129. Extracting gate netlist of module `\rvlsadder' to `<abc-temp-dir>/input.blif'..
12.23.130. Extracting gate netlist of module `\rvmaskandmatch' to `<abc-temp-dir>/input.blif'..
12.23.131. Extracting gate netlist of module `\rvrangecheck_f0040000_64' to `<abc-temp-dir>/input.blif'..
12.23.132. Extracting gate netlist of module `\rvrangecheck_f00c0000_32' to `<abc-temp-dir>/input.blif'..
12.23.133. Extracting gate netlist of module `\rvsyncss_WIDTH6' to `<abc-temp-dir>/input.blif'..
12.23.134. Extracting gate netlist of module `\rvsyncss_WIDTH8' to `<abc-temp-dir>/input.blif'..
12.23.135. Extracting gate netlist of module `\rvtwoscomp_WIDTH32' to `<abc-temp-dir>/input.blif'..
12.23.136. Extracting gate netlist of module `\swerv' to `<abc-temp-dir>/input.blif'..
12.23.137. Extracting gate netlist of module `\swerv_wrapper' to `<abc-temp-dir>/input.blif'..
12.24. Executing OPT pass (performing simple optimizations).
12.24.1. Executing OPT_EXPR pass (perform const folding).
12.24.2. Executing OPT_MERGE pass (detect identical cells).
12.24.3. Executing OPT_DFF pass (perform DFF optimizations).
12.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
12.24.5. Finished fast OPT passes.
12.25. Executing HIERARCHY pass (managing design hierarchy).
12.25.1. Analyzing design hierarchy..
12.25.2. Analyzing design hierarchy..
12.26. Printing statistics.
12.27. Executing CHECK pass (checking for obvious problems).
13. Executing TECHMAP pass (map to technology primitives).
13.1. Executing Verilog-2005 frontend: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/asap7/yoSys/cells_adders_R.v
13.2. Continuing TECHMAP pass.
14. Executing TECHMAP pass (map to technology primitives).
14.1. Executing Verilog-2005 frontend: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/tools/install/yosys/bin/../share/yosys/techmap.v
14.2. Continuing TECHMAP pass.
15. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
15.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
abc -script /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/scripts/abc_speed.script -liberty ./objects/asap7/swerv_wrapper/base/lib/merged.lib -constr ./objects/asap7/swerv_wrapper/base/abc.constr -D 2500
16. Executing ABC pass (technology mapping using ABC).
16.1. Extracting gate netlist of module `\IC_DATA_ICACHE_TAG_HIGH12_ICACHE_TAG_LOW6_ICACHE_IC_DEPTH8' to `<abc-temp-dir>/input.blif'..
16.1.1. Executing ABC.
16.1.2. Re-integrating ABC results.
16.2. Extracting gate netlist of module `\IC_TAG_ICACHE_TAG_HIGH12_ICACHE_TAG_LOW6_ICACHE_TAG_DEPTH64' to `<abc-temp-dir>/input.blif'..
16.2.1. Executing ABC.
16.2.2. Re-integrating ABC results.
16.3. Extracting gate netlist of module `\OPENROAD_CLKGATE' to `<abc-temp-dir>/input.blif'..
16.4. Extracting gate netlist of module `\clockhdr' to `<abc-temp-dir>/input.blif'..
16.4.1. Executing ABC.
16.4.2. Re-integrating ABC results.
16.5. Extracting gate netlist of module `\cmp_and_mux_ID_BITS8_INTPRIORITY_BITS4' to `<abc-temp-dir>/input.blif'..
16.5.1. Executing ABC.
16.5.2. Re-integrating ABC results.
16.6. Extracting gate netlist of module `\configurable_gw' to `<abc-temp-dir>/input.blif'..
16.6.1. Executing ABC.
16.6.2. Re-integrating ABC results.
16.7. Extracting gate netlist of module `\dbg' to `<abc-temp-dir>/input.blif'..
16.7.1. Executing ABC.
16.7.2. Re-integrating ABC results.
16.8. Extracting gate netlist of module `\dec' to `<abc-temp-dir>/input.blif'..
16.8.1. Executing ABC.
16.8.2. Re-integrating ABC results.
16.9. Extracting gate netlist of module `\dec_dec_ctl' to `<abc-temp-dir>/input.blif'..
16.9.1. Executing ABC.
16.9.2. Re-integrating ABC results.
16.10. Extracting gate netlist of module `\dec_decode_ctl' to `<abc-temp-dir>/input.blif'..
16.10.1. Executing ABC.
16.10.2. Re-integrating ABC results.
16.11. Extracting gate netlist of module `\dec_gpr_ctl_GPR_BANKS1_GPR_BANKS_LOG21' to `<abc-temp-dir>/input.blif'..
16.11.1. Executing ABC.
16.11.2. Re-integrating ABC results.
16.12. Extracting gate netlist of module `\dec_ib_ctl' to `<abc-temp-dir>/input.blif'..
16.12.1. Executing ABC.
16.12.2. Re-integrating ABC results.
16.13. Extracting gate netlist of module `\dec_tlu_ctl' to `<abc-temp-dir>/input.blif'..
16.13.1. Executing ABC.
16.13.2. Re-integrating ABC results.
16.14. Extracting gate netlist of module `\dec_trigger' to `<abc-temp-dir>/input.blif'..
16.14.1. Executing ABC.
16.14.2. Re-integrating ABC results.
16.15. Extracting gate netlist of module `\dma_ctrl' to `<abc-temp-dir>/input.blif'..
16.15.1. Executing ABC.
16.15.2. Re-integrating ABC results.
16.16. Extracting gate netlist of module `\dmi_jtag_to_core_sync' to `<abc-temp-dir>/input.blif'..
16.16.1. Executing ABC.
16.16.2. Re-integrating ABC results.
16.17. Extracting gate netlist of module `\dmi_wrapper' to `<abc-temp-dir>/input.blif'..
16.18. Extracting gate netlist of module `\exu' to `<abc-temp-dir>/input.blif'..
16.18.1. Executing ABC.
16.18.2. Re-integrating ABC results.
16.19. Extracting gate netlist of module `\exu_alu_ctl' to `<abc-temp-dir>/input.blif'..
16.19.1. Executing ABC.
16.19.2. Re-integrating ABC results.
16.20. Extracting gate netlist of module `\exu_div_ctl' to `<abc-temp-dir>/input.blif'..
16.20.1. Executing ABC.
16.20.2. Re-integrating ABC results.
16.21. Extracting gate netlist of module `\exu_mul_ctl' to `<abc-temp-dir>/input.blif'..
16.21.1. Executing ABC.
16.21.2. Re-integrating ABC results.
16.22. Extracting gate netlist of module `\ifu' to `<abc-temp-dir>/input.blif'..
16.23. Extracting gate netlist of module `\ifu_aln_ctl' to `<abc-temp-dir>/input.blif'..
16.23.1. Executing ABC.
16.23.2. Re-integrating ABC results.
16.24. Extracting gate netlist of module `\ifu_bp_ctl' to `<abc-temp-dir>/input.blif'..
16.24.1. Executing ABC.
16.24.2. Re-integrating ABC results.
16.25. Extracting gate netlist of module `\ifu_compress_ctl' to `<abc-temp-dir>/input.blif'..
16.25.1. Executing ABC.
16.25.2. Re-integrating ABC results.
16.26. Extracting gate netlist of module `\ifu_ic_mem' to `<abc-temp-dir>/input.blif'..
16.27. Extracting gate netlist of module `\ifu_ifc_ctl' to `<abc-temp-dir>/input.blif'..
16.27.1. Executing ABC.
16.27.2. Re-integrating ABC results.
16.28. Extracting gate netlist of module `\ifu_mem_ctl' to `<abc-temp-dir>/input.blif'..
16.28.1. Executing ABC.
16.28.2. Re-integrating ABC results.
16.29. Extracting gate netlist of module `\lsu' to `<abc-temp-dir>/input.blif'..
16.29.1. Executing ABC.
16.29.2. Re-integrating ABC results.
16.30. Extracting gate netlist of module `\lsu_addrcheck' to `<abc-temp-dir>/input.blif'..
16.30.1. Executing ABC.
16.30.2. Re-integrating ABC results.
16.31. Extracting gate netlist of module `\lsu_bus_buffer' to `<abc-temp-dir>/input.blif'..
16.31.1. Executing ABC.
16.31.2. Re-integrating ABC results.
16.32. Extracting gate netlist of module `\lsu_bus_intf' to `<abc-temp-dir>/input.blif'..
16.32.1. Executing ABC.
16.32.2. Re-integrating ABC results.
16.33. Extracting gate netlist of module `\lsu_clkdomain' to `<abc-temp-dir>/input.blif'..
16.33.1. Executing ABC.
16.33.2. Re-integrating ABC results.
16.34. Extracting gate netlist of module `\lsu_dccm_ctl' to `<abc-temp-dir>/input.blif'..
16.34.1. Executing ABC.
16.34.2. Re-integrating ABC results.
16.35. Extracting gate netlist of module `\lsu_dccm_mem' to `<abc-temp-dir>/input.blif'..
16.35.1. Executing ABC.
16.35.2. Re-integrating ABC results.
16.36. Extracting gate netlist of module `\lsu_ecc' to `<abc-temp-dir>/input.blif'..
16.36.1. Executing ABC.
16.36.2. Re-integrating ABC results.
16.37. Extracting gate netlist of module `\lsu_lsc_ctl' to `<abc-temp-dir>/input.blif'..
16.37.1. Executing ABC.
16.37.2. Re-integrating ABC results.
16.38. Extracting gate netlist of module `\lsu_stbuf' to `<abc-temp-dir>/input.blif'..
16.38.1. Executing ABC.
16.38.2. Re-integrating ABC results.
16.39. Extracting gate netlist of module `\lsu_trigger' to `<abc-temp-dir>/input.blif'..
16.39.1. Executing ABC.
16.39.2. Re-integrating ABC results.
16.40. Extracting gate netlist of module `\mem' to `<abc-temp-dir>/input.blif'..
16.41. Extracting gate netlist of module `\pic_ctrl' to `<abc-temp-dir>/input.blif'..
16.41.1. Executing ABC.
16.41.2. Re-integrating ABC results.
16.42. Extracting gate netlist of module `\ram_2048x39' to `<abc-temp-dir>/input.blif'..
16.43. Extracting gate netlist of module `\ram_256x34' to `<abc-temp-dir>/input.blif'..
16.44. Extracting gate netlist of module `\ram_64x21' to `<abc-temp-dir>/input.blif'..
16.45. Extracting gate netlist of module `\rvbradder' to `<abc-temp-dir>/input.blif'..
16.45.1. Executing ABC.
16.45.2. Re-integrating ABC results.
16.46. Extracting gate netlist of module `\rvbtb_addr_hash' to `<abc-temp-dir>/input.blif'..
16.46.1. Executing ABC.
16.46.2. Re-integrating ABC results.
16.47. Extracting gate netlist of module `\rvbtb_ghr_hash' to `<abc-temp-dir>/input.blif'..
16.47.1. Executing ABC.
16.47.2. Re-integrating ABC results.
16.48. Extracting gate netlist of module `\rvbtb_tag_hash' to `<abc-temp-dir>/input.blif'..
16.48.1. Executing ABC.
16.48.2. Re-integrating ABC results.
16.49. Extracting gate netlist of module `\rvclkhdr' to `<abc-temp-dir>/input.blif'..
16.50. Extracting gate netlist of module `\rvdff_WIDTH1' to `<abc-temp-dir>/input.blif'..
16.50.1. Executing ABC.
16.50.2. Re-integrating ABC results.
16.51. Extracting gate netlist of module `\rvdff_WIDTH10' to `<abc-temp-dir>/input.blif'..
16.51.1. Executing ABC.
16.51.2. Re-integrating ABC results.
16.52. Extracting gate netlist of module `\rvdff_WIDTH11' to `<abc-temp-dir>/input.blif'..
16.52.1. Executing ABC.
16.52.2. Re-integrating ABC results.
16.53. Extracting gate netlist of module `\rvdff_WIDTH12' to `<abc-temp-dir>/input.blif'..
16.53.1. Executing ABC.
16.53.2. Re-integrating ABC results.
16.54. Extracting gate netlist of module `\rvdff_WIDTH128' to `<abc-temp-dir>/input.blif'..
16.54.1. Executing ABC.
16.54.2. Re-integrating ABC results.
16.55. Extracting gate netlist of module `\rvdff_WIDTH13' to `<abc-temp-dir>/input.blif'..
16.55.1. Executing ABC.
16.55.2. Re-integrating ABC results.
16.56. Extracting gate netlist of module `\rvdff_WIDTH14' to `<abc-temp-dir>/input.blif'..
16.56.1. Executing ABC.
16.56.2. Re-integrating ABC results.
16.57. Extracting gate netlist of module `\rvdff_WIDTH15' to `<abc-temp-dir>/input.blif'..
16.57.1. Executing ABC.
16.57.2. Re-integrating ABC results.
16.58. Extracting gate netlist of module `\rvdff_WIDTH16' to `<abc-temp-dir>/input.blif'..
16.58.1. Executing ABC.
16.58.2. Re-integrating ABC results.
16.59. Extracting gate netlist of module `\rvdff_WIDTH17' to `<abc-temp-dir>/input.blif'..
16.59.1. Executing ABC.
16.59.2. Re-integrating ABC results.
16.60. Extracting gate netlist of module `\rvdff_WIDTH18' to `<abc-temp-dir>/input.blif'..
16.60.1. Executing ABC.
16.60.2. Re-integrating ABC results.
16.61. Extracting gate netlist of module `\rvdff_WIDTH2' to `<abc-temp-dir>/input.blif'..
16.61.1. Executing ABC.
16.61.2. Re-integrating ABC results.
16.62. Extracting gate netlist of module `\rvdff_WIDTH20' to `<abc-temp-dir>/input.blif'..
16.62.1. Executing ABC.
16.62.2. Re-integrating ABC results.
16.63. Extracting gate netlist of module `\rvdff_WIDTH22' to `<abc-temp-dir>/input.blif'..
16.63.1. Executing ABC.
16.63.2. Re-integrating ABC results.
16.64. Extracting gate netlist of module `\rvdff_WIDTH26' to `<abc-temp-dir>/input.blif'..
16.64.1. Executing ABC.
16.64.2. Re-integrating ABC results.
16.65. Extracting gate netlist of module `\rvdff_WIDTH28' to `<abc-temp-dir>/input.blif'..
16.65.1. Executing ABC.
16.65.2. Re-integrating ABC results.
16.66. Extracting gate netlist of module `\rvdff_WIDTH3' to `<abc-temp-dir>/input.blif'..
16.66.1. Executing ABC.
16.66.2. Re-integrating ABC results.
16.67. Extracting gate netlist of module `\rvdff_WIDTH31' to `<abc-temp-dir>/input.blif'..
16.67.1. Executing ABC.
16.67.2. Re-integrating ABC results.
16.68. Extracting gate netlist of module `\rvdff_WIDTH32' to `<abc-temp-dir>/input.blif'..
16.68.1. Executing ABC.
16.68.2. Re-integrating ABC results.
16.69. Extracting gate netlist of module `\rvdff_WIDTH33' to `<abc-temp-dir>/input.blif'..
16.69.1. Executing ABC.
16.69.2. Re-integrating ABC results.
16.70. Extracting gate netlist of module `\rvdff_WIDTH34' to `<abc-temp-dir>/input.blif'..
16.70.1. Executing ABC.
16.70.2. Re-integrating ABC results.
16.71. Extracting gate netlist of module `\rvdff_WIDTH37' to `<abc-temp-dir>/input.blif'..
16.71.1. Executing ABC.
16.71.2. Re-integrating ABC results.
16.72. Extracting gate netlist of module `\rvdff_WIDTH38' to `<abc-temp-dir>/input.blif'..
16.72.1. Executing ABC.
16.72.2. Re-integrating ABC results.
16.73. Extracting gate netlist of module `\rvdff_WIDTH4' to `<abc-temp-dir>/input.blif'..
16.73.1. Executing ABC.
16.73.2. Re-integrating ABC results.
16.74. Extracting gate netlist of module `\rvdff_WIDTH48' to `<abc-temp-dir>/input.blif'..
16.74.1. Executing ABC.
16.74.2. Re-integrating ABC results.
16.75. Extracting gate netlist of module `\rvdff_WIDTH5' to `<abc-temp-dir>/input.blif'..
16.75.1. Executing ABC.
16.75.2. Re-integrating ABC results.
16.76. Extracting gate netlist of module `\rvdff_WIDTH53' to `<abc-temp-dir>/input.blif'..
16.76.1. Executing ABC.
16.76.2. Re-integrating ABC results.
16.77. Extracting gate netlist of module `\rvdff_WIDTH6' to `<abc-temp-dir>/input.blif'..
16.77.1. Executing ABC.
16.77.2. Re-integrating ABC results.
16.78. Extracting gate netlist of module `\rvdff_WIDTH63' to `<abc-temp-dir>/input.blif'..
16.78.1. Executing ABC.
16.78.2. Re-integrating ABC results.
16.79. Extracting gate netlist of module `\rvdff_WIDTH64' to `<abc-temp-dir>/input.blif'..
16.79.1. Executing ABC.
16.79.2. Re-integrating ABC results.
16.80. Extracting gate netlist of module `\rvdff_WIDTH67' to `<abc-temp-dir>/input.blif'..
16.80.1. Executing ABC.
16.80.2. Re-integrating ABC results.
16.81. Extracting gate netlist of module `\rvdff_WIDTH68' to `<abc-temp-dir>/input.blif'..
16.81.1. Executing ABC.
16.81.2. Re-integrating ABC results.
16.82. Extracting gate netlist of module `\rvdff_WIDTH7' to `<abc-temp-dir>/input.blif'..
16.82.1. Executing ABC.
16.82.2. Re-integrating ABC results.
16.83. Extracting gate netlist of module `\rvdff_WIDTH74' to `<abc-temp-dir>/input.blif'..
16.83.1. Executing ABC.
16.83.2. Re-integrating ABC results.
16.84. Extracting gate netlist of module `\rvdff_WIDTH76' to `<abc-temp-dir>/input.blif'..
16.84.1. Executing ABC.
16.84.2. Re-integrating ABC results.
16.85. Extracting gate netlist of module `\rvdff_WIDTH8' to `<abc-temp-dir>/input.blif'..
16.85.1. Executing ABC.
16.85.2. Re-integrating ABC results.
16.86. Extracting gate netlist of module `\rvdff_WIDTH9' to `<abc-temp-dir>/input.blif'..
16.86.1. Executing ABC.
16.86.2. Re-integrating ABC results.
16.87. Extracting gate netlist of module `\rvdffe_WIDTH12' to `<abc-temp-dir>/input.blif'..
16.88. Extracting gate netlist of module `\rvdffe_WIDTH128' to `<abc-temp-dir>/input.blif'..
16.89. Extracting gate netlist of module `\rvdffe_WIDTH14' to `<abc-temp-dir>/input.blif'..
16.90. Extracting gate netlist of module `\rvdffe_WIDTH16' to `<abc-temp-dir>/input.blif'..
16.91. Extracting gate netlist of module `\rvdffe_WIDTH17' to `<abc-temp-dir>/input.blif'..
16.92. Extracting gate netlist of module `\rvdffe_WIDTH20' to `<abc-temp-dir>/input.blif'..
16.93. Extracting gate netlist of module `\rvdffe_WIDTH22' to `<abc-temp-dir>/input.blif'..
16.94. Extracting gate netlist of module `\rvdffe_WIDTH26' to `<abc-temp-dir>/input.blif'..
16.95. Extracting gate netlist of module `\rvdffe_WIDTH28' to `<abc-temp-dir>/input.blif'..
16.96. Extracting gate netlist of module `\rvdffe_WIDTH31' to `<abc-temp-dir>/input.blif'..
16.97. Extracting gate netlist of module `\rvdffe_WIDTH32' to `<abc-temp-dir>/input.blif'..
16.98. Extracting gate netlist of module `\rvdffe_WIDTH33' to `<abc-temp-dir>/input.blif'..
16.99. Extracting gate netlist of module `\rvdffe_WIDTH37' to `<abc-temp-dir>/input.blif'..
16.100. Extracting gate netlist of module `\rvdffe_WIDTH48' to `<abc-temp-dir>/input.blif'..
16.101. Extracting gate netlist of module `\rvdffe_WIDTH53' to `<abc-temp-dir>/input.blif'..
16.102. Extracting gate netlist of module `\rvdffe_WIDTH63' to `<abc-temp-dir>/input.blif'..
16.103. Extracting gate netlist of module `\rvdffe_WIDTH64' to `<abc-temp-dir>/input.blif'..
16.104. Extracting gate netlist of module `\rvdffe_WIDTH67' to `<abc-temp-dir>/input.blif'..
16.105. Extracting gate netlist of module `\rvdffe_WIDTH68' to `<abc-temp-dir>/input.blif'..
16.106. Extracting gate netlist of module `\rvdffe_WIDTH74' to `<abc-temp-dir>/input.blif'..
16.107. Extracting gate netlist of module `\rvdffe_WIDTH76' to `<abc-temp-dir>/input.blif'..
16.108. Extracting gate netlist of module `\rvdffe_WIDTH8' to `<abc-temp-dir>/input.blif'..
16.109. Extracting gate netlist of module `\rvdffe_WIDTH9' to `<abc-temp-dir>/input.blif'..
16.110. Extracting gate netlist of module `\rvdffs_WIDTH1' to `<abc-temp-dir>/input.blif'..
16.110.1. Executing ABC.
16.110.2. Re-integrating ABC results.
16.111. Extracting gate netlist of module `\rvdffs_WIDTH11' to `<abc-temp-dir>/input.blif'..
16.111.1. Executing ABC.
16.111.2. Re-integrating ABC results.
16.112. Extracting gate netlist of module `\rvdffs_WIDTH2' to `<abc-temp-dir>/input.blif'..
16.112.1. Executing ABC.
16.112.2. Re-integrating ABC results.
16.113. Extracting gate netlist of module `\rvdffs_WIDTH3' to `<abc-temp-dir>/input.blif'..
16.113.1. Executing ABC.
16.113.2. Re-integrating ABC results.
16.114. Extracting gate netlist of module `\rvdffs_WIDTH32' to `<abc-temp-dir>/input.blif'..
16.114.1. Executing ABC.
16.114.2. Re-integrating ABC results.
16.115. Extracting gate netlist of module `\rvdffs_WIDTH4' to `<abc-temp-dir>/input.blif'..
16.115.1. Executing ABC.
16.115.2. Re-integrating ABC results.
16.116. Extracting gate netlist of module `\rvdffs_WIDTH5' to `<abc-temp-dir>/input.blif'..
16.116.1. Executing ABC.
16.116.2. Re-integrating ABC results.
16.117. Extracting gate netlist of module `\rvdffs_WIDTH6' to `<abc-temp-dir>/input.blif'..
16.117.1. Executing ABC.
16.117.2. Re-integrating ABC results.
16.118. Extracting gate netlist of module `\rvdffs_WIDTH64' to `<abc-temp-dir>/input.blif'..
16.118.1. Executing ABC.
16.118.2. Re-integrating ABC results.
16.119. Extracting gate netlist of module `\rvdffs_WIDTH8' to `<abc-temp-dir>/input.blif'..
16.119.1. Executing ABC.
16.119.2. Re-integrating ABC results.
16.120. Extracting gate netlist of module `\rvdffsc_WIDTH1' to `<abc-temp-dir>/input.blif'..
16.120.1. Executing ABC.
16.120.2. Re-integrating ABC results.
16.121. Extracting gate netlist of module `\rvdffsc_WIDTH2' to `<abc-temp-dir>/input.blif'..
16.121.1. Executing ABC.
16.121.2. Re-integrating ABC results.
16.122. Extracting gate netlist of module `\rvecc_decode' to `<abc-temp-dir>/input.blif'..
16.122.1. Executing ABC.
16.122.2. Re-integrating ABC results.
16.123. Extracting gate netlist of module `\rvecc_encode' to `<abc-temp-dir>/input.blif'..
16.123.1. Executing ABC.
16.123.2. Re-integrating ABC results.
16.124. Extracting gate netlist of module `\rveven_paritycheck' to `<abc-temp-dir>/input.blif'..
16.124.1. Executing ABC.
16.124.2. Re-integrating ABC results.
16.125. Extracting gate netlist of module `\rveven_paritycheck_WIDTH20' to `<abc-temp-dir>/input.blif'..
16.125.1. Executing ABC.
16.125.2. Re-integrating ABC results.
16.126. Extracting gate netlist of module `\rveven_paritygen_WIDTH16' to `<abc-temp-dir>/input.blif'..
16.126.1. Executing ABC.
16.126.2. Re-integrating ABC results.
16.127. Extracting gate netlist of module `\rveven_paritygen_WIDTH20' to `<abc-temp-dir>/input.blif'..
16.127.1. Executing ABC.
16.127.2. Re-integrating ABC results.
16.128. Extracting gate netlist of module `\rvjtag_tap' to `<abc-temp-dir>/input.blif'..
16.128.1. Executing ABC.
16.128.2. Re-integrating ABC results.
16.129. Extracting gate netlist of module `\rvlsadder' to `<abc-temp-dir>/input.blif'..
16.129.1. Executing ABC.
16.129.2. Re-integrating ABC results.
16.130. Extracting gate netlist of module `\rvmaskandmatch' to `<abc-temp-dir>/input.blif'..
16.130.1. Executing ABC.
16.130.2. Re-integrating ABC results.
16.131. Extracting gate netlist of module `\rvrangecheck_f0040000_64' to `<abc-temp-dir>/input.blif'..
16.131.1. Executing ABC.
16.131.2. Re-integrating ABC results.
16.132. Extracting gate netlist of module `\rvrangecheck_f00c0000_32' to `<abc-temp-dir>/input.blif'..
16.132.1. Executing ABC.
16.132.2. Re-integrating ABC results.
16.133. Extracting gate netlist of module `\rvsyncss_WIDTH6' to `<abc-temp-dir>/input.blif'..
16.134. Extracting gate netlist of module `\rvsyncss_WIDTH8' to `<abc-temp-dir>/input.blif'..
16.135. Extracting gate netlist of module `\rvtwoscomp_WIDTH32' to `<abc-temp-dir>/input.blif'..
16.135.1. Executing ABC.
16.135.2. Re-integrating ABC results.
16.136. Extracting gate netlist of module `\swerv' to `<abc-temp-dir>/input.blif'..
16.136.1. Executing ABC.
16.136.2. Re-integrating ABC results.
16.137. Extracting gate netlist of module `\swerv_wrapper' to `<abc-temp-dir>/input.blif'..
17. Printing statistics.
Ungroup modules of size 100
18. Executing HIERARCHY pass (managing design hierarchy).
18.1. Analyzing design hierarchy..
18.2. Analyzing design hierarchy..
Found module swerv_wrapper
Found module mem
Found module ifu_ic_mem
Found module IC_DATA_ICACHE_TAG_HIGH12_ICACHE_TAG_LOW6_ICACHE_IC_DEPTH8
Found module ram_256x34
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH5
Found module IC_TAG_ICACHE_TAG_HIGH12_ICACHE_TAG_LOW6_ICACHE_TAG_DEPTH64
Found module ram_64x21
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH20
Found module rvdff_WIDTH4
Found module rveven_paritycheck_WIDTH20
Found module rveven_paritygen_WIDTH20
Found module lsu_dccm_mem
Found module ram_2048x39
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdffs_WIDTH3
Found module rvdff_WIDTH3
Found module swerv
Found module dbg
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH1
Found module rvdff_WIDTH2
Found module rvdff_WIDTH3
Found module rvdff_WIDTH64
Found module rvdffe_WIDTH32
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH32
Found module rvdffs_WIDTH1
Found module rvdff_WIDTH1
Found module rvdffs_WIDTH3
Found module rvdff_WIDTH3
Found module rvdffs_WIDTH32
Found module rvdff_WIDTH32
Found module rvdffs_WIDTH4
Found module rvdff_WIDTH4
Found module rvdffs_WIDTH5
Found module rvdff_WIDTH5
Found module rvdffsc_WIDTH1
Found module rvdff_WIDTH1
Found module dec
Found module dec_decode_ctl
Found module dec_dec_ctl
Found module rvbradder
Found module rvdff_WIDTH1
Found module rvdff_WIDTH10
Found module rvdff_WIDTH2
Found module rvdffe_WIDTH12
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH12
Found module rvdffe_WIDTH26
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH26
Found module rvdffe_WIDTH31
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH31
Found module rvdffe_WIDTH32
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH32
Found module rvdffe_WIDTH37
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH37
Found module rvdffe_WIDTH67
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH67
Found module rvdffe_WIDTH9
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH9
Found module rvdffs_WIDTH1
Found module rvdff_WIDTH1
Found module rvdffs_WIDTH2
Found module rvdff_WIDTH2
Found module rvdffs_WIDTH3
Found module rvdff_WIDTH3
Found module rvdffs_WIDTH4
Found module rvdff_WIDTH4
Found module rvdffs_WIDTH5
Found module rvdff_WIDTH5
Found module dec_gpr_ctl_GPR_BANKS1_GPR_BANKS_LOG21
Found module rvdffe_WIDTH32
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH32
Found module rvdffs_WIDTH1
Found module rvdff_WIDTH1
Found module dec_ib_ctl
Found module rvdff_WIDTH1
Found module rvdff_WIDTH4
Found module rvdffe_WIDTH16
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH16
Found module rvdffe_WIDTH32
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH32
Found module rvdffe_WIDTH37
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH37
Found module rvdffe_WIDTH68
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH68
Found module dec_tlu_ctl
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH1
Found module rvdff_WIDTH10
Found module rvdff_WIDTH11
Found module rvdff_WIDTH15
Found module rvdff_WIDTH18
Found module rvdff_WIDTH2
Found module rvdff_WIDTH22
Found module rvdff_WIDTH31
Found module rvdff_WIDTH32
Found module rvdff_WIDTH34
Found module rvdff_WIDTH38
Found module rvdff_WIDTH4
Found module rvdff_WIDTH8
Found module rvdffe_WIDTH14
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH14
Found module rvdffe_WIDTH17
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH17
Found module rvdffe_WIDTH22
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH22
Found module rvdffe_WIDTH31
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH31
Found module rvdffe_WIDTH32
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH32
Found module rvdffe_WIDTH8
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH8
Found module rvdffe_WIDTH9
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH9
Found module rvdffs_WIDTH1
Found module rvdff_WIDTH1
Found module rvdffs_WIDTH2
Found module rvdff_WIDTH2
Found module rvdffs_WIDTH6
Found module rvdff_WIDTH6
Found module rvsyncss_WIDTH6
Found module rvdff_WIDTH6
Found module dec_trigger
Found module rvmaskandmatch
Found module dma_ctrl
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH1
Found module rvdff_WIDTH2
Found module rvdffe_WIDTH32
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH32
Found module rvdffe_WIDTH64
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH64
Found module rvdffs_WIDTH1
Found module rvdff_WIDTH1
Found module rvdffs_WIDTH2
Found module rvdff_WIDTH2
Found module rvdffs_WIDTH3
Found module rvdff_WIDTH3
Found module rvdffs_WIDTH8
Found module rvdff_WIDTH8
Found module rvdffsc_WIDTH1
Found module rvdff_WIDTH1
Found module rvdffsc_WIDTH2
Found module rvdff_WIDTH2
Found module rvrangecheck_f0040000_64
Found module rvrangecheck_f00c0000_32
Found module dmi_wrapper
Found module dmi_jtag_to_core_sync
Found module rvjtag_tap
Found module exu
Found module exu_alu_ctl
Found module rvbradder
Found module rvdffe_WIDTH12
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH12
Found module rvdffe_WIDTH31
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH31
Found module rvdffe_WIDTH32
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH32
Found module rvdffe_WIDTH74
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH74
Found module rvdffs_WIDTH1
Found module rvdff_WIDTH1
Found module exu_div_ctl
Found module rvdff_WIDTH1
Found module rvdff_WIDTH5
Found module rvdff_WIDTH6
Found module rvdffe_WIDTH33
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH33
Found module rvdffs_WIDTH4
Found module rvdff_WIDTH4
Found module rvtwoscomp_WIDTH32
Found module exu_mul_ctl
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH1
Found module rvdff_WIDTH32
Found module rvdff_WIDTH33
Found module rvdff_WIDTH64
Found module rvdffs_WIDTH1
Found module rvdff_WIDTH1
Found module rvdff_WIDTH1
Found module rvdff_WIDTH2
Found module rvdff_WIDTH5
Found module rvdffe_WIDTH20
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH20
Found module rvdffe_WIDTH31
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH31
Found module rvdffe_WIDTH32
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH32
Found module rvdffe_WIDTH33
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH33
Found module rvdffe_WIDTH63
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH63
Found module rvdffe_WIDTH74
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH74
Found module rvdffe_WIDTH76
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH76
Found module rvdffs_WIDTH2
Found module rvdff_WIDTH2
Found module rvdffs_WIDTH5
Found module rvdff_WIDTH5
Found module ifu
Found module ifu_aln_ctl
Found module ifu_compress_ctl
Found module rvbtb_addr_hash
Found module rvbtb_tag_hash
Found module rvdff_WIDTH1
Found module rvdff_WIDTH2
Found module rvdff_WIDTH3
Found module rvdff_WIDTH8
Found module rvdffe_WIDTH128
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH128
Found module rvdffe_WIDTH16
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH16
Found module rvdffe_WIDTH31
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH31
Found module rvdffe_WIDTH48
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH48
Found module rvdffe_WIDTH53
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH53
Found module rvdffe_WIDTH8
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH8
Found module rveven_paritycheck
Found module ifu_bp_ctl
Found module rvbradder
Found module rvbtb_addr_hash
Found module rvbtb_ghr_hash
Found module rvbtb_tag_hash
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH13
Found module rvdff_WIDTH5
Found module rvdff_WIDTH9
Found module rvdffe_WIDTH16
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH16
Found module rvdffe_WIDTH26
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH26
Found module rvdffe_WIDTH28
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH28
Found module rvdffe_WIDTH31
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH31
Found module rvdffs_WIDTH2
Found module rvdff_WIDTH2
Found module ifu_ifc_ctl
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH2
Found module rvdff_WIDTH3
Found module rvdff_WIDTH31
Found module rvdff_WIDTH5
Found module rvdffe_WIDTH31
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH31
Found module ifu_mem_ctl
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH1
Found module rvdff_WIDTH11
Found module rvdff_WIDTH2
Found module rvdff_WIDTH3
Found module rvdff_WIDTH31
Found module rvdff_WIDTH34
Found module rvdff_WIDTH4
Found module rvdff_WIDTH5
Found module rvdff_WIDTH6
Found module rvdff_WIDTH64
Found module rvdff_WIDTH9
Found module rvdffs_WIDTH1
Found module rvdff_WIDTH1
Found module rvdffs_WIDTH11
Found module rvdff_WIDTH11
Found module rvdffs_WIDTH3
Found module rvdff_WIDTH3
Found module rveven_paritygen_WIDTH16
Found module lsu
Found module lsu_bus_intf
Found module lsu_bus_buffer
Found module rvdff_WIDTH1
Found module rvdff_WIDTH2
Found module rvdff_WIDTH3
Found module rvdff_WIDTH32
Found module rvdff_WIDTH4
Found module rvdff_WIDTH8
Found module rvdffe_WIDTH32
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH32
Found module rvdffe_WIDTH64
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH64
Found module rvdffs_WIDTH1
Found module rvdff_WIDTH1
Found module rvdffs_WIDTH2
Found module rvdff_WIDTH2
Found module rvdffs_WIDTH3
Found module rvdff_WIDTH3
Found module rvdffs_WIDTH4
Found module rvdff_WIDTH4
Found module rvdffs_WIDTH8
Found module rvdff_WIDTH8
Found module rvdffsc_WIDTH1
Found module rvdff_WIDTH1
Found module rvdff_WIDTH1
Found module rvdff_WIDTH32
Found module rvdff_WIDTH4
Found module lsu_clkdomain
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH1
Found module lsu_dccm_ctl
Found module rvdff_WIDTH1
Found module rvdff_WIDTH32
Found module rvdff_WIDTH7
Found module lsu_ecc
Found module rvecc_decode
Found module rvecc_encode
Found module lsu_lsc_ctl
Found module lsu_addrcheck
Found module rvdff_WIDTH1
Found module rvrangecheck_f0040000_64
Found module rvrangecheck_f00c0000_32
Found module rvdff_WIDTH1
Found module rvdff_WIDTH12
Found module rvdff_WIDTH18
Found module rvdff_WIDTH32
Found module rvdff_WIDTH64
Found module rvdffs_WIDTH64
Found module rvdff_WIDTH64
Found module rvlsadder
Found module lsu_stbuf
Found module rvdff_WIDTH1
Found module rvdff_WIDTH3
Found module rvdff_WIDTH32
Found module rvdff_WIDTH4
Found module rvdffe_WIDTH16
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH16
Found module rvdffe_WIDTH32
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH32
Found module rvdffs_WIDTH1
Found module rvdff_WIDTH1
Found module rvdffs_WIDTH3
Found module rvdff_WIDTH3
Found module rvdffs_WIDTH4
Found module rvdff_WIDTH4
Found module rvdffsc_WIDTH1
Found module rvdff_WIDTH1
Found module lsu_trigger
Found module rvmaskandmatch
Found module rvdff_WIDTH1
Found module pic_ctrl
Found module cmp_and_mux_ID_BITS8_INTPRIORITY_BITS4
Found module configurable_gw
Found module rvdff_WIDTH1
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
Found module rvdff_WIDTH1
Found module rvdff_WIDTH32
Found module rvdff_WIDTH4
Found module rvdff_WIDTH8
Found module rvdffs_WIDTH1
Found module rvdff_WIDTH1
Found module rvdffs_WIDTH2
Found module rvdff_WIDTH2
Found module rvdffs_WIDTH4
Found module rvdff_WIDTH4
Found module rvsyncss_WIDTH8
Found module rvdff_WIDTH8
Found module rvclkhdr
Found module clockhdr
Found module OPENROAD_CLKGATE
19. Printing statistics.
Area of module \swerv_wrapper is 49187.386060
Preserving hierarchical module: \swerv_wrapper
20. Printing statistics.
Area of module \mem is 33220.361500
Preserving hierarchical module: \mem
21. Printing statistics.
Area of module \ifu_ic_mem is 6253.138760
Preserving hierarchical module: \ifu_ic_mem
22. Printing statistics.
Area of module \IC_DATA_ICACHE_TAG_HIGH12_ICACHE_TAG_LOW6_ICACHE_IC_DEPTH8 is 5968.830900
Preserving hierarchical module: \IC_DATA_ICACHE_TAG_HIGH12_ICACHE_TAG_LOW6_ICACHE_IC_DEPTH8
23. Printing statistics.
Area of module \ram_256x34 is 365.484000
Preserving hierarchical module: \ram_256x34
24. Printing statistics.
Area of module \rvclkhdr is 0.174960
25. Printing statistics.
Area of module \clockhdr is 0.174960
26. Printing statistics.
27. Printing statistics.
Area of module \rvdff_WIDTH5 is 2.259900
28. Printing statistics.
Area of module \IC_TAG_ICACHE_TAG_HIGH12_ICACHE_TAG_LOW6_ICACHE_TAG_DEPTH64 is 284.307860
Preserving hierarchical module: \IC_TAG_ICACHE_TAG_HIGH12_ICACHE_TAG_LOW6_ICACHE_TAG_DEPTH64
29. Printing statistics.
Area of module \ram_64x21 is 56.435000
30. Printing statistics.
Area of module \rvclkhdr is 0.174960
31. Printing statistics.
Area of module \clockhdr is 0.174960
32. Printing statistics.
33. Printing statistics.
Area of module \rvdff_WIDTH20 is 9.039600
34. Printing statistics.
Area of module \rvdff_WIDTH4 is 1.807920
35. Printing statistics.
Area of module \rveven_paritycheck_WIDTH20 is 3.382560
36. Printing statistics.
Area of module \rveven_paritygen_WIDTH20 is 3.149280
37. Printing statistics.
Area of module \lsu_dccm_mem is 26967.222740
Preserving hierarchical module: \lsu_dccm_mem
38. Printing statistics.
Area of module \ram_2048x39 is 3353.857000
Preserving hierarchical module: \ram_2048x39
39. Printing statistics.
Area of module \rvclkhdr is 0.174960
40. Printing statistics.
Area of module \clockhdr is 0.174960
41. Printing statistics.
42. Printing statistics.
Area of module \rvdffs_WIDTH3 is 1.968300
43. Printing statistics.
Area of module \rvdff_WIDTH3 is 1.355940
44. Printing statistics.
Area of module \swerv is 15967.024560
Preserving hierarchical module: \swerv
45. Printing statistics.
Area of module \dbg is 284.047560
Preserving hierarchical module: \dbg
46. Printing statistics.
Area of module \rvclkhdr is 0.174960
47. Printing statistics.
Area of module \clockhdr is 0.174960
48. Printing statistics.
49. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
50. Printing statistics.
Area of module \rvdff_WIDTH2 is 0.903960
51. Printing statistics.
Area of module \rvdff_WIDTH3 is 1.355940
52. Printing statistics.
Area of module \rvdff_WIDTH64 is 28.926720
53. Printing statistics.
Area of module \rvdffe_WIDTH32 is 14.638320
54. Printing statistics.
Area of module \rvclkhdr is 0.174960
55. Printing statistics.
Area of module \clockhdr is 0.174960
56. Printing statistics.
57. Printing statistics.
Area of module \rvdff_WIDTH32 is 14.463360
58. Printing statistics.
Area of module \rvdffs_WIDTH1 is 0.743580
59. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
60. Printing statistics.
Area of module \rvdffs_WIDTH3 is 1.968300
61. Printing statistics.
Area of module \rvdff_WIDTH3 is 1.355940
62. Printing statistics.
Area of module \rvdffs_WIDTH32 is 21.257640
63. Printing statistics.
Area of module \rvdff_WIDTH32 is 14.463360
64. Printing statistics.
Area of module \rvdffs_WIDTH4 is 2.609820
65. Printing statistics.
Area of module \rvdff_WIDTH4 is 1.807920
66. Printing statistics.
Area of module \rvdffs_WIDTH5 is 3.251340
67. Printing statistics.
Area of module \rvdff_WIDTH5 is 2.259900
68. Printing statistics.
Area of module \rvdffsc_WIDTH1 is 0.831060
69. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
70. Printing statistics.
Area of module \dec is 4678.794900
Preserving hierarchical module: \dec
71. Printing statistics.
Area of module \dec_decode_ctl is 1601.685900
Preserving hierarchical module: \dec_decode_ctl
72. Printing statistics.
Area of module \dec_dec_ctl is 16.737840
73. Printing statistics.
Area of module \rvbradder is 21.038940
74. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
75. Printing statistics.
Area of module \rvdff_WIDTH10 is 4.519800
76. Printing statistics.
Area of module \rvdff_WIDTH2 is 0.903960
77. Printing statistics.
Area of module \rvdffe_WIDTH12 is 5.598720
78. Printing statistics.
Area of module \rvclkhdr is 0.174960
79. Printing statistics.
Area of module \clockhdr is 0.174960
80. Printing statistics.
81. Printing statistics.
Area of module \rvdff_WIDTH12 is 5.423760
82. Printing statistics.
Area of module \rvdffe_WIDTH26 is 11.926440
83. Printing statistics.
Area of module \rvclkhdr is 0.174960
84. Printing statistics.
Area of module \clockhdr is 0.174960
85. Printing statistics.
86. Printing statistics.
Area of module \rvdff_WIDTH26 is 11.751480
87. Printing statistics.
Area of module \rvdffe_WIDTH31 is 14.186340
88. Printing statistics.
Area of module \rvclkhdr is 0.174960
89. Printing statistics.
Area of module \clockhdr is 0.174960
90. Printing statistics.
91. Printing statistics.
Area of module \rvdff_WIDTH31 is 14.011380
92. Printing statistics.
Area of module \rvdffe_WIDTH32 is 14.638320
93. Printing statistics.
Area of module \rvclkhdr is 0.174960
94. Printing statistics.
Area of module \clockhdr is 0.174960
95. Printing statistics.
96. Printing statistics.
Area of module \rvdff_WIDTH32 is 14.463360
97. Printing statistics.
Area of module \rvdffe_WIDTH37 is 16.898220
98. Printing statistics.
Area of module \rvclkhdr is 0.174960
99. Printing statistics.
Area of module \clockhdr is 0.174960
100. Printing statistics.
101. Printing statistics.
Area of module \rvdff_WIDTH37 is 16.723260
102. Printing statistics.
Area of module \rvdffe_WIDTH67 is 30.457620
103. Printing statistics.
Area of module \rvclkhdr is 0.174960
104. Printing statistics.
Area of module \clockhdr is 0.174960
105. Printing statistics.
106. Printing statistics.
Area of module \rvdff_WIDTH67 is 30.282660
107. Printing statistics.
Area of module \rvdffe_WIDTH9 is 4.242780
108. Printing statistics.
Area of module \rvclkhdr is 0.174960
109. Printing statistics.
Area of module \clockhdr is 0.174960
110. Printing statistics.
111. Printing statistics.
Area of module \rvdff_WIDTH9 is 4.067820
112. Printing statistics.
Area of module \rvdffs_WIDTH1 is 0.743580
113. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
114. Printing statistics.
Area of module \rvdffs_WIDTH2 is 1.326780
115. Printing statistics.
Area of module \rvdff_WIDTH2 is 0.903960
116. Printing statistics.
Area of module \rvdffs_WIDTH3 is 1.968300
117. Printing statistics.
Area of module \rvdff_WIDTH3 is 1.355940
118. Printing statistics.
Area of module \rvdffs_WIDTH4 is 2.609820
119. Printing statistics.
Area of module \rvdff_WIDTH4 is 1.807920
120. Printing statistics.
Area of module \rvdffs_WIDTH5 is 3.251340
121. Printing statistics.
Area of module \rvdff_WIDTH5 is 2.259900
122. Printing statistics.
Area of module \dec_gpr_ctl_GPR_BANKS1_GPR_BANKS_LOG21 is 1225.959300
Preserving hierarchical module: \dec_gpr_ctl_GPR_BANKS1_GPR_BANKS_LOG21
123. Printing statistics.
Area of module \rvdffe_WIDTH32 is 14.638320
124. Printing statistics.
Area of module \rvclkhdr is 0.174960
125. Printing statistics.
Area of module \clockhdr is 0.174960
126. Printing statistics.
127. Printing statistics.
Area of module \rvdff_WIDTH32 is 14.463360
128. Printing statistics.
Area of module \rvdffs_WIDTH1 is 0.743580
129. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
130. Printing statistics.
Area of module \dec_ib_ctl is 439.528680
Preserving hierarchical module: \dec_ib_ctl
131. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
132. Printing statistics.
Area of module \rvdff_WIDTH4 is 1.807920
133. Printing statistics.
Area of module \rvdffe_WIDTH16 is 7.406640
134. Printing statistics.
Area of module \rvclkhdr is 0.174960
135. Printing statistics.
Area of module \clockhdr is 0.174960
136. Printing statistics.
137. Printing statistics.
Area of module \rvdff_WIDTH16 is 7.231680
138. Printing statistics.
Area of module \rvdffe_WIDTH32 is 14.638320
139. Printing statistics.
Area of module \rvclkhdr is 0.174960
140. Printing statistics.
Area of module \clockhdr is 0.174960
141. Printing statistics.
142. Printing statistics.
Area of module \rvdff_WIDTH32 is 14.463360
143. Printing statistics.
Area of module \rvdffe_WIDTH37 is 16.898220
144. Printing statistics.
Area of module \rvclkhdr is 0.174960
145. Printing statistics.
Area of module \clockhdr is 0.174960
146. Printing statistics.
147. Printing statistics.
Area of module \rvdff_WIDTH37 is 16.723260
148. Printing statistics.
Area of module \rvdffe_WIDTH68 is 30.909600
149. Printing statistics.
Area of module \rvclkhdr is 0.174960
150. Printing statistics.
Area of module \clockhdr is 0.174960
151. Printing statistics.
152. Printing statistics.
Area of module \rvdff_WIDTH68 is 30.734640
153. Printing statistics.
Area of module \dec_tlu_ctl is 1257.670800
Preserving hierarchical module: \dec_tlu_ctl
154. Printing statistics.
Area of module \rvclkhdr is 0.174960
155. Printing statistics.
Area of module \clockhdr is 0.174960
156. Printing statistics.
157. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
158. Printing statistics.
Area of module \rvdff_WIDTH10 is 4.519800
159. Printing statistics.
Area of module \rvdff_WIDTH11 is 4.971780
160. Printing statistics.
Area of module \rvdff_WIDTH15 is 6.779700
161. Printing statistics.
Area of module \rvdff_WIDTH18 is 8.135640
162. Printing statistics.
Area of module \rvdff_WIDTH2 is 0.903960
163. Printing statistics.
Area of module \rvdff_WIDTH22 is 9.943560
164. Printing statistics.
Area of module \rvdff_WIDTH31 is 14.011380
165. Printing statistics.
Area of module \rvdff_WIDTH32 is 14.463360
166. Printing statistics.
Area of module \rvdff_WIDTH34 is 15.367320
167. Printing statistics.
Area of module \rvdff_WIDTH38 is 17.175240
168. Printing statistics.
Area of module \rvdff_WIDTH4 is 1.807920
169. Printing statistics.
Area of module \rvdff_WIDTH8 is 3.615840
170. Printing statistics.
Area of module \rvdffe_WIDTH14 is 6.502680
171. Printing statistics.
Area of module \rvclkhdr is 0.174960
172. Printing statistics.
Area of module \clockhdr is 0.174960
173. Printing statistics.
174. Printing statistics.
Area of module \rvdff_WIDTH14 is 6.327720
175. Printing statistics.
Area of module \rvdffe_WIDTH17 is 7.858620
176. Printing statistics.
Area of module \rvclkhdr is 0.174960
177. Printing statistics.
Area of module \clockhdr is 0.174960
178. Printing statistics.
179. Printing statistics.
Area of module \rvdff_WIDTH17 is 7.683660
180. Printing statistics.
Area of module \rvdffe_WIDTH22 is 10.118520
181. Printing statistics.
Area of module \rvclkhdr is 0.174960
182. Printing statistics.
Area of module \clockhdr is 0.174960
183. Printing statistics.
184. Printing statistics.
Area of module \rvdff_WIDTH22 is 9.943560
185. Printing statistics.
Area of module \rvdffe_WIDTH31 is 14.186340
186. Printing statistics.
Area of module \rvclkhdr is 0.174960
187. Printing statistics.
Area of module \clockhdr is 0.174960
188. Printing statistics.
189. Printing statistics.
Area of module \rvdff_WIDTH31 is 14.011380
190. Printing statistics.
Area of module \rvdffe_WIDTH32 is 14.638320
191. Printing statistics.
Area of module \rvclkhdr is 0.174960
192. Printing statistics.
Area of module \clockhdr is 0.174960
193. Printing statistics.
194. Printing statistics.
Area of module \rvdff_WIDTH32 is 14.463360
195. Printing statistics.
Area of module \rvdffe_WIDTH8 is 3.790800
196. Printing statistics.
Area of module \rvclkhdr is 0.174960
197. Printing statistics.
Area of module \clockhdr is 0.174960
198. Printing statistics.
199. Printing statistics.
Area of module \rvdff_WIDTH8 is 3.615840
200. Printing statistics.
Area of module \rvdffe_WIDTH9 is 4.242780
201. Printing statistics.
Area of module \rvclkhdr is 0.174960
202. Printing statistics.
Area of module \clockhdr is 0.174960
203. Printing statistics.
204. Printing statistics.
Area of module \rvdff_WIDTH9 is 4.067820
205. Printing statistics.
Area of module \rvdffs_WIDTH1 is 0.743580
206. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
207. Printing statistics.
Area of module \rvdffs_WIDTH2 is 1.326780
208. Printing statistics.
Area of module \rvdff_WIDTH2 is 0.903960
209. Printing statistics.
Area of module \rvdffs_WIDTH6 is 3.907440
210. Printing statistics.
Area of module \rvdff_WIDTH6 is 2.711880
211. Printing statistics.
Area of module \rvsyncss_WIDTH6 is 5.423760
212. Printing statistics.
Area of module \rvdff_WIDTH6 is 2.711880
213. Printing statistics.
Area of module \dec_trigger is 153.600300
Preserving hierarchical module: \dec_trigger
214. Printing statistics.
Area of module \rvmaskandmatch is 14.944500
215. Printing statistics.
Area of module \dma_ctrl is 588.361320
Preserving hierarchical module: \dma_ctrl
216. Printing statistics.
Area of module \rvclkhdr is 0.174960
217. Printing statistics.
Area of module \clockhdr is 0.174960
218. Printing statistics.
219. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
220. Printing statistics.
Area of module \rvdff_WIDTH2 is 0.903960
221. Printing statistics.
Area of module \rvdffe_WIDTH32 is 14.638320
222. Printing statistics.
Area of module \rvclkhdr is 0.174960
223. Printing statistics.
Area of module \clockhdr is 0.174960
224. Printing statistics.
225. Printing statistics.
Area of module \rvdff_WIDTH32 is 14.463360
226. Printing statistics.
Area of module \rvdffe_WIDTH64 is 29.101680
227. Printing statistics.
Area of module \rvclkhdr is 0.174960
228. Printing statistics.
Area of module \clockhdr is 0.174960
229. Printing statistics.
230. Printing statistics.
Area of module \rvdff_WIDTH64 is 28.926720
231. Printing statistics.
Area of module \rvdffs_WIDTH1 is 0.743580
232. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
233. Printing statistics.
Area of module \rvdffs_WIDTH2 is 1.326780
234. Printing statistics.
Area of module \rvdff_WIDTH2 is 0.903960
235. Printing statistics.
Area of module \rvdffs_WIDTH3 is 1.968300
236. Printing statistics.
Area of module \rvdff_WIDTH3 is 1.355940
237. Printing statistics.
Area of module \rvdffs_WIDTH8 is 5.190480
238. Printing statistics.
Area of module \rvdff_WIDTH8 is 3.615840
239. Printing statistics.
Area of module \rvdffsc_WIDTH1 is 0.831060
240. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
241. Printing statistics.
Area of module \rvdffsc_WIDTH2 is 1.603800
242. Printing statistics.
Area of module \rvdff_WIDTH2 is 0.903960
243. Printing statistics.
Area of module \rvrangecheck_f0040000_64 is 0.816480
244. Printing statistics.
Area of module \rvrangecheck_f00c0000_32 is 0.787320
245. Printing statistics.
Area of module \dmi_wrapper is 75.524400
246. Printing statistics.
Area of module \dmi_jtag_to_core_sync is 2.741040
247. Printing statistics.
Area of module \rvjtag_tap is 72.783360
248. Printing statistics.
Area of module \exu is 3137.382720
Preserving hierarchical module: \exu
249. Printing statistics.
Area of module \exu_alu_ctl is 273.535380
Preserving hierarchical module: \exu_alu_ctl
250. Printing statistics.
Area of module \rvbradder is 21.038940
251. Printing statistics.
Area of module \rvdffe_WIDTH12 is 5.598720
252. Printing statistics.
Area of module \rvclkhdr is 0.174960
253. Printing statistics.
Area of module \clockhdr is 0.174960
254. Printing statistics.
255. Printing statistics.
Area of module \rvdff_WIDTH12 is 5.423760
256. Printing statistics.
Area of module \rvdffe_WIDTH31 is 14.186340
257. Printing statistics.
Area of module \rvclkhdr is 0.174960
258. Printing statistics.
Area of module \clockhdr is 0.174960
259. Printing statistics.
260. Printing statistics.
Area of module \rvdff_WIDTH31 is 14.011380
261. Printing statistics.
Area of module \rvdffe_WIDTH32 is 14.638320
262. Printing statistics.
Area of module \rvclkhdr is 0.174960
263. Printing statistics.
Area of module \clockhdr is 0.174960
264. Printing statistics.
265. Printing statistics.
Area of module \rvdff_WIDTH32 is 14.463360
266. Printing statistics.
Area of module \rvdffe_WIDTH74 is 33.621480
267. Printing statistics.
Area of module \rvclkhdr is 0.174960
268. Printing statistics.
Area of module \clockhdr is 0.174960
269. Printing statistics.
270. Printing statistics.
Area of module \rvdff_WIDTH74 is 33.446520
271. Printing statistics.
Area of module \rvdffs_WIDTH1 is 0.743580
272. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
273. Printing statistics.
Area of module \exu_div_ctl is 230.247360
Preserving hierarchical module: \exu_div_ctl
274. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
275. Printing statistics.
Area of module \rvdff_WIDTH5 is 2.259900
276. Printing statistics.
Area of module \rvdff_WIDTH6 is 2.711880
277. Printing statistics.
Area of module \rvdffe_WIDTH33 is 15.090300
278. Printing statistics.
Area of module \rvclkhdr is 0.174960
279. Printing statistics.
Area of module \clockhdr is 0.174960
280. Printing statistics.
281. Printing statistics.
Area of module \rvdff_WIDTH33 is 14.915340
282. Printing statistics.
Area of module \rvdffs_WIDTH4 is 2.609820
283. Printing statistics.
Area of module \rvdff_WIDTH4 is 1.807920
284. Printing statistics.
Area of module \rvtwoscomp_WIDTH32 is 8.091900
285. Printing statistics.
Area of module \exu_mul_ctl is 965.385540
Preserving hierarchical module: \exu_mul_ctl
286. Printing statistics.
Area of module \rvclkhdr is 0.174960
287. Printing statistics.
Area of module \clockhdr is 0.174960
288. Printing statistics.
289. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
290. Printing statistics.
Area of module \rvdff_WIDTH32 is 14.463360
291. Printing statistics.
Area of module \rvdff_WIDTH33 is 14.915340
292. Printing statistics.
Area of module \rvdff_WIDTH64 is 28.926720
293. Printing statistics.
Area of module \rvdffs_WIDTH1 is 0.743580
294. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
295. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
296. Printing statistics.
Area of module \rvdff_WIDTH2 is 0.903960
297. Printing statistics.
Area of module \rvdff_WIDTH5 is 2.259900
298. Printing statistics.
Area of module \rvdffe_WIDTH20 is 9.214560
299. Printing statistics.
Area of module \rvclkhdr is 0.174960
300. Printing statistics.
Area of module \clockhdr is 0.174960
301. Printing statistics.
302. Printing statistics.
Area of module \rvdff_WIDTH20 is 9.039600
303. Printing statistics.
Area of module \rvdffe_WIDTH31 is 14.186340
304. Printing statistics.
Area of module \rvclkhdr is 0.174960
305. Printing statistics.
Area of module \clockhdr is 0.174960
306. Printing statistics.
307. Printing statistics.
Area of module \rvdff_WIDTH31 is 14.011380
308. Printing statistics.
Area of module \rvdffe_WIDTH32 is 14.638320
309. Printing statistics.
Area of module \rvclkhdr is 0.174960
310. Printing statistics.
Area of module \clockhdr is 0.174960
311. Printing statistics.
312. Printing statistics.
Area of module \rvdff_WIDTH32 is 14.463360
313. Printing statistics.
Area of module \rvdffe_WIDTH33 is 15.090300
314. Printing statistics.
Area of module \rvclkhdr is 0.174960
315. Printing statistics.
Area of module \clockhdr is 0.174960
316. Printing statistics.
317. Printing statistics.
Area of module \rvdff_WIDTH33 is 14.915340
318. Printing statistics.
Area of module \rvdffe_WIDTH63 is 28.649700
319. Printing statistics.
Area of module \rvclkhdr is 0.174960
320. Printing statistics.
Area of module \clockhdr is 0.174960
321. Printing statistics.
322. Printing statistics.
Area of module \rvdff_WIDTH63 is 28.474740
323. Printing statistics.
Area of module \rvdffe_WIDTH74 is 33.621480
324. Printing statistics.
Area of module \rvclkhdr is 0.174960
325. Printing statistics.
Area of module \clockhdr is 0.174960
326. Printing statistics.
327. Printing statistics.
Area of module \rvdff_WIDTH74 is 33.446520
328. Printing statistics.
Area of module \rvdffe_WIDTH76 is 34.525440
329. Printing statistics.
Area of module \rvclkhdr is 0.174960
330. Printing statistics.
Area of module \clockhdr is 0.174960
331. Printing statistics.
332. Printing statistics.
Area of module \rvdff_WIDTH76 is 34.350480
333. Printing statistics.
Area of module \rvdffs_WIDTH2 is 1.326780
334. Printing statistics.
Area of module \rvdff_WIDTH2 is 0.903960
335. Printing statistics.
Area of module \rvdffs_WIDTH5 is 3.251340
336. Printing statistics.
Area of module \rvdff_WIDTH5 is 2.259900
337. Printing statistics.
Area of module \ifu is 3127.978620
Preserving hierarchical module: \ifu
338. Printing statistics.
Area of module \ifu_aln_ctl is 1075.654080
Preserving hierarchical module: \ifu_aln_ctl
339. Printing statistics.
Area of module \ifu_compress_ctl is 19.435140
340. Printing statistics.
Area of module \rvbtb_addr_hash is 0.699840
341. Printing statistics.
Area of module \rvbtb_tag_hash is 1.574640
342. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
343. Printing statistics.
Area of module \rvdff_WIDTH2 is 0.903960
344. Printing statistics.
Area of module \rvdff_WIDTH3 is 1.355940
345. Printing statistics.
Area of module \rvdff_WIDTH8 is 3.615840
346. Printing statistics.
Area of module \rvdffe_WIDTH128 is 58.028400
347. Printing statistics.
Area of module \rvclkhdr is 0.174960
348. Printing statistics.
Area of module \clockhdr is 0.174960
349. Printing statistics.
350. Printing statistics.
Area of module \rvdff_WIDTH128 is 57.853440
351. Printing statistics.
Area of module \rvdffe_WIDTH16 is 7.406640
352. Printing statistics.
Area of module \rvclkhdr is 0.174960
353. Printing statistics.
Area of module \clockhdr is 0.174960
354. Printing statistics.
355. Printing statistics.
Area of module \rvdff_WIDTH16 is 7.231680
356. Printing statistics.
Area of module \rvdffe_WIDTH31 is 14.186340
357. Printing statistics.
Area of module \rvclkhdr is 0.174960
358. Printing statistics.
Area of module \clockhdr is 0.174960
359. Printing statistics.
360. Printing statistics.
Area of module \rvdff_WIDTH31 is 14.011380
361. Printing statistics.
Area of module \rvdffe_WIDTH48 is 21.870000
362. Printing statistics.
Area of module \rvclkhdr is 0.174960
363. Printing statistics.
Area of module \clockhdr is 0.174960
364. Printing statistics.
365. Printing statistics.
Area of module \rvdff_WIDTH48 is 21.695040
366. Printing statistics.
Area of module \rvdffe_WIDTH53 is 24.129900
367. Printing statistics.
Area of module \rvclkhdr is 0.174960
368. Printing statistics.
Area of module \clockhdr is 0.174960
369. Printing statistics.
370. Printing statistics.
Area of module \rvdff_WIDTH53 is 23.954940
371. Printing statistics.
Area of module \rvdffe_WIDTH8 is 3.790800
372. Printing statistics.
Area of module \rvclkhdr is 0.174960
373. Printing statistics.
Area of module \clockhdr is 0.174960
374. Printing statistics.
375. Printing statistics.
Area of module \rvdff_WIDTH8 is 3.615840
376. Printing statistics.
Area of module \rveven_paritycheck is 2.726460
377. Printing statistics.
Area of module \ifu_bp_ctl is 1263.692340
Preserving hierarchical module: \ifu_bp_ctl
378. Printing statistics.
Area of module \rvbradder is 21.038940
379. Printing statistics.
Area of module \rvbtb_addr_hash is 0.699840
380. Printing statistics.
Area of module \rvbtb_ghr_hash is 0.524880
381. Printing statistics.
Area of module \rvbtb_tag_hash is 1.574640
382. Printing statistics.
Area of module \rvclkhdr is 0.174960
383. Printing statistics.
Area of module \clockhdr is 0.174960
384. Printing statistics.
385. Printing statistics.
Area of module \rvdff_WIDTH13 is 5.875740
386. Printing statistics.
Area of module \rvdff_WIDTH5 is 2.259900
387. Printing statistics.
Area of module \rvdff_WIDTH9 is 4.067820
388. Printing statistics.
Area of module \rvdffe_WIDTH16 is 7.406640
389. Printing statistics.
Area of module \rvclkhdr is 0.174960
390. Printing statistics.
Area of module \clockhdr is 0.174960
391. Printing statistics.
392. Printing statistics.
Area of module \rvdff_WIDTH16 is 7.231680
393. Printing statistics.
Area of module \rvdffe_WIDTH26 is 11.926440
394. Printing statistics.
Area of module \rvclkhdr is 0.174960
395. Printing statistics.
Area of module \clockhdr is 0.174960
396. Printing statistics.
397. Printing statistics.
Area of module \rvdff_WIDTH26 is 11.751480
398. Printing statistics.
Area of module \rvdffe_WIDTH28 is 12.830400
399. Printing statistics.
Area of module \rvclkhdr is 0.174960
400. Printing statistics.
Area of module \clockhdr is 0.174960
401. Printing statistics.
402. Printing statistics.
Area of module \rvdff_WIDTH28 is 12.655440
403. Printing statistics.
Area of module \rvdffe_WIDTH31 is 14.186340
404. Printing statistics.
Area of module \rvclkhdr is 0.174960
405. Printing statistics.
Area of module \clockhdr is 0.174960
406. Printing statistics.
407. Printing statistics.
Area of module \rvdff_WIDTH31 is 14.011380
408. Printing statistics.
Area of module \rvdffs_WIDTH2 is 1.326780
409. Printing statistics.
Area of module \rvdff_WIDTH2 is 0.903960
410. Printing statistics.
Area of module \ifu_ifc_ctl is 102.686940
Preserving hierarchical module: \ifu_ifc_ctl
411. Printing statistics.
Area of module \rvclkhdr is 0.174960
412. Printing statistics.
Area of module \clockhdr is 0.174960
413. Printing statistics.
414. Printing statistics.
Area of module \rvdff_WIDTH2 is 0.903960
415. Printing statistics.
Area of module \rvdff_WIDTH3 is 1.355940
416. Printing statistics.
Area of module \rvdff_WIDTH31 is 14.011380
417. Printing statistics.
Area of module \rvdff_WIDTH5 is 2.259900
418. Printing statistics.
Area of module \rvdffe_WIDTH31 is 14.186340
419. Printing statistics.
Area of module \rvclkhdr is 0.174960
420. Printing statistics.
Area of module \clockhdr is 0.174960
421. Printing statistics.
422. Printing statistics.
Area of module \rvdff_WIDTH31 is 14.011380
423. Printing statistics.
Area of module \ifu_mem_ctl is 685.945260
Preserving hierarchical module: \ifu_mem_ctl
424. Printing statistics.
Area of module \rvclkhdr is 0.174960
425. Printing statistics.
Area of module \clockhdr is 0.174960
426. Printing statistics.
427. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
428. Printing statistics.
Area of module \rvdff_WIDTH11 is 4.971780
429. Printing statistics.
Area of module \rvdff_WIDTH2 is 0.903960
430. Printing statistics.
Area of module \rvdff_WIDTH3 is 1.355940
431. Printing statistics.
Area of module \rvdff_WIDTH31 is 14.011380
432. Printing statistics.
Area of module \rvdff_WIDTH34 is 15.367320
433. Printing statistics.
Area of module \rvdff_WIDTH4 is 1.807920
434. Printing statistics.
Area of module \rvdff_WIDTH5 is 2.259900
435. Printing statistics.
Area of module \rvdff_WIDTH6 is 2.711880
436. Printing statistics.
Area of module \rvdff_WIDTH64 is 28.926720
437. Printing statistics.
Area of module \rvdff_WIDTH9 is 4.067820
438. Printing statistics.
Area of module \rvdffs_WIDTH1 is 0.743580
439. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
440. Printing statistics.
Area of module \rvdffs_WIDTH11 is 7.319160
441. Printing statistics.
Area of module \rvdff_WIDTH11 is 4.971780
442. Printing statistics.
Area of module \rvdffs_WIDTH3 is 1.968300
443. Printing statistics.
Area of module \rvdff_WIDTH3 is 1.355940
444. Printing statistics.
Area of module \rveven_paritygen_WIDTH16 is 2.551500
445. Printing statistics.
Area of module \lsu is 3871.879380
Preserving hierarchical module: \lsu
446. Printing statistics.
Area of module \lsu_bus_intf is 1919.690280
Preserving hierarchical module: \lsu_bus_intf
447. Printing statistics.
Area of module \lsu_bus_buffer is 1667.150100
Preserving hierarchical module: \lsu_bus_buffer
448. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
449. Printing statistics.
Area of module \rvdff_WIDTH2 is 0.903960
450. Printing statistics.
Area of module \rvdff_WIDTH3 is 1.355940
451. Printing statistics.
Area of module \rvdff_WIDTH32 is 14.463360
452. Printing statistics.
Area of module \rvdff_WIDTH4 is 1.807920
453. Printing statistics.
Area of module \rvdff_WIDTH8 is 3.615840
454. Printing statistics.
Area of module \rvdffe_WIDTH32 is 14.638320
455. Printing statistics.
Area of module \rvclkhdr is 0.174960
456. Printing statistics.
Area of module \clockhdr is 0.174960
457. Printing statistics.
458. Printing statistics.
Area of module \rvdff_WIDTH32 is 14.463360
459. Printing statistics.
Area of module \rvdffe_WIDTH64 is 29.101680
460. Printing statistics.
Area of module \rvclkhdr is 0.174960
461. Printing statistics.
Area of module \clockhdr is 0.174960
462. Printing statistics.
463. Printing statistics.
Area of module \rvdff_WIDTH64 is 28.926720
464. Printing statistics.
Area of module \rvdffs_WIDTH1 is 0.743580
465. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
466. Printing statistics.
Area of module \rvdffs_WIDTH2 is 1.326780
467. Printing statistics.
Area of module \rvdff_WIDTH2 is 0.903960
468. Printing statistics.
Area of module \rvdffs_WIDTH3 is 1.968300
469. Printing statistics.
Area of module \rvdff_WIDTH3 is 1.355940
470. Printing statistics.
Area of module \rvdffs_WIDTH4 is 2.609820
471. Printing statistics.
Area of module \rvdff_WIDTH4 is 1.807920
472. Printing statistics.
Area of module \rvdffs_WIDTH8 is 5.190480
473. Printing statistics.
Area of module \rvdff_WIDTH8 is 3.615840
474. Printing statistics.
Area of module \rvdffsc_WIDTH1 is 0.831060
475. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
476. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
477. Printing statistics.
Area of module \rvdff_WIDTH32 is 14.463360
478. Printing statistics.
Area of module \rvdff_WIDTH4 is 1.807920
479. Printing statistics.
Area of module \lsu_clkdomain is 13.355280
480. Printing statistics.
Area of module \rvclkhdr is 0.174960
481. Printing statistics.
Area of module \clockhdr is 0.174960
482. Printing statistics.
483. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
484. Printing statistics.
Area of module \lsu_dccm_ctl is 115.254900
Preserving hierarchical module: \lsu_dccm_ctl
485. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
486. Printing statistics.
Area of module \rvdff_WIDTH32 is 14.463360
487. Printing statistics.
Area of module \rvdff_WIDTH7 is 3.163860
488. Printing statistics.
Area of module \lsu_ecc is 112.047300
Preserving hierarchical module: \lsu_ecc
489. Printing statistics.
Area of module \rvecc_decode is 25.267140
490. Printing statistics.
Area of module \rvecc_encode is 10.512180
491. Printing statistics.
Area of module \lsu_lsc_ctl is 518.902200
Preserving hierarchical module: \lsu_lsc_ctl
492. Printing statistics.
Area of module \lsu_addrcheck is 12.203460
493. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
494. Printing statistics.
Area of module \rvrangecheck_f0040000_64 is 0.816480
495. Printing statistics.
Area of module \rvrangecheck_f00c0000_32 is 0.787320
496. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
497. Printing statistics.
Area of module \rvdff_WIDTH12 is 5.423760
498. Printing statistics.
Area of module \rvdff_WIDTH18 is 8.135640
499. Printing statistics.
Area of module \rvdff_WIDTH32 is 14.463360
500. Printing statistics.
Area of module \rvdff_WIDTH64 is 28.926720
501. Printing statistics.
Area of module \rvdffs_WIDTH64 is 42.500700
502. Printing statistics.
Area of module \rvdff_WIDTH64 is 28.926720
503. Printing statistics.
Area of module \rvlsadder is 23.415480
504. Printing statistics.
Area of module \lsu_stbuf is 1104.245460
Preserving hierarchical module: \lsu_stbuf
505. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
506. Printing statistics.
Area of module \rvdff_WIDTH3 is 1.355940
507. Printing statistics.
Area of module \rvdff_WIDTH32 is 14.463360
508. Printing statistics.
Area of module \rvdff_WIDTH4 is 1.807920
509. Printing statistics.
Area of module \rvdffe_WIDTH16 is 7.406640
510. Printing statistics.
Area of module \rvclkhdr is 0.174960
511. Printing statistics.
Area of module \clockhdr is 0.174960
512. Printing statistics.
513. Printing statistics.
Area of module \rvdff_WIDTH16 is 7.231680
514. Printing statistics.
Area of module \rvdffe_WIDTH32 is 14.638320
515. Printing statistics.
Area of module \rvclkhdr is 0.174960
516. Printing statistics.
Area of module \clockhdr is 0.174960
517. Printing statistics.
518. Printing statistics.
Area of module \rvdff_WIDTH32 is 14.463360
519. Printing statistics.
Area of module \rvdffs_WIDTH1 is 0.743580
520. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
521. Printing statistics.
Area of module \rvdffs_WIDTH3 is 1.968300
522. Printing statistics.
Area of module \rvdff_WIDTH3 is 1.355940
523. Printing statistics.
Area of module \rvdffs_WIDTH4 is 2.609820
524. Printing statistics.
Area of module \rvdff_WIDTH4 is 1.807920
525. Printing statistics.
Area of module \rvdffsc_WIDTH1 is 0.831060
526. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
527. Printing statistics.
Area of module \lsu_trigger is 82.085400
528. Printing statistics.
Area of module \rvmaskandmatch is 14.944500
529. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
530. Printing statistics.
Area of module \pic_ctrl is 196.086420
Preserving hierarchical module: \pic_ctrl
531. Printing statistics.
Area of module \cmp_and_mux_ID_BITS8_INTPRIORITY_BITS4 is 6.998400
532. Printing statistics.
Area of module \configurable_gw is 0.874800
533. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
534. Printing statistics.
Area of module \rvclkhdr is 0.174960
535. Printing statistics.
Area of module \clockhdr is 0.174960
536. Printing statistics.
537. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
538. Printing statistics.
Area of module \rvdff_WIDTH32 is 14.463360
539. Printing statistics.
Area of module \rvdff_WIDTH4 is 1.807920
540. Printing statistics.
Area of module \rvdff_WIDTH8 is 3.615840
541. Printing statistics.
Area of module \rvdffs_WIDTH1 is 0.743580
542. Printing statistics.
Area of module \rvdff_WIDTH1 is 0.451980
543. Printing statistics.
Area of module \rvdffs_WIDTH2 is 1.326780
544. Printing statistics.
Area of module \rvdff_WIDTH2 is 0.903960
545. Printing statistics.
Area of module \rvdffs_WIDTH4 is 2.609820
546. Printing statistics.
Area of module \rvdff_WIDTH4 is 1.807920
547. Printing statistics.
Area of module \rvsyncss_WIDTH8 is 7.231680
548. Printing statistics.
Area of module \rvdff_WIDTH8 is 3.615840
549. Printing statistics.
Area of module \rvclkhdr is 0.174960
550. Printing statistics.
Area of module \clockhdr is 0.174960
551. Printing statistics.
Warnings: 34 unique messages, 34 total
End of script. Logfile hash: c26bc5b6af, CPU: user 309.28s system 3.08s, MEM: 1227.04 MB peak
Yosys 0.33 (git sha1 2584903a0, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os)
Time spent: 49% 535x stat (219 sec), 31% 2x abc (139 sec), ...
Elapsed time: 7:28.93[h:]min:sec. CPU time: user 441.16 sys 7.80 (100%). Peak memory: 1256484KB.
