{
  "columns":
  ["", "ALUTs", "FFs", "RAMs", "DSPs", "Details"]
  , "debug_enabled":"true"
  , "type":"module"
  , "total_percent":
  [101.747, 68.1351, 40.3429, 106.42, 58.0357]
  , "total":
  [74657, 88409, 547, 65]
  , "name":"Kernel System"
  , "max_resources":
  [109572, 219144, 514, 112]
  , "children":
  [
    {
      "name":"Board interface"
      , "type":"resource"
      , "data":
      [2160, 1908, 20, 0]
      , "details":
      [
        {
          "type":"text"
          , "text":"Platform interface logic."
        }
      ]
    }
    , {
      "name":"Global interconnect"
      , "type":"resource"
      , "data":
      [1477, 5971, 10, 0]
      , "details":
      [
        {
          "type":"text"
          , "text":"Global interconnect for 13 global loads and 4 global stores. Reduce number of global loads and stores to simplify global interconnect."
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Global Memory Interconnect"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050"
            }
          ]
        }
      ]
    }
    , {
      "name":"avgpool2d"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [7.60519, 4.92188, 3.14633, 6.22568, 3.57143]
      , "total_kernel_resources":
      [5393, 6895, 32, 3.5]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1574, 1505, 0, 0]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"avgpool2d.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"squeezenet.cl:143"
                  , "type":"resource"
                  , "data":
                  [169, 128, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":143
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [169, 128, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"avgpool2d.B1"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [7, 14, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [7, 14, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [86, 51, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"squeezenet.cl:147"
                  , "type":"resource"
                  , "data":
                  [39.6667, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":147
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0]
                    }
                    , {
                      "name":"9-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6.66667, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"squeezenet.cl:149"
                  , "type":"resource"
                  , "data":
                  [1530, 2735, 13, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":149
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"64-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [65, 0, 0, 0]
                    }
                    , {
                      "name":"Floating-point Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [995, 717, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [470, 2018, 13, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"squeezenet.cl:150"
                  , "type":"resource"
                  , "data":
                  [3.33333, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":150
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"9-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3.33333, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"avgpool2d.B2"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [75, 53, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [75, 53, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [86, 51, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"squeezenet.cl:152"
                  , "type":"resource"
                  , "data":
                  [1823, 2358, 19, 3.5]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":152
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Floating-point Divide"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1014, 1065, 5, 3.5]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [809, 1293, 14, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Streaming LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"conv2d1x1"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [35.6176, 23.3737, 14.4882, 48.0545, 17.8571]
      , "total_kernel_resources":
      [25611, 31750, 247, 20]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1574, 1505, 0, 0]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"conv2d1x1.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [320, 469, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [320, 469, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [373, 167, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"squeezenet.cl:106"
                  , "type":"resource"
                  , "data":
                  [66, 0, 0, 2]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":106
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [66, 0, 0, 2]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"squeezenet.cl:108"
                  , "type":"resource"
                  , "data":
                  [318, 331, 13, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":108
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [318, 331, 13, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Streaming LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"squeezenet.cl:110"
                  , "type":"resource"
                  , "data":
                  [132, 0, 0, 4]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":110
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [132, 0, 0, 4]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"squeezenet.cl:118"
                  , "type":"resource"
                  , "data":
                  [66, 0, 0, 2]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":118
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [66, 0, 0, 2]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"conv2d1x1.B1"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"squeezenet.cl:118"
                  , "type":"resource"
                  , "data":
                  [33, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":118
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"conv2d1x1.B2"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [821, 1326, 1, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [821, 1326, 1, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [333, 183, 2, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [70, 2, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [70, 2, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"squeezenet.cl:120"
                  , "type":"resource"
                  , "data":
                  [40.3333, 0.666667, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":120
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0]
                    }
                    , {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [7.33333, 0.666667, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"squeezenet.cl:124"
                  , "type":"resource"
                  , "data":
                  [20637, 25419, 215, 12]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":124
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [132, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [264, 0, 0, 8]
                    }
                    , {
                      "name":"64-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [65, 0, 0, 0]
                    }
                    , {
                      "name":"Floating-point Add"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [3980, 2868, 0, 0]
                    }
                    , {
                      "name":"Floating-point Multiply"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [1096, 960, 0, 4]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":5
                      , "data":
                      [15100, 21591, 215, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as 'volatile' to disable generation of this cache."
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"squeezenet.cl:128"
                  , "type":"resource"
                  , "data":
                  [3.66667, 0.333333, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":128
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3.66667, 0.333333, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"conv2d1x1.B3"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [66, 132, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [66, 132, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [84, 44, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"squeezenet.cl:108"
                  , "type":"resource"
                  , "data":
                  [32, 32, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":108
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 32, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"squeezenet.cl:115"
                  , "type":"resource"
                  , "data":
                  [39, 1, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":115
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0]
                    }
                    , {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [5.5, 0.5, 0, 0]
                    }
                    , {
                      "name":"Or"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [0.5, 0.5, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"squeezenet.cl:120"
                  , "type":"resource"
                  , "data":
                  [35, 1, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":120
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"squeezenet.cl:130"
                  , "type":"resource"
                  , "data":
                  [565, 2136.5, 16, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":130
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"64-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [65, 0, 0, 0]
                    }
                    , {
                      "name":"Floating-point Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [105, 8, 0, 0]
                    }
                    , {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2.75, 0.25, 0, 0]
                    }
                    , {
                      "name":"Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [0.25, 0.25, 0, 0]
                    }
                    , {
                      "name":"Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [366, 2128, 16, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"squeezenet.cl:131"
                  , "type":"resource"
                  , "data":
                  [3, 0.5, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":131
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2.75, 0.25, 0, 0]
                    }
                    , {
                      "name":"Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [0.25, 0.25, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"conv2d3x3"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [44.2753, 31.9635, 15.7837, 40.6615, 25.8929]
      , "total_kernel_resources":
      [35023, 34589, 209, 29]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1574, 1505, 0, 0]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"conv2d3x3.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [491, 895, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [491, 895, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [578, 246, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"squeezenet.cl:57"
                  , "type":"resource"
                  , "data":
                  [99, 0, 0, 2]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":57
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [66, 0, 0, 2]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"squeezenet.cl:58"
                  , "type":"resource"
                  , "data":
                  [318, 331, 13, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":58
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [318, 331, 13, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Streaming LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"squeezenet.cl:59"
                  , "type":"resource"
                  , "data":
                  [165, 0, 0, 4]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":59
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [132, 0, 0, 4]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"squeezenet.cl:75"
                  , "type":"resource"
                  , "data":
                  [165, 0, 0, 2]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":75
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [66, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [66, 0, 0, 2]
                    }
                    , {
                      "name":"32-bit Integer Subtract"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"squeezenet.cl:79"
                  , "type":"resource"
                  , "data":
                  [210, 6, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":79
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":6
                      , "data":
                      [210, 6, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"squeezenet.cl:89"
                  , "type":"resource"
                  , "data":
                  [66, 0, 0, 2]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":89
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [66, 0, 0, 2]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"conv2d3x3.B1"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [201, 301, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [201, 301, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [205, 79, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [72, 4, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"And"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [1, 1, 0, 0]
                    }
                    , {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [70, 2, 0, 0]
                    }
                    , {
                      "name":"Or"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [1, 1, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"squeezenet.cl:78"
                  , "type":"resource"
                  , "data":
                  [165, 0, 0, 2]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":78
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [66, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [66, 0, 0, 2]
                    }
                    , {
                      "name":"32-bit Integer Subtract"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"squeezenet.cl:79"
                  , "type":"resource"
                  , "data":
                  [222, 18, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":79
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"And"
                      , "type":"resource"
                      , "count":24
                      , "data":
                      [11, 11, 0, 0]
                    }
                    , {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":6
                      , "data":
                      [210, 6, 0, 0]
                    }
                    , {
                      "name":"Or"
                      , "type":"resource"
                      , "count":13
                      , "data":
                      [1, 1, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"conv2d3x3.B2"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [1441, 2090, 6, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [1441, 2090, 6, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [274, 194, 2, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [9243, 6741, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Floating-point Add"
                      , "type":"resource"
                      , "count":9
                      , "data":
                      [8955, 6453, 0, 0]
                    }
                    , {
                      "name":"Select"
                      , "type":"resource"
                      , "count":9
                      , "data":
                      [288, 288, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"squeezenet.cl:70"
                  , "type":"resource"
                  , "data":
                  [66, 1, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":70
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [55, 0, 0, 0]
                    }
                    , {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [11, 1, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"squeezenet.cl:81"
                  , "type":"resource"
                  , "data":
                  [18612, 19832, 172, 17]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":81
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":7
                      , "data":
                      [209, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [264, 0, 0, 8]
                    }
                    , {
                      "name":"64-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [65, 0, 0, 0]
                    }
                    , {
                      "name":"Floating-point Multiply"
                      , "type":"resource"
                      , "count":9
                      , "data":
                      [2466, 2160, 0, 9]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [15608, 17672, 172, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as 'volatile' to disable generation of this cache."
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"conv2d3x3.B3"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [66, 132, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [66, 132, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [84, 44, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"squeezenet.cl:58"
                  , "type":"resource"
                  , "data":
                  [32, 32, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":58
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 32, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"squeezenet.cl:64"
                  , "type":"resource"
                  , "data":
                  [38.5, 0.5, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":64
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0]
                    }
                    , {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [5.5, 0.5, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"squeezenet.cl:70"
                  , "type":"resource"
                  , "data":
                  [35, 1, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":70
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"squeezenet.cl:89"
                  , "type":"resource"
                  , "data":
                  [597.75, 2136.25, 16, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":89
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0]
                    }
                    , {
                      "name":"64-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [65, 0, 0, 0]
                    }
                    , {
                      "name":"Floating-point Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [105, 8, 0, 0]
                    }
                    , {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2.75, 0.25, 0, 0]
                    }
                    , {
                      "name":"Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [366, 2128, 16, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"squeezenet.cl:90"
                  , "type":"resource"
                  , "data":
                  [2.75, 0.25, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":90
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2.75, 0.25, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"maxpool2d"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [7.49909, 4.55682, 3.32932, 5.64202, 10.7143]
      , "total_kernel_resources":
      [4993, 7296, 29, 12]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1574, 1505, 0, 0]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"maxpool2d.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [352, 534, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [352, 534, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [290, 126, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"squeezenet.cl:12"
                  , "type":"resource"
                  , "data":
                  [132, 0, 0, 4]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":12
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [132, 0, 0, 4]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"squeezenet.cl:13"
                  , "type":"resource"
                  , "data":
                  [132, 0, 0, 4]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":13
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [132, 0, 0, 4]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"maxpool2d.B1"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [51, 101, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [51, 101, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [84, 44, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"squeezenet.cl:36"
                  , "type":"resource"
                  , "data":
                  [66, 0, 0, 2]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":36
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [66, 0, 0, 2]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"maxpool2d.B2"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [490, 621, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [490, 621, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [229, 107, 0, 0]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [108, 37, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"3-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0]
                    }
                    , {
                      "name":"And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0]
                    }
                    , {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0]
                    }
                    , {
                      "name":"Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [35, 35, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"squeezenet.cl:28"
                  , "type":"resource"
                  , "data":
                  [36.3333, 0.666667, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":28
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"3-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [2.66667, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0]
                    }
                    , {
                      "name":"Or"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [0.666667, 0.666667, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"squeezenet.cl:30"
                  , "type":"resource"
                  , "data":
                  [700, 2018, 13, 2]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":30
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [99, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [66, 0, 0, 2]
                    }
                    , {
                      "name":"64-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [65, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [470, 2018, 13, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"squeezenet.cl:31"
                  , "type":"resource"
                  , "data":
                  [132.667, 8.33333, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":31
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"3-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1.33333, 0, 0, 0]
                    }
                    , {
                      "name":"Floating-point Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [105, 8, 0, 0]
                    }
                    , {
                      "name":"Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [0.333333, 0.333333, 0, 0]
                    }
                    , {
                      "name":"Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"maxpool2d.B3"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [64, 64, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [64, 64, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"squeezenet.cl:16"
                  , "type":"resource"
                  , "data":
                  [44, 1, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":16
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0]
                    }
                    , {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [11, 1, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"squeezenet.cl:18"
                  , "type":"resource"
                  , "data":
                  [40.3333, 0.666667, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":18
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0]
                    }
                    , {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [7.33333, 0.666667, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"squeezenet.cl:36"
                  , "type":"resource"
                  , "data":
                  [464, 2128, 16, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":36
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0]
                    }
                    , {
                      "name":"64-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [65, 0, 0, 0]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [366, 2128, 16, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"squeezenet.cl:37"
                  , "type":"resource"
                  , "data":
                  [3.66667, 0.333333, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"
                        , "line":37
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3.66667, 0.333333, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
  ]
}
