/*
 * regs_plb6dma.h
 *
 *  Created on: May 7, 2018
 *      Author: d.arsentiev
 */

#ifndef REGS_PLB6DMA_H_
#define REGS_PLB6DMA_H_

#define PLB6_DMA0_CR0        DCR_DMA2PLB6_0_BASE + 0x00
#define PLB6_DMA0_CTC0       DCR_DMA2PLB6_0_BASE + 0x01
#define PLB6_DMA0_DSTR0      DCR_DMA2PLB6_0_BASE + 0x02
#define PLB6_DMA0_SAH0       DCR_DMA2PLB6_0_BASE + 0x03
#define PLB6_DMA0_SAL0       DCR_DMA2PLB6_0_BASE + 0x04
#define PLB6_DMA0_DAH0       DCR_DMA2PLB6_0_BASE + 0x05
#define PLB6_DMA0_DAL0       DCR_DMA2PLB6_0_BASE + 0x06
#define PLB6_DMA0_SGH0       DCR_DMA2PLB6_0_BASE + 0x07
#define PLB6_DMA0_SGL0       DCR_DMA2PLB6_0_BASE + 0x08
#define PLB6_DMA0_SGC0       DCR_DMA2PLB6_0_BASE + 0x09
#define PLB6_DMA0_CHRES0     DCR_DMA2PLB6_0_BASE + 0x0A
#define PLB6_DMA0_CHLOCK0    DCR_DMA2PLB6_0_BASE + 0x0B
#define PLB6_DMA0_SGCA0      DCR_DMA2PLB6_0_BASE + 0x0C
#define PLB6_DMA0_CR1        DCR_DMA2PLB6_0_BASE + 0x10
#define PLB6_DMA0_CTC1       DCR_DMA2PLB6_0_BASE + 0x11
#define PLB6_DMA0_DSTR1      DCR_DMA2PLB6_0_BASE + 0x12
#define PLB6_DMA0_SAH1       DCR_DMA2PLB6_0_BASE + 0x13
#define PLB6_DMA0_SAL1       DCR_DMA2PLB6_0_BASE + 0x14
#define PLB6_DMA0_DAH1       DCR_DMA2PLB6_0_BASE + 0x15
#define PLB6_DMA0_DAL1       DCR_DMA2PLB6_0_BASE + 0x16
#define PLB6_DMA0_SGH1       DCR_DMA2PLB6_0_BASE + 0x17
#define PLB6_DMA0_SGL1       DCR_DMA2PLB6_0_BASE + 0x18
#define PLB6_DMA0_SGC1       DCR_DMA2PLB6_0_BASE + 0x19
#define PLB6_DMA0_CHRES1     DCR_DMA2PLB6_0_BASE + 0x1A
#define PLB6_DMA0_CHLOCK1    DCR_DMA2PLB6_0_BASE + 0x1B
#define PLB6_DMA0_SGCA1      DCR_DMA2PLB6_0_BASE + 0x1C
#define PLB6_DMA0_CR2        DCR_DMA2PLB6_0_BASE + 0x20
#define PLB6_DMA0_CTC2       DCR_DMA2PLB6_0_BASE + 0x21
#define PLB6_DMA0_DSTR2      DCR_DMA2PLB6_0_BASE + 0x22
#define PLB6_DMA0_SAH2       DCR_DMA2PLB6_0_BASE + 0x23
#define PLB6_DMA0_SAL2       DCR_DMA2PLB6_0_BASE + 0x24
#define PLB6_DMA0_DAH2       DCR_DMA2PLB6_0_BASE + 0x25
#define PLB6_DMA0_DAL2       DCR_DMA2PLB6_0_BASE + 0x26
#define PLB6_DMA0_SGH2       DCR_DMA2PLB6_0_BASE + 0x27
#define PLB6_DMA0_SGL2       DCR_DMA2PLB6_0_BASE + 0x28
#define PLB6_DMA0_SGC2       DCR_DMA2PLB6_0_BASE + 0x29
#define PLB6_DMA0_CHRES2     DCR_DMA2PLB6_0_BASE + 0x2A
#define PLB6_DMA0_CHLOCK2    DCR_DMA2PLB6_0_BASE + 0x2B
#define PLB6_DMA0_SGCA2      DCR_DMA2PLB6_0_BASE + 0x2C
#define PLB6_DMA0_CR3        DCR_DMA2PLB6_0_BASE + 0x30
#define PLB6_DMA0_CTC3       DCR_DMA2PLB6_0_BASE + 0x31
#define PLB6_DMA0_DSTR3      DCR_DMA2PLB6_0_BASE + 0x32
#define PLB6_DMA0_SAH3       DCR_DMA2PLB6_0_BASE + 0x33
#define PLB6_DMA0_SAL3       DCR_DMA2PLB6_0_BASE + 0x34
#define PLB6_DMA0_DAH3       DCR_DMA2PLB6_0_BASE + 0x35
#define PLB6_DMA0_DAL3       DCR_DMA2PLB6_0_BASE + 0x36
#define PLB6_DMA0_SGH3       DCR_DMA2PLB6_0_BASE + 0x37
#define PLB6_DMA0_SGL3       DCR_DMA2PLB6_0_BASE + 0x38
#define PLB6_DMA0_SGC3       DCR_DMA2PLB6_0_BASE + 0x39
#define PLB6_DMA0_CHRES3     DCR_DMA2PLB6_0_BASE + 0x3A
#define PLB6_DMA0_CHLOCK3    DCR_DMA2PLB6_0_BASE + 0x3B
#define PLB6_DMA0_SGCA3      DCR_DMA2PLB6_0_BASE + 0x3C
#define PLB6_DMA0_SR         DCR_DMA2PLB6_0_BASE + 0x40
#define PLB6_DMA0_MPEAH      DCR_DMA2PLB6_0_BASE + 0x41
#define PLB6_DMA0_PMEAL      DCR_DMA2PLB6_0_BASE + 0x42
#define PLB6_DMA0_PSE        DCR_DMA2PLB6_0_BASE + 0x43
#define PLB6_DMA0_PSEAH      DCR_DMA2PLB6_0_BASE + 0x44
#define PLB6_DMA0_PSEAL      DCR_DMA2PLB6_0_BASE + 0x45
#define PLB6_DMA0_CRS        DCR_DMA2PLB6_0_BASE + 0x46
#define PLB6_DMA0_REVID      DCR_DMA2PLB6_0_BASE + 0x47
#define PLB6_DMA0_ARB        DCR_DMA2PLB6_0_BASE + 0x48
#define PLB6_DMA0_OPTIONS    DCR_DMA2PLB6_0_BASE + 0x49
#define PLB6_DMA0_PERM       DCR_DMA2PLB6_0_BASE + 0x4A
#define PLB6_DMA0_PNC        DCR_DMA2PLB6_0_BASE + 0x4B


#endif /* REGS_PLB6DMA_H_ */
