mkdir -p /project/fun/openlane/clusterv-soc/verilog/dv/clusterv_soc/cache/questa
make -C /project/fun/openlane/clusterv-soc/verilog/dv/clusterv_soc/cache/questa -f /project/fun/openlane/clusterv-soc/verilog/dv/clusterv_soc/mkdv.mk \
	MKDV_RUNDIR=/project/fun/openlane/clusterv-soc/verilog/dv/clusterv_soc/rundir \
	MKDV_CACHEDIR=/project/fun/openlane/clusterv-soc/verilog/dv/clusterv_soc/cache/questa \
	build-questa || (echo "FAIL: exit status $?" > status.txt; exit 1)
make[1]: Entering directory '/project/fun/openlane/clusterv-soc/verilog/dv/clusterv_soc/cache/questa'
vlib work
vlog -suppress 2892 +incdir+/project/fun/openlane/clusterv-soc/caravel +incdir+/project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/dbg +incdir+/project/fun/openlane/clusterv-soc/packages/fwprotocol-defs/verilog/rtl +incdir+/project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl +incdir+/project/fun/openlane/clusterv-soc/packages/fwprotocol-defs/verilog/rtl +incdir+/project/fun/openlane/clusterv-soc/packages/fwprotocol-defs/verilog/rtl +incdir+/project/fun/openlane/clusterv-soc/packages/fwprotocol-defs/verilog/rtl +incdir+/project/fun/openlane/clusterv-soc/packages/fw-wishbone-interconnect/verilog/rtl +incdir+/project/fun/openlane/clusterv-soc/packages/fwprotocol-defs/verilog/rtl +incdir+/project/fun/openlane/clusterv-soc/packages/fwperiph-dma/verilog/rtl +incdir+/project/fun/openlane/clusterv-soc/packages/fwprotocol-defs/verilog/rtl +incdir+/project/fun/openlane/clusterv-soc/packages/fwprotocol-defs/verilog/rtl +incdir+/project/fun/openlane/clusterv-soc/packages/fwprotocol-defs/verilog/rtl +incdir+/project/fun/openlane/clusterv-soc/packages/fwprotocol-defs/verilog/rtl +incdir+/project/fun/openlane/clusterv-soc/packages/fwuart-16550/verilog/rtl +incdir+/project/fun/openlane/clusterv-soc/packages/mkdv/src/mkdv/share/mkfiles/../include +define+SIM +define+FUNCTIONAL +define+CLUSTERV_TILE_SRAM_MODULE=clusterv_tile_sram_bfm +define+CLUSTERV_MAIN_SRAM_MODULE=clusterv_main_sram_bfm +define+FWRISC_DBG_BFM_MODULE=fwrisc_dbg_bfm +define+HAVE_HDL_CLOCKGEN +define+HAVE_BIND /project/fun/openlane/clusterv-soc/verilog/dv/clusterv_soc//clusterv_soc_tb.sv /project/fun/openlane/clusterv-soc/verilog/dv/common//clusterv_tile_sram_bfm.v /project/fun/openlane/clusterv-soc/verilog/dv/common//clusterv_main_sram_bfm.v /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/dbg/fwrisc_dbg_bfm.v /project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_mgmt_if.v /project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_periph_subsys.v /project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_soc.v /project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_storage.v /project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_tile.v /project/fun/openlane/clusterv-soc/verilog/rtl//user_project_wrapper.v /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_decode.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_regfile.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_fetch.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_wb.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_exec.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_c_decode.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_shift_fast.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_tracer.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_rv32im.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_mul_div_shift.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_rv32i.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_alu.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_rv32imca_wb.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_rv32imc.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_rv32i_wb.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_rv32ic.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_mul_fast.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_mem.sv /project/fun/openlane/clusterv-soc/packages/fw-wishbone-bridges/verilog/rtl//wb_clockdomain_bridge.v /project/fun/openlane/clusterv-soc/packages/fw-wishbone-bridges/verilog/rtl//wb_clockdomain_bridge_tag.v /project/fun/openlane/clusterv-soc/packages/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_tag_1xN_pt.v /project/fun/openlane/clusterv-soc/packages/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_tag_NxN.v /project/fun/openlane/clusterv-soc/packages/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_1xN_pt.v /project/fun/openlane/clusterv-soc/packages/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_tag_1xN.v /project/fun/openlane/clusterv-soc/packages/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_arb.v /project/fun/openlane/clusterv-soc/packages/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_1xN.v /project/fun/openlane/clusterv-soc/packages/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_tag_NxN_dbg.v /project/fun/openlane/clusterv-soc/packages/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v /project/fun/openlane/clusterv-soc/packages/fw-wishbone-sram-ctrl/verilog/rtl//fw_wishbone_sram_ctrl_single.v /project/fun/openlane/clusterv-soc/packages/fwperiph-dma/verilog/rtl/wb_dma_wb_slv.v /project/fun/openlane/clusterv-soc/packages/fwperiph-dma/verilog/rtl/wb_dma_ch_sel.v /project/fun/openlane/clusterv-soc/packages/fwperiph-dma/verilog/rtl/wb_dma_wb_if.v /project/fun/openlane/clusterv-soc/packages/fwperiph-dma/verilog/rtl/fwperiph_dma_wb.v /project/fun/openlane/clusterv-soc/packages/fwperiph-dma/verilog/rtl/wb_dma_pri_enc_sub.v /project/fun/openlane/clusterv-soc/packages/fwperiph-dma/verilog/rtl/wb_dma_de.v /project/fun/openlane/clusterv-soc/packages/fwperiph-dma/verilog/rtl/wb_dma_wb_mast.v /project/fun/openlane/clusterv-soc/packages/fwperiph-dma/verilog/rtl/fwperiph_dma_dbg.v /project/fun/openlane/clusterv-soc/packages/fwperiph-dma/verilog/rtl/wb_dma_ch_arb.v /project/fun/openlane/clusterv-soc/packages/fwperiph-dma/verilog/rtl/wb_dma_rf.v /project/fun/openlane/clusterv-soc/packages/fwperiph-dma/verilog/rtl/wb_dma_ch_rf.v /project/fun/openlane/clusterv-soc/packages/fwperiph-dma/verilog/rtl/wb_dma_inc30r.v /project/fun/openlane/clusterv-soc/packages/fwperiph-dma/verilog/rtl/wb_dma_ch_pri_enc.v /project/fun/openlane/clusterv-soc/packages/fwspi-memio/verilog/rtl//fwspi_memio.v /project/fun/openlane/clusterv-soc/packages/fwspi-memio/verilog/rtl//fwspi_memio_wb.v /project/fun/openlane/clusterv-soc/packages/fwspi-memio/verilog/rtl//fwspi_memio_xfer.v /project/fun/openlane/clusterv-soc/packages/fwspi-initiator/verilog/rtl//fwspi_initiator_fifo4.v /project/fun/openlane/clusterv-soc/packages/fwspi-initiator/verilog/rtl//fwspi_initiator.v /project/fun/openlane/clusterv-soc/packages/fwspi-initiator/verilog/rtl//fwspi_initiator_core.v /project/fun/openlane/clusterv-soc/packages/fwuart-16550/verilog/rtl/uart_regs.v /project/fun/openlane/clusterv-soc/packages/fwuart-16550/verilog/rtl/uart_wb.v /project/fun/openlane/clusterv-soc/packages/fwuart-16550/verilog/rtl/uart_rfifo.v /project/fun/openlane/clusterv-soc/packages/fwuart-16550/verilog/rtl/uart_tfifo.v /project/fun/openlane/clusterv-soc/packages/fwuart-16550/verilog/rtl/raminfr.v /project/fun/openlane/clusterv-soc/packages/fwuart-16550/verilog/rtl/uart_sync_flops.v /project/fun/openlane/clusterv-soc/packages/fwuart-16550/verilog/rtl/uart_debug_if.v /project/fun/openlane/clusterv-soc/packages/fwuart-16550/verilog/rtl/uart_transmitter.v /project/fun/openlane/clusterv-soc/packages/fwuart-16550/verilog/rtl/uart_receiver.v /project/fun/openlane/clusterv-soc/packages/fwuart-16550/verilog/rtl/fwuart_16550_wb.v /project/fun/openlane/clusterv-soc/verilog/dv/clusterv_soc/cache/questa/pybfms_gen.v || (rm -rf work ; exit 1)
QuestaSim-64 vlog 2020.3_2 Compiler 2020.09 Sep 23 2020
Start time: 10:36:24 on Jun 06,2021
vlog -suppress 2892 "+incdir+/project/fun/openlane/clusterv-soc/caravel" "+incdir+/project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/dbg" "+incdir+/project/fun/openlane/clusterv-soc/packages/fwprotocol-defs/verilog/rtl" "+incdir+/project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl" "+incdir+/project/fun/openlane/clusterv-soc/packages/fwprotocol-defs/verilog/rtl" "+incdir+/project/fun/openlane/clusterv-soc/packages/fwprotocol-defs/verilog/rtl" "+incdir+/project/fun/openlane/clusterv-soc/packages/fwprotocol-defs/verilog/rtl" "+incdir+/project/fun/openlane/clusterv-soc/packages/fw-wishbone-interconnect/verilog/rtl" "+incdir+/project/fun/openlane/clusterv-soc/packages/fwprotocol-defs/verilog/rtl" "+incdir+/project/fun/openlane/clusterv-soc/packages/fwperiph-dma/verilog/rtl" "+incdir+/project/fun/openlane/clusterv-soc/packages/fwprotocol-defs/verilog/rtl" "+incdir+/project/fun/openlane/clusterv-soc/packages/fwprotocol-defs/verilog/rtl" "+incdir+/project/fun/openlane/clusterv-soc/packages/fwprotocol-defs/verilog/rtl" "+incdir+/project/fun/openlane/clusterv-soc/packages/fwprotocol-defs/verilog/rtl" "+incdir+/project/fun/openlane/clusterv-soc/packages/fwuart-16550/verilog/rtl" "+incdir+/project/fun/openlane/clusterv-soc/packages/mkdv/src/mkdv/share/mkfiles/../include" "+define+SIM" "+define+FUNCTIONAL" "+define+CLUSTERV_TILE_SRAM_MODULE=clusterv_tile_sram_bfm" "+define+CLUSTERV_MAIN_SRAM_MODULE=clusterv_main_sram_bfm" "+define+FWRISC_DBG_BFM_MODULE=fwrisc_dbg_bfm" "+define+HAVE_HDL_CLOCKGEN" "+define+HAVE_BIND" /project/fun/openlane/clusterv-soc/verilog/dv/clusterv_soc//clusterv_soc_tb.sv /project/fun/openlane/clusterv-soc/verilog/dv/common//clusterv_tile_sram_bfm.v /project/fun/openlane/clusterv-soc/verilog/dv/common//clusterv_main_sram_bfm.v /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/dbg/fwrisc_dbg_bfm.v /project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_mgmt_if.v /project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_periph_subsys.v /project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_soc.v /project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_storage.v /project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_tile.v /project/fun/openlane/clusterv-soc/verilog/rtl//user_project_wrapper.v /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_decode.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_regfile.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_fetch.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_wb.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_exec.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_c_decode.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_shift_fast.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_tracer.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_rv32im.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_mul_div_shift.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_rv32i.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_alu.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_rv32imca_wb.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_rv32imc.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_rv32i_wb.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_rv32ic.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_mul_fast.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_mem.sv /project/fun/openlane/clusterv-soc/packages/fw-wishbone-bridges/verilog/rtl//wb_clockdomain_bridge.v /project/fun/openlane/clusterv-soc/packages/fw-wishbone-bridges/verilog/rtl//wb_clockdomain_bridge_tag.v /project/fun/openlane/clusterv-soc/packages/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_tag_1xN_pt.v /project/fun/openlane/clusterv-soc/packages/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_tag_NxN.v /project/fun/openlane/clusterv-soc/packages/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_1xN_pt.v /project/fun/openlane/clusterv-soc/packages/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_tag_1xN.v /project/fun/openlane/clusterv-soc/packages/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_arb.v /project/fun/openlane/clusterv-soc/packages/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_1xN.v /project/fun/openlane/clusterv-soc/packages/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_tag_NxN_dbg.v /project/fun/openlane/clusterv-soc/packages/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v /project/fun/openlane/clusterv-soc/packages/fw-wishbone-sram-ctrl/verilog/rtl//fw_wishbone_sram_ctrl_single.v /project/fun/openlane/clusterv-soc/packages/fwperiph-dma/verilog/rtl/wb_dma_wb_slv.v /project/fun/openlane/clusterv-soc/packages/fwperiph-dma/verilog/rtl/wb_dma_ch_sel.v /project/fun/openlane/clusterv-soc/packages/fwperiph-dma/verilog/rtl/wb_dma_wb_if.v /project/fun/openlane/clusterv-soc/packages/fwperiph-dma/verilog/rtl/fwperiph_dma_wb.v /project/fun/openlane/clusterv-soc/packages/fwperiph-dma/verilog/rtl/wb_dma_pri_enc_sub.v /project/fun/openlane/clusterv-soc/packages/fwperiph-dma/verilog/rtl/wb_dma_de.v /project/fun/openlane/clusterv-soc/packages/fwperiph-dma/verilog/rtl/wb_dma_wb_mast.v /project/fun/openlane/clusterv-soc/packages/fwperiph-dma/verilog/rtl/fwperiph_dma_dbg.v /project/fun/openlane/clusterv-soc/packages/fwperiph-dma/verilog/rtl/wb_dma_ch_arb.v /project/fun/openlane/clusterv-soc/packages/fwperiph-dma/verilog/rtl/wb_dma_rf.v /project/fun/openlane/clusterv-soc/packages/fwperiph-dma/verilog/rtl/wb_dma_ch_rf.v /project/fun/openlane/clusterv-soc/packages/fwperiph-dma/verilog/rtl/wb_dma_inc30r.v /project/fun/openlane/clusterv-soc/packages/fwperiph-dma/verilog/rtl/wb_dma_ch_pri_enc.v /project/fun/openlane/clusterv-soc/packages/fwspi-memio/verilog/rtl//fwspi_memio.v /project/fun/openlane/clusterv-soc/packages/fwspi-memio/verilog/rtl//fwspi_memio_wb.v /project/fun/openlane/clusterv-soc/packages/fwspi-memio/verilog/rtl//fwspi_memio_xfer.v /project/fun/openlane/clusterv-soc/packages/fwspi-initiator/verilog/rtl//fwspi_initiator_fifo4.v /project/fun/openlane/clusterv-soc/packages/fwspi-initiator/verilog/rtl//fwspi_initiator.v /project/fun/openlane/clusterv-soc/packages/fwspi-initiator/verilog/rtl//fwspi_initiator_core.v /project/fun/openlane/clusterv-soc/packages/fwuart-16550/verilog/rtl/uart_regs.v /project/fun/openlane/clusterv-soc/packages/fwuart-16550/verilog/rtl/uart_wb.v /project/fun/openlane/clusterv-soc/packages/fwuart-16550/verilog/rtl/uart_rfifo.v /project/fun/openlane/clusterv-soc/packages/fwuart-16550/verilog/rtl/uart_tfifo.v /project/fun/openlane/clusterv-soc/packages/fwuart-16550/verilog/rtl/raminfr.v /project/fun/openlane/clusterv-soc/packages/fwuart-16550/verilog/rtl/uart_sync_flops.v /project/fun/openlane/clusterv-soc/packages/fwuart-16550/verilog/rtl/uart_debug_if.v /project/fun/openlane/clusterv-soc/packages/fwuart-16550/verilog/rtl/uart_transmitter.v /project/fun/openlane/clusterv-soc/packages/fwuart-16550/verilog/rtl/uart_receiver.v /project/fun/openlane/clusterv-soc/packages/fwuart-16550/verilog/rtl/fwuart_16550_wb.v /project/fun/openlane/clusterv-soc/verilog/dv/clusterv_soc/cache/questa/pybfms_gen.v 
-- Compiling module clusterv_soc_tb
-- Compiling module clusterv_tile_sram_bfm
-- Compiling module clusterv_main_sram_bfm
-- Compiling module fwrisc_dbg_bfm
-- Compiling module clusterv_mgmt_if
** Error (suppressible): /project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_mgmt_if.v(31): (vlog-2388) 'sys_clock' already declared in this scope (clusterv_mgmt_if) at /project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_mgmt_if.v(20).
** Error (suppressible): /project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_mgmt_if.v(32): (vlog-2388) 'sys_reset' already declared in this scope (clusterv_mgmt_if) at /project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_mgmt_if.v(21).
-- Compiling module clusterv_periph_subsys
-- Compiling module clusterv_soc
-- Compiling module clusterv_storage
-- Compiling module clusterv_tile
-- Compiling module user_project_wrapper
-- Compiling module fwrisc_decode
-- Compiling module fwrisc_regfile
-- Compiling module fwrisc_fetch
-- Compiling module fwrisc_wb
-- Compiling module fwrisc_exec
-- Compiling module fwrisc_c_decode
-- Compiling module fwrisc_shift_fast
-- Compiling module fwrisc_tracer
-- Compiling module fwrisc_rv32im
-- Compiling module fwrisc_mul_div_shift
-- Compiling module fwrisc_rv32i
-- Compiling module fwrisc_alu
-- Compiling module fwrisc_rv32imca_wb
-- Compiling module fwrisc
-- Compiling module fwrisc_rv32imc
-- Compiling module fwrisc_rv32i_wb
-- Compiling module fwrisc_rv32ic
-- Compiling module fwrisc_mul_fast
-- Compiling module fwrisc_mem
-- Compiling module wb_clockdomain_bridge
-- Compiling module wb_clockdomain_bridge_tag
-- Compiling module wb_interconnect_tag_1xN_pt
-- Compiling module wb_interconnect_tag_NxN
-- Compiling module wb_interconnect_1xN_pt
-- Compiling module wb_interconnect_tag_1xN
-- Compiling module wb_interconnect_arb
-- Compiling module wb_interconnect_1xN
-- Compiling module wb_interconnect_tag_NxN_dbg
-- Compiling module wb_interconnect_NxN
-- Compiling module fw_wishbone_sram_ctrl_single
-- Compiling module wb_dma_wb_slv
-- Compiling module wb_dma_ch_sel
-- Compiling module wb_dma_wb_if
-- Compiling module fwperiph_dma_wb
-- Compiling module wb_dma_pri_enc_sub
-- Compiling module wb_dma_de
-- Compiling module wb_dma_wb_mast
-- Compiling module fwperiph_dma_dbg
-- Compiling module wb_dma_ch_arb
-- Compiling module wb_dma_rf
-- Compiling module wb_dma_ch_rf
-- Compiling module wb_dma_ch_rf_dummy
-- Compiling module wb_dma_inc30r
-- Compiling module wb_dma_ch_pri_enc
-- Compiling module fwspi_memio
-- Compiling module fwspi_memio_wb
-- Compiling module fwspi_memio_xfer
-- Compiling module fwspi_initiator_fifo4
-- Compiling module fwspi_initiator
-- Compiling module fwspi_initiator_core
-- Compiling module uart_regs
-- Compiling module uart_wb
-- Compiling module uart_rfifo
-- Compiling module uart_tfifo
-- Compiling module raminfr
-- Compiling module uart_sync_flops
-- Compiling module uart_debug_if
-- Compiling module uart_transmitter
-- Compiling module uart_receiver
-- Compiling module fwuart_16550_wb
-- Compiling module riscv_debug_bfm
-- Compiling module riscv_debug_bfm_ctxt_m
-- Compiling module riscv_debug_bfm_regs_m
-- Compiling module riscv_debug_bfm_ctrl_m
-- Compiling module qspi_target_bfm
-- Compiling module qspi_initiator_bfm
-- Compiling module spi_target_bfm
-- Compiling module spi_initiator_bfm
-- Compiling module generic_sram_byte_en_dualport_target_bfm
-- Compiling module generic_sram_line_en_initiator_bfm
-- Compiling module generic_sram_byte_en_target_bfm
-- Compiling module wb_initiator_bfm
-- Compiling module wb_tag_initiator_bfm
-- Compiling module wb_target_bfm
-- Compiling module gpio_bfm
End time: 10:36:24 on Jun 06,2021, Elapsed time: 0:00:00
Errors: 2, Warnings: 0, Suppressed Errors: 31
make[1]: *** [/project/fun/openlane/clusterv-soc/packages/mkdv/src/mkdv/share/mkfiles/mkdv_questa.mk:38: /project/fun/openlane/clusterv-soc/verilog/dv/clusterv_soc/cache/questa/work] Error 1
make[1]: Leaving directory '/project/fun/openlane/clusterv-soc/verilog/dv/clusterv_soc/cache/questa'
make: *** [/project/fun/openlane/clusterv-soc/packages/mkdv/src/mkdv/share/mkfiles/dv.mk:69: build] Error 1
