[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Branch|Branch>io_branch",
    "sources":[
      "~Branch|Branch>io_mem_isbranch"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Branch|Branch>io_pcsrc",
    "sources":[
      "~Branch|Branch>io_mem_isjump",
      "~Branch|Branch>io_mem_isbranch",
      "~Branch|Branch>io_mem_funct3",
      "~Branch|Branch>io_mem_aluresult",
      "~Branch|Branch>io_mem_zero"
    ]
  }
]