Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jun  6 10:47:43 2020
| Host         : Ping running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    41 |
| Unused register locations in slices containing registers |   189 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           10 |
|      4 |            3 |
|      5 |            3 |
|      6 |            1 |
|      7 |            3 |
|      8 |            2 |
|      9 |            5 |
|     10 |            3 |
|     11 |            3 |
|     12 |            3 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              80 |           43 |
| No           | No                    | Yes                    |              20 |            5 |
| No           | Yes                   | No                     |              12 |            9 |
| Yes          | No                    | No                     |              82 |           40 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             169 |           61 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+------------------------------------------+-----------------------------------+------------------+----------------+
|         Clock Signal         |               Enable Signal              |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+------------------------------+------------------------------------------+-----------------------------------+------------------+----------------+
|  keyboard/a_reg_i_1_n_0      |                                          | keyboard/w_reg_i_3_n_0            |                1 |              1 |
|  keyboard/enter_reg_i_1_n_0  |                                          | keyboard/w_reg_i_3_n_0            |                1 |              1 |
|  keyboard/d_reg_i_1_n_0      |                                          | keyboard/w_reg_i_3_n_0            |                1 |              1 |
|  keyboard/s_reg_i_1_n_0      |                                          | keyboard/w_reg_i_3_n_0            |                1 |              1 |
|  keyboard/space_reg_i_1_n_0  |                                          | keyboard/w_reg_i_3_n_0            |                1 |              1 |
|  keyboard/w_reg_i_2_n_0      |                                          | keyboard/w_reg_i_3_n_0            |                1 |              1 |
|  CLK50MHZ                    | keyboard/uut/db_clk/O_i_1_n_0            |                                   |                1 |              1 |
|  CLK50MHZ                    | keyboard/uut/db_clk/clear                |                                   |                1 |              1 |
|  CLK50MHZ                    | keyboard/uut/db_data/O_i_1__0_n_0        |                                   |                1 |              1 |
|  CLK50MHZ                    | keyboard/uut/db_data/s_i_1__0_n_0        |                                   |                1 |              1 |
| ~keyboard/uut/db_clk/O_reg_0 | keyboard/uut/cnt                         | keyboard/uut/cnt[3]_i_1_n_0       |                1 |              4 |
|  PixCLK_BUFG                 | mosnter3/b3_y[6]_i_1_n_0                 |                                   |                3 |              4 |
|  PixCLK_BUFG                 | mosnter1/b1_y[8]_i_2_n_0                 | mosnter1/b1_y[6]_i_1_n_0          |                2 |              4 |
|  CLK_IBUF_BUFG               |                                          |                                   |                2 |              5 |
|  CLK50MHZ                    | keyboard/uut/db_data/count[4]_i_1__0_n_0 | keyboard/uut/db_data/s_i_1__0_n_0 |                2 |              5 |
|  PixCLK_BUFG                 | mosnter3/b3_y[6]_i_1_n_0                 | display/dodging_reg[0]_0          |                3 |              5 |
|  PixCLK_BUFG                 |                                          | Timer/dodging[0]                  |                3 |              6 |
|  CLK50MHZ                    |                                          |                                   |                3 |              7 |
|  PixCLK_BUFG                 | display/active                           |                                   |                7 |              7 |
|  PixCLK_BUFG                 | Timer/dodging_reg[0]_0                   |                                   |                3 |              7 |
|  PixCLK_BUFG                 | display/state_reg[0][0]                  |                                   |                4 |              8 |
|  PixCLK_BUFG                 | Attacking/E[0]                           |                                   |                2 |              8 |
|  PixCLK_BUFG                 | player/y_corner[8]_i_1_n_0               | Timer/dodging_reg[0]_2            |                5 |              9 |
| ~keyboard/uut/db_clk/O_reg_0 |                                          |                                   |                3 |              9 |
|  CLK_IBUF_BUFG               | display/V_SCAN[9]_i_2_n_0                | display/V_SCAN[9]_i_1_n_0         |                4 |              9 |
|  PixCLK_BUFG                 | display/H_SCAN_reg[9]_0[0]               | display/H_SCAN_reg[9]_1[0]        |                3 |              9 |
|  PixCLK_BUFG                 | display/V_SCAN_reg[9]_12[0]              | display/SR[0]                     |                3 |              9 |
|  PixCLK_BUFG                 | player/x_corner[9]_i_2_n_0               | Timer/dodging_reg[0]_2            |                3 |             10 |
|  CLK_IBUF_BUFG               | PixCLK_BUFG                              | display/H_SCAN                    |                5 |             10 |
|  PixCLK_BUFG                 | player/address                           | display/H_SCAN_reg[9]_2[0]        |                2 |             10 |
|  PixCLK_BUFG                 | display/H_SCAN_reg[9]_3[0]               | mosnter2/address[10]_i_1__0_n_0   |                3 |             11 |
|  PixCLK_BUFG                 | display/H_SCAN_reg[9]_4[0]               | display/H_SCAN_reg[9]_7[0]        |                2 |             11 |
|  PixCLK_BUFG                 | display/E[0]                             | mosnter1/address[10]_i_1_n_0      |                2 |             11 |
|  PixCLK_BUFG                 | mosnter1/b1_y[8]_i_2_n_0                 | Timer/dodging_reg[0]_1            |                6 |             12 |
|  PixCLK_BUFG                 | Timer/dodging_reg[0]_0                   | display/dodging_reg[0]            |                8 |             12 |
|  PixCLK_BUFG                 | display/H_SCAN_reg[8]_0[0]               |                                   |                8 |             12 |
|  CLK50MHZ                    | keyboard/uut/oflag_i_1_n_0               |                                   |                5 |             16 |
|  PixCLK_BUFG                 | keyboard/uut/E[0]                        |                                   |                4 |             16 |
|  PixCLK_BUFG                 |                                          | RESET_IBUF                        |                5 |             20 |
|  PixCLK_BUFG                 | Timer/counter[0]_i_2_n_0                 | Timer/state16_out                 |                7 |             28 |
|  PixCLK_BUFG                 |                                          |                                   |               35 |             59 |
+------------------------------+------------------------------------------+-----------------------------------+------------------+----------------+


