5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd assign2.4.vcd -o assign2.4.cdd -v assign2.4.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" assign2.4.v 1 25 1
2 1 5 160016 2 1 c 0 0 b
2 2 5 120012 2 1 c 0 0 a
2 3 5 120016 3 2 2034c 1 2 1 34 110102
2 4 5 d000e 0 1 400 0 0 w0
2 5 5 d0016 3 36 f00e 3 4
2 6 6 170017 2 1 c 0 0 b
2 7 6 120012 2 1 c 0 0 a
2 8 6 120017 3 f 2034c 6 7 32 34 1faa faa faa faa faa faa faa faa
2 9 6 d000e 0 1 400 0 0 w1
2 10 6 d0017 3 36 f00e 8 9
2 11 7 130013 2 1 c 0 0 a
2 12 7 120012 2 1b 2000c 11 0 1 34 1102
2 13 7 d000e 0 1 400 0 0 w2
2 14 7 d0013 2 36 f00e 12 13
2 15 8 1d001e 2 1 c 0 0 w2
2 16 8 180019 3 1 c 0 0 w1
2 17 8 170017 3 1e 2000c 16 0 1 34 1102
2 18 8 120013 3 1 c 0 0 w0
2 19 8 120019 3 8 202cc 17 18 1 34 11102
2 20 8 12001e 3 8 201c4 15 19 2 34 330a
2 21 8 d000e 0 1 400 0 0 w3
2 22 8 d001e 1 36 f006 20 21
1 a 3 30008 1 0 0 0 1 33 102
1 b 3 3000b 1 0 0 0 1 33 102
1 w0 5 3000d 1 0 0 0 1 33 1102
1 w1 6 3000d 1 0 31 0 32 33 13aa aa aa aa aa aa aa aa
1 w2 7 3000d 1 0 0 0 1 33 1002
1 w3 8 3000d 1 0 1 0 2 33 a
4 5 5 5
4 10 10 10
4 14 14 14
4 22 22 22
3 1 main.$u0 "main.$u0" assign2.4.v 0 23 1
