#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Mar 24 21:41:16 2019
# Process ID: 8208
# Current directory: E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5652 E:\ECE532\WorkSpace\IPU_proj\Verification\tb_proj\proj_p3.xpr
# Log file: E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/vivado.log
# Journal file: E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.xpr
update_compile_order -fileset sources_1
launch_simulation -mode post-synthesis -type functional
launch_simulation
open_wave_config E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/part3_tb_behav.wcfg
source part3_tb.tcl
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
open_bd_design {E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:IPU:2.8 [get_ips  design_1_IPU_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_IPU_0_0] -no_script -sync -force -quiet
validate_bd_design
report_ip_status -name ip_status 
save_bd_design
relaunch_sim
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
open_bd_design {E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:IPU:2.8 [get_ips  design_1_IPU_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_IPU_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
validate_bd_design
save_bd_design
relaunch_sim
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
open_bd_design {E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:IPU:2.8 [get_ips  design_1_IPU_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_IPU_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
validate_bd_design
save_bd_design
relaunch_sim
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
restart
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
ipx::edit_ip_in_project -upgrade true -name IPU_v2_8_project -directory E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.tmp/IPU_v2_8_project e:/ECE532/WorkSpace/IPU_proj/Packaged/0324-1715/component.xml
update_compile_order -fileset sources_1
close_project
open_bd_design {E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:IPU:2.8 [get_ips  design_1_IPU_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_IPU_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
validate_bd_design
save_bd_design
relaunch_sim
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
save_wave_config {E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/part3_tb_behav.wcfg}
close_sim
close_design
launch_simulation
open_wave_config E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/part3_tb_behav.wcfg
source part3_tb.tcl
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
open_bd_design {E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name IPU_v2_8_project -directory E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.tmp/IPU_v2_8_project e:/ECE532/WorkSpace/IPU_proj/Packaged/0324-1715/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path e:/ECE532/WorkSpace/IPU_proj/Packaged/0324-1715
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:IPU:2.8 [get_ips  design_1_IPU_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_IPU_0_0] -no_script -sync -force -quiet
validate_bd_design
save_bd_design
report_ip_status -name ip_status 
relaunch_sim
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
ipx::edit_ip_in_project -upgrade true -name IPU_v2_8_project -directory E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.tmp/IPU_v2_8_project e:/ECE532/WorkSpace/IPU_proj/Packaged/0324-1715/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path e:/ECE532/WorkSpace/IPU_proj/Packaged/0324-1715
open_bd_design {E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:IPU:2.8 [get_ips  design_1_IPU_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_IPU_0_0] -no_script -sync -force -quiet
generate_target all [get_files  E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_IPU_0_0] }
export_ip_user_files -of_objects [get_files E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_IPU_0_0_synth_1
export_simulation -of_objects [get_files E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/sim_scripts -ip_user_files_dir E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files -ipstatic_source_dir E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.cache/compile_simlib/modelsim} {questa=E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.cache/compile_simlib/questa} {riviera=E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.cache/compile_simlib/riviera} {activehdl=E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
relaunch_sim
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
open_bd_design {E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:IPU:2.8 [get_ips  design_1_IPU_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_IPU_0_0] -no_script -sync -force -quiet
generate_target all [get_files  E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_IPU_0_0] }
export_ip_user_files -of_objects [get_files E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_IPU_0_0_synth_1
export_simulation -of_objects [get_files E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/sim_scripts -ip_user_files_dir E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files -ipstatic_source_dir E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.cache/compile_simlib/modelsim} {questa=E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.cache/compile_simlib/questa} {riviera=E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.cache/compile_simlib/riviera} {activehdl=E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
validate_bd_design -force
save_bd_design
relaunch_sim
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
set_property  ip_repo_paths  {e:/ECE532/WorkSpace/IPU_proj/Packaged/0324-1715 E:/ECE532/WorkSpace/IPU_proj/Packaged/0325-0030} [current_project]
update_ip_catalog
open_bd_design {E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets IPU_0_M00_AXI] [get_bd_intf_nets axi_interconnect_0_M01_AXI] [get_bd_cells IPU_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:IPU:2.9 IPU_0
endgroup
connect_bd_intf_net [get_bd_intf_pins IPU_0/S00_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M01_AXI]
connect_bd_intf_net [get_bd_intf_pins IPU_0/M00_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/S01_AXI]
connect_bd_net [get_bd_ports clk] [get_bd_pins IPU_0/aclk]
connect_bd_net [get_bd_pins IPU_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
assign_bd_address
validate_bd_design
relaunch_sim
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
relaunch_sim
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
relaunch_sim
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_bd_design {E:/ECE532/WorkSpace/IPU_proj/Verification/tb_proj/proj_p3.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
close_sim
