Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 22 21:26:08 2024
| Host         : Vulcan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file key_led_timing_summary_routed.rpt -pb key_led_timing_summary_routed.pb -rpx key_led_timing_summary_routed.rpx -warn_on_violation
| Design       : key_led
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (4)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   21          inf        0.000                      0                   21           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.941ns  (logic 2.392ns (60.699%)  route 1.549ns (39.301%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDPE                         0.000     0.000 r  led_reg[2]/C
    SLICE_X47Y127        FDPE (Prop_fdpe_C_Q)         0.204     0.204 r  led_reg[2]/Q
                         net (fo=1, routed)           1.549     1.753    led_OBUF[2]
    AR37                 OBUF (Prop_obuf_I_O)         2.188     3.941 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.941    led[2]
    AR37                                                              r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.939ns  (logic 2.313ns (58.715%)  route 1.626ns (41.285%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDPE                         0.000     0.000 r  led_reg[0]/C
    SLICE_X47Y127        FDPE (Prop_fdpe_C_Q)         0.223     0.223 r  led_reg[0]/Q
                         net (fo=1, routed)           1.626     1.849    led_OBUF[0]
    AM39                 OBUF (Prop_obuf_I_O)         2.090     3.939 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.939    led[0]
    AM39                                                              r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.916ns  (logic 2.324ns (59.342%)  route 1.592ns (40.658%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDPE                         0.000     0.000 r  led_reg[1]/C
    SLICE_X47Y127        FDPE (Prop_fdpe_C_Q)         0.223     0.223 r  led_reg[1]/Q
                         net (fo=1, routed)           1.592     1.815    led_OBUF[1]
    AN39                 OBUF (Prop_obuf_I_O)         2.101     3.916 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.916    led[1]
    AN39                                                              r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            key_in_d0_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.190ns  (logic 0.760ns (34.704%)  route 1.430ns (65.296%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU39                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AU39                 IBUF (Prop_ibuf_I_O)         0.717     0.717 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.944     1.661    rst_n_IBUF
    SLICE_X46Y127        LUT1 (Prop_lut1_I0_O)        0.043     1.704 f  key_in_d0_i_1/O
                         net (fo=9, routed)           0.486     2.190    key_in_d0_i_1_n_0
    SLICE_X46Y127        FDCE                                         f  key_in_d0_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            key_in_d1_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.190ns  (logic 0.760ns (34.704%)  route 1.430ns (65.296%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU39                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AU39                 IBUF (Prop_ibuf_I_O)         0.717     0.717 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.944     1.661    rst_n_IBUF
    SLICE_X46Y127        LUT1 (Prop_lut1_I0_O)        0.043     1.704 f  key_in_d0_i_1/O
                         net (fo=9, routed)           0.486     2.190    key_in_d0_i_1_n_0
    SLICE_X46Y127        FDCE                                         f  key_in_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            key_in_d2_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.190ns  (logic 0.760ns (34.704%)  route 1.430ns (65.296%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU39                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AU39                 IBUF (Prop_ibuf_I_O)         0.717     0.717 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.944     1.661    rst_n_IBUF
    SLICE_X46Y127        LUT1 (Prop_lut1_I0_O)        0.043     1.704 f  key_in_d0_i_1/O
                         net (fo=9, routed)           0.486     2.190    key_in_d0_i_1_n_0
    SLICE_X46Y127        FDCE                                         f  key_in_d2_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            key_in_dd0_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.190ns  (logic 0.760ns (34.704%)  route 1.430ns (65.296%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU39                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AU39                 IBUF (Prop_ibuf_I_O)         0.717     0.717 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.944     1.661    rst_n_IBUF
    SLICE_X46Y127        LUT1 (Prop_lut1_I0_O)        0.043     1.704 f  key_in_d0_i_1/O
                         net (fo=9, routed)           0.486     2.190    key_in_d0_i_1_n_0
    SLICE_X46Y127        FDCE                                         f  key_in_dd0_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            key_in_dd1_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.190ns  (logic 0.760ns (34.704%)  route 1.430ns (65.296%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU39                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AU39                 IBUF (Prop_ibuf_I_O)         0.717     0.717 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.944     1.661    rst_n_IBUF
    SLICE_X46Y127        LUT1 (Prop_lut1_I0_O)        0.043     1.704 f  key_in_d0_i_1/O
                         net (fo=9, routed)           0.486     2.190    key_in_d0_i_1_n_0
    SLICE_X47Y127        FDCE                                         f  key_in_dd1_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            key_in_dd2_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.190ns  (logic 0.760ns (34.704%)  route 1.430ns (65.296%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU39                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AU39                 IBUF (Prop_ibuf_I_O)         0.717     0.717 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.944     1.661    rst_n_IBUF
    SLICE_X46Y127        LUT1 (Prop_lut1_I0_O)        0.043     1.704 f  key_in_d0_i_1/O
                         net (fo=9, routed)           0.486     2.190    key_in_d0_i_1_n_0
    SLICE_X47Y127        FDCE                                         f  key_in_dd2_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            led_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.190ns  (logic 0.760ns (34.704%)  route 1.430ns (65.296%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU39                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AU39                 IBUF (Prop_ibuf_I_O)         0.717     0.717 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.944     1.661    rst_n_IBUF
    SLICE_X46Y127        LUT1 (Prop_lut1_I0_O)        0.043     1.704 f  key_in_d0_i_1/O
                         net (fo=9, routed)           0.486     2.190    key_in_d0_i_1_n_0
    SLICE_X47Y127        FDPE                                         f  led_reg[0]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_in_d2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            key_in_dd2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.118ns (52.390%)  route 0.107ns (47.610%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y127        FDCE                         0.000     0.000 r  key_in_d2_reg/C
    SLICE_X46Y127        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  key_in_d2_reg/Q
                         net (fo=1, routed)           0.107     0.225    key_in_d2
    SLICE_X47Y127        FDCE                                         r  key_in_dd2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_in_dd0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.118ns (52.390%)  route 0.107ns (47.610%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y127        FDCE                         0.000     0.000 r  key_in_dd0_reg/C
    SLICE_X46Y127        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  key_in_dd0_reg/Q
                         net (fo=1, routed)           0.107     0.225    key_in_dd0
    SLICE_X47Y127        FDPE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_in_dd1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.100ns (40.286%)  route 0.148ns (59.714%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDCE                         0.000     0.000 r  key_in_dd1_reg/C
    SLICE_X47Y127        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  key_in_dd1_reg/Q
                         net (fo=1, routed)           0.148     0.248    key_in_dd1
    SLICE_X47Y127        FDPE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_in_d0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            key_in_dd0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.118ns (46.714%)  route 0.135ns (53.286%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y127        FDCE                         0.000     0.000 r  key_in_d0_reg/C
    SLICE_X46Y127        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  key_in_d0_reg/Q
                         net (fo=1, routed)           0.135     0.253    key_in_d0
    SLICE_X46Y127        FDCE                                         r  key_in_dd0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_in_dd2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.100ns (38.522%)  route 0.160ns (61.478%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDCE                         0.000     0.000 r  key_in_dd2_reg/C
    SLICE_X47Y127        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  key_in_dd2_reg/Q
                         net (fo=1, routed)           0.160     0.260    key_in_dd2
    SLICE_X47Y127        FDPE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_in_d1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            key_in_dd1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.118ns (44.879%)  route 0.145ns (55.121%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y127        FDCE                         0.000     0.000 r  key_in_d1_reg/C
    SLICE_X46Y127        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  key_in_d1_reg/Q
                         net (fo=1, routed)           0.145     0.263    key_in_d1
    SLICE_X47Y127        FDCE                                         r  key_in_dd1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_in[1]
                            (input port)
  Destination:            key_in_d1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.655ns  (logic 0.223ns (34.049%)  route 0.432ns (65.951%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV39                                              0.000     0.000 r  key_in[1] (IN)
                         net (fo=0)                   0.000     0.000    key_in[1]
    AV39                 IBUF (Prop_ibuf_I_O)         0.223     0.223 r  key_in_IBUF[1]_inst/O
                         net (fo=1, routed)           0.432     0.655    key_in_IBUF[1]
    SLICE_X46Y127        FDCE                                         r  key_in_d1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_in[2]
                            (input port)
  Destination:            key_in_d2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.705ns  (logic 0.218ns (30.908%)  route 0.487ns (69.092%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU38                                              0.000     0.000 r  key_in[2] (IN)
                         net (fo=0)                   0.000     0.000    key_in[2]
    AU38                 IBUF (Prop_ibuf_I_O)         0.218     0.218 r  key_in_IBUF[2]_inst/O
                         net (fo=1, routed)           0.487     0.705    key_in_IBUF[2]
    SLICE_X46Y127        FDCE                                         r  key_in_d2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_in[0]
                            (input port)
  Destination:            key_in_d0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.839ns  (logic 0.223ns (26.520%)  route 0.617ns (73.480%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW40                                              0.000     0.000 r  key_in[0] (IN)
                         net (fo=0)                   0.000     0.000    key_in[0]
    AW40                 IBUF (Prop_ibuf_I_O)         0.223     0.223 r  key_in_IBUF[0]_inst/O
                         net (fo=1, routed)           0.617     0.839    key_in_IBUF[0]
    SLICE_X46Y127        FDCE                                         r  key_in_d0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            key_in_d0_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.097ns  (logic 0.251ns (22.840%)  route 0.847ns (77.160%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU39                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AU39                 IBUF (Prop_ibuf_I_O)         0.223     0.223 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.569     0.791    rst_n_IBUF
    SLICE_X46Y127        LUT1 (Prop_lut1_I0_O)        0.028     0.819 f  key_in_d0_i_1/O
                         net (fo=9, routed)           0.278     1.097    key_in_d0_i_1_n_0
    SLICE_X46Y127        FDCE                                         f  key_in_d0_reg/CLR
  -------------------------------------------------------------------    -------------------





