
stm32f446_hal_nand_application_gpio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009e8c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000428  0800a060  0800a060  0001a060  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a488  0800a488  00020730  2**0
                  CONTENTS
  4 .ARM          00000008  0800a488  0800a488  0001a488  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a490  0800a490  00020730  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a490  0800a490  0001a490  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a494  0800a494  0001a494  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000730  20000000  0800a498  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000010c  20000730  0800abc8  00020730  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000083c  0800abc8  0002083c  2**0
                  ALLOC
 11 .ARM.attributes 00000034  00000000  00000000  00020730  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ad72  00000000  00000000  00020764  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001e8f  00000000  00000000  0002b4d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000007d0  00000000  00000000  0002d368  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000006b8  00000000  00000000  0002db38  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00022dd1  00000000  00000000  0002e1f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008bb1  00000000  00000000  00050fc1  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d06ae  00000000  00000000  00059b72  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      00001b20  00000000  00000000  0012a220  2**0
                  CONTENTS, READONLY
 20 .iar.rtmodel  0000017e  00000000  00000000  0012bd40  2**0
                  CONTENTS, READONLY
 21 .iar_vfe_header 0000001c  00000000  00000000  0012bec0  2**2
                  CONTENTS, READONLY
 22 .debug_frame  00005b08  00000000  00000000  0012bedc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000730 	.word	0x20000730
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a044 	.word	0x0800a044

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000734 	.word	0x20000734
 800020c:	0800a044 	.word	0x0800a044

08000210 <_ai_platform_get_io_buffers>:
 8000210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000214:	b081      	sub	sp, #4
 8000216:	468b      	mov	fp, r1
 8000218:	6801      	ldr	r1, [r0, #0]
 800021a:	680f      	ldr	r7, [r1, #0]
 800021c:	8901      	ldrh	r1, [r0, #8]
 800021e:	2600      	movs	r6, #0
 8000220:	46b0      	mov	r8, r6
 8000222:	f04f 0904 	mov.w	r9, #4
 8000226:	46b2      	mov	sl, r6
 8000228:	b339      	cbz	r1, 800027a <_ai_platform_get_io_buffers+0x6a>
 800022a:	4604      	mov	r4, r0
 800022c:	6860      	ldr	r0, [r4, #4]
 800022e:	683a      	ldr	r2, [r7, #0]
 8000230:	6841      	ldr	r1, [r0, #4]
 8000232:	6810      	ldr	r0, [r2, #0]
 8000234:	eb01 050a 	add.w	r5, r1, sl
 8000238:	f003 f9ae 	bl	8003598 <ai_array_to_buffer_fmt>
 800023c:	6028      	str	r0, [r5, #0]
 800023e:	2101      	movs	r1, #1
 8000240:	80a9      	strh	r1, [r5, #4]
 8000242:	1c76      	adds	r6, r6, #1
 8000244:	6938      	ldr	r0, [r7, #16]
 8000246:	80e8      	strh	r0, [r5, #6]
 8000248:	f108 0801 	add.w	r8, r8, #1
 800024c:	68f9      	ldr	r1, [r7, #12]
 800024e:	8129      	strh	r1, [r5, #8]
 8000250:	f10a 0a14 	add.w	sl, sl, #20
 8000254:	68b8      	ldr	r0, [r7, #8]
 8000256:	60e8      	str	r0, [r5, #12]
 8000258:	6839      	ldr	r1, [r7, #0]
 800025a:	6888      	ldr	r0, [r1, #8]
 800025c:	6128      	str	r0, [r5, #16]
 800025e:	6820      	ldr	r0, [r4, #0]
 8000260:	f850 7009 	ldr.w	r7, [r0, r9]
 8000264:	8920      	ldrh	r0, [r4, #8]
 8000266:	4580      	cmp	r8, r0
 8000268:	f109 0904 	add.w	r9, r9, #4
 800026c:	d3de      	bcc.n	800022c <_ai_platform_get_io_buffers+0x1c>
 800026e:	b2b0      	uxth	r0, r6
 8000270:	b118      	cbz	r0, 800027a <_ai_platform_get_io_buffers+0x6a>
 8000272:	6860      	ldr	r0, [r4, #4]
 8000274:	6841      	ldr	r1, [r0, #4]
 8000276:	f8cb 1000 	str.w	r1, [fp]
 800027a:	b2b0      	uxth	r0, r6
 800027c:	b001      	add	sp, #4
 800027e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000282 <_platform_network_state_setup>:
 8000282:	b430      	push	{r4, r5}
 8000284:	6914      	ldr	r4, [r2, #16]
 8000286:	6a13      	ldr	r3, [r2, #32]
 8000288:	435c      	muls	r4, r3
 800028a:	6084      	str	r4, [r0, #8]
 800028c:	888d      	ldrh	r5, [r1, #4]
 800028e:	436c      	muls	r4, r5
 8000290:	60c4      	str	r4, [r0, #12]
 8000292:	6909      	ldr	r1, [r1, #16]
 8000294:	68c3      	ldr	r3, [r0, #12]
 8000296:	6041      	str	r1, [r0, #4]
 8000298:	4419      	add	r1, r3
 800029a:	6001      	str	r1, [r0, #0]
 800029c:	6812      	ldr	r2, [r2, #0]
 800029e:	6814      	ldr	r4, [r2, #0]
 80002a0:	00a1      	lsls	r1, r4, #2
 80002a2:	d407      	bmi.n	80002b4 <_platform_network_state_setup+0x32>
 80002a4:	6894      	ldr	r4, [r2, #8]
 80002a6:	68d1      	ldr	r1, [r2, #12]
 80002a8:	6843      	ldr	r3, [r0, #4]
 80002aa:	1a64      	subs	r4, r4, r1
 80002ac:	1919      	adds	r1, r3, r4
 80002ae:	6091      	str	r1, [r2, #8]
 80002b0:	6840      	ldr	r0, [r0, #4]
 80002b2:	60d0      	str	r0, [r2, #12]
 80002b4:	bc30      	pop	{r4, r5}
 80002b6:	4770      	bx	lr

080002b8 <_platform_network_state_update_input>:
 80002b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80002bc:	4605      	mov	r5, r0
 80002be:	2600      	movs	r6, #0
 80002c0:	6828      	ldr	r0, [r5, #0]
 80002c2:	6801      	ldr	r1, [r0, #0]
 80002c4:	8928      	ldrh	r0, [r5, #8]
 80002c6:	2704      	movs	r7, #4
 80002c8:	46b0      	mov	r8, r6
 80002ca:	b338      	cbz	r0, 800031c <_platform_network_state_update_input+0x64>
 80002cc:	6868      	ldr	r0, [r5, #4]
 80002ce:	6802      	ldr	r2, [r0, #0]
 80002d0:	eb02 0408 	add.w	r4, r2, r8
 80002d4:	680a      	ldr	r2, [r1, #0]
 80002d6:	6813      	ldr	r3, [r2, #0]
 80002d8:	6890      	ldr	r0, [r2, #8]
 80002da:	6861      	ldr	r1, [r4, #4]
 80002dc:	009b      	lsls	r3, r3, #2
 80002de:	d503      	bpl.n	80002e8 <_platform_network_state_update_input+0x30>
 80002e0:	68a2      	ldr	r2, [r4, #8]
 80002e2:	f006 fca1 	bl	8006c28 <__aeabi_memcpy>
 80002e6:	e005      	b.n	80002f4 <_platform_network_state_update_input+0x3c>
 80002e8:	68d3      	ldr	r3, [r2, #12]
 80002ea:	1ac0      	subs	r0, r0, r3
 80002ec:	180b      	adds	r3, r1, r0
 80002ee:	6093      	str	r3, [r2, #8]
 80002f0:	6860      	ldr	r0, [r4, #4]
 80002f2:	60d0      	str	r0, [r2, #12]
 80002f4:	6860      	ldr	r0, [r4, #4]
 80002f6:	68a1      	ldr	r1, [r4, #8]
 80002f8:	4408      	add	r0, r1
 80002fa:	6821      	ldr	r1, [r4, #0]
 80002fc:	6060      	str	r0, [r4, #4]
 80002fe:	4288      	cmp	r0, r1
 8000300:	d302      	bcc.n	8000308 <_platform_network_state_update_input+0x50>
 8000302:	68e0      	ldr	r0, [r4, #12]
 8000304:	4240      	negs	r0, r0
 8000306:	4408      	add	r0, r1
 8000308:	6060      	str	r0, [r4, #4]
 800030a:	1c76      	adds	r6, r6, #1
 800030c:	6828      	ldr	r0, [r5, #0]
 800030e:	59c1      	ldr	r1, [r0, r7]
 8000310:	8928      	ldrh	r0, [r5, #8]
 8000312:	1d3f      	adds	r7, r7, #4
 8000314:	4286      	cmp	r6, r0
 8000316:	f108 0810 	add.w	r8, r8, #16
 800031a:	d3d7      	bcc.n	80002cc <_platform_network_state_update_input+0x14>
 800031c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000320 <_platform_network_state_update_output>:
 8000320:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000324:	4605      	mov	r5, r0
 8000326:	2600      	movs	r6, #0
 8000328:	6828      	ldr	r0, [r5, #0]
 800032a:	6801      	ldr	r1, [r0, #0]
 800032c:	8928      	ldrh	r0, [r5, #8]
 800032e:	2704      	movs	r7, #4
 8000330:	46b0      	mov	r8, r6
 8000332:	b388      	cbz	r0, 8000398 <_platform_network_state_update_output+0x78>
 8000334:	6868      	ldr	r0, [r5, #4]
 8000336:	6809      	ldr	r1, [r1, #0]
 8000338:	6802      	ldr	r2, [r0, #0]
 800033a:	680b      	ldr	r3, [r1, #0]
 800033c:	eb02 0408 	add.w	r4, r2, r8
 8000340:	009b      	lsls	r3, r3, #2
 8000342:	6860      	ldr	r0, [r4, #4]
 8000344:	68a2      	ldr	r2, [r4, #8]
 8000346:	d50e      	bpl.n	8000366 <_platform_network_state_update_output+0x46>
 8000348:	6889      	ldr	r1, [r1, #8]
 800034a:	f006 fc6d 	bl	8006c28 <__aeabi_memcpy>
 800034e:	6862      	ldr	r2, [r4, #4]
 8000350:	68a0      	ldr	r0, [r4, #8]
 8000352:	6821      	ldr	r1, [r4, #0]
 8000354:	4410      	add	r0, r2
 8000356:	4288      	cmp	r0, r1
 8000358:	6060      	str	r0, [r4, #4]
 800035a:	d302      	bcc.n	8000362 <_platform_network_state_update_output+0x42>
 800035c:	68e0      	ldr	r0, [r4, #12]
 800035e:	4240      	negs	r0, r0
 8000360:	4408      	add	r0, r1
 8000362:	6060      	str	r0, [r4, #4]
 8000364:	e00f      	b.n	8000386 <_platform_network_state_update_output+0x66>
 8000366:	4410      	add	r0, r2
 8000368:	6822      	ldr	r2, [r4, #0]
 800036a:	6060      	str	r0, [r4, #4]
 800036c:	4290      	cmp	r0, r2
 800036e:	d302      	bcc.n	8000376 <_platform_network_state_update_output+0x56>
 8000370:	68e0      	ldr	r0, [r4, #12]
 8000372:	4240      	negs	r0, r0
 8000374:	4410      	add	r0, r2
 8000376:	6060      	str	r0, [r4, #4]
 8000378:	688a      	ldr	r2, [r1, #8]
 800037a:	68cb      	ldr	r3, [r1, #12]
 800037c:	1ad2      	subs	r2, r2, r3
 800037e:	4410      	add	r0, r2
 8000380:	6088      	str	r0, [r1, #8]
 8000382:	6862      	ldr	r2, [r4, #4]
 8000384:	60ca      	str	r2, [r1, #12]
 8000386:	1c76      	adds	r6, r6, #1
 8000388:	6828      	ldr	r0, [r5, #0]
 800038a:	59c1      	ldr	r1, [r0, r7]
 800038c:	8928      	ldrh	r0, [r5, #8]
 800038e:	1d3f      	adds	r7, r7, #4
 8000390:	4286      	cmp	r6, r0
 8000392:	f108 0810 	add.w	r8, r8, #16
 8000396:	d3cd      	bcc.n	8000334 <_platform_network_state_update_output+0x14>
 8000398:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800039c <_platform_network_io_bind>:
 800039c:	2800      	cmp	r0, #0
 800039e:	d100      	bne.n	80003a2 <_platform_network_io_bind+0x6>
 80003a0:	4770      	bx	lr
 80003a2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003a6:	b081      	sub	sp, #4
 80003a8:	2300      	movs	r3, #0
 80003aa:	b405      	push	{r0, r2}
 80003ac:	b081      	sub	sp, #4
 80003ae:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80003b0:	8243      	strh	r3, [r0, #18]
 80003b2:	9801      	ldr	r0, [sp, #4]
 80003b4:	8203      	strh	r3, [r0, #16]
 80003b6:	9b01      	ldr	r3, [sp, #4]
 80003b8:	7a18      	ldrb	r0, [r3, #8]
 80003ba:	f000 0003 	and.w	r0, r0, #3
 80003be:	2803      	cmp	r0, #3
 80003c0:	d004      	beq.n	80003cc <_platform_network_io_bind+0x30>
 80003c2:	2230      	movs	r2, #48	; 0x30
 80003c4:	2111      	movs	r1, #17
 80003c6:	f103 000c 	add.w	r0, r3, #12
 80003ca:	e0ce      	b.n	800056a <_platform_network_io_bind+0x1ce>
 80003cc:	2900      	cmp	r1, #0
 80003ce:	bf1c      	itt	ne
 80003d0:	8910      	ldrhne	r0, [r2, #8]
 80003d2:	2800      	cmpne	r0, #0
 80003d4:	f000 80c3 	beq.w	800055e <_platform_network_io_bind+0x1c2>
 80003d8:	6810      	ldr	r0, [r2, #0]
 80003da:	f8b1 a004 	ldrh.w	sl, [r1, #4]
 80003de:	6804      	ldr	r4, [r0, #0]
 80003e0:	9200      	str	r2, [sp, #0]
 80003e2:	2700      	movs	r7, #0
 80003e4:	2504      	movs	r5, #4
 80003e6:	46b9      	mov	r9, r7
 80003e8:	1d0e      	adds	r6, r1, #4
 80003ea:	9800      	ldr	r0, [sp, #0]
 80003ec:	8901      	ldrh	r1, [r0, #8]
 80003ee:	428f      	cmp	r7, r1
 80003f0:	f080 80b1 	bcs.w	8000556 <_platform_network_io_bind+0x1ba>
 80003f4:	6841      	ldr	r1, [r0, #4]
 80003f6:	680a      	ldr	r2, [r1, #0]
 80003f8:	eb02 0809 	add.w	r8, r2, r9
 80003fc:	2c00      	cmp	r4, #0
 80003fe:	bf18      	it	ne
 8000400:	f1b8 0f00 	cmpne.w	r8, #0
 8000404:	f000 80ab 	beq.w	800055e <_platform_network_io_bind+0x1c2>
 8000408:	6820      	ldr	r0, [r4, #0]
 800040a:	8873      	ldrh	r3, [r6, #2]
 800040c:	f8b6 c004 	ldrh.w	ip, [r6, #4]
 8000410:	68b2      	ldr	r2, [r6, #8]
 8000412:	6841      	ldr	r1, [r0, #4]
 8000414:	fb03 fe0c 	mul.w	lr, r3, ip
 8000418:	fb02 fe0e 	mul.w	lr, r2, lr
 800041c:	4571      	cmp	r1, lr
 800041e:	f0c0 80a0 	bcc.w	8000562 <_platform_network_io_bind+0x1c6>
 8000422:	f8d4 e010 	ldr.w	lr, [r4, #16]
 8000426:	459e      	cmp	lr, r3
 8000428:	bf04      	itt	eq
 800042a:	68e3      	ldreq	r3, [r4, #12]
 800042c:	4563      	cmpeq	r3, ip
 800042e:	bf04      	itt	eq
 8000430:	68a3      	ldreq	r3, [r4, #8]
 8000432:	4293      	cmpeq	r3, r2
 8000434:	f040 8095 	bne.w	8000562 <_platform_network_io_bind+0x1c6>
 8000438:	6800      	ldr	r0, [r0, #0]
 800043a:	f003 f985 	bl	8003748 <ai_array_get_byte_size>
 800043e:	6921      	ldr	r1, [r4, #16]
 8000440:	6a22      	ldr	r2, [r4, #32]
 8000442:	4351      	muls	r1, r2
 8000444:	4288      	cmp	r0, r1
 8000446:	f0c0 808c 	bcc.w	8000562 <_platform_network_io_bind+0x1c6>
 800044a:	6820      	ldr	r0, [r4, #0]
 800044c:	6800      	ldr	r0, [r0, #0]
 800044e:	f003 f8a3 	bl	8003598 <ai_array_to_buffer_fmt>
 8000452:	f856 1c04 	ldr.w	r1, [r6, #-4]
 8000456:	f020 407e 	bic.w	r0, r0, #4261412864	; 0xfe000000
 800045a:	f021 417e 	bic.w	r1, r1, #4261412864	; 0xfe000000
 800045e:	4288      	cmp	r0, r1
 8000460:	d115      	bne.n	800048e <_platform_network_io_bind+0xf2>
 8000462:	68f0      	ldr	r0, [r6, #12]
 8000464:	2800      	cmp	r0, #0
 8000466:	d07a      	beq.n	800055e <_platform_network_io_bind+0x1c2>
 8000468:	8830      	ldrh	r0, [r6, #0]
 800046a:	b190      	cbz	r0, 8000492 <_platform_network_io_bind+0xf6>
 800046c:	4550      	cmp	r0, sl
 800046e:	bf28      	it	cs
 8000470:	4682      	movcs	sl, r0
 8000472:	4622      	mov	r2, r4
 8000474:	1f31      	subs	r1, r6, #4
 8000476:	4640      	mov	r0, r8
 8000478:	f7ff ff03 	bl	8000282 <_platform_network_state_setup>
 800047c:	9800      	ldr	r0, [sp, #0]
 800047e:	6801      	ldr	r1, [r0, #0]
 8000480:	594c      	ldr	r4, [r1, r5]
 8000482:	1c7f      	adds	r7, r7, #1
 8000484:	3614      	adds	r6, #20
 8000486:	f109 0910 	add.w	r9, r9, #16
 800048a:	1d2d      	adds	r5, r5, #4
 800048c:	e7ad      	b.n	80003ea <_platform_network_io_bind+0x4e>
 800048e:	2219      	movs	r2, #25
 8000490:	e068      	b.n	8000564 <_platform_network_io_bind+0x1c8>
 8000492:	2221      	movs	r2, #33	; 0x21
 8000494:	e066      	b.n	8000564 <_platform_network_io_bind+0x1c8>
 8000496:	9901      	ldr	r1, [sp, #4]
 8000498:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 800049a:	320c      	adds	r2, #12
 800049c:	8911      	ldrh	r1, [r2, #8]
 800049e:	2900      	cmp	r1, #0
 80004a0:	d073      	beq.n	800058a <_platform_network_io_bind+0x1ee>
 80004a2:	6813      	ldr	r3, [r2, #0]
 80004a4:	681c      	ldr	r4, [r3, #0]
 80004a6:	9200      	str	r2, [sp, #0]
 80004a8:	2700      	movs	r7, #0
 80004aa:	2504      	movs	r5, #4
 80004ac:	46b9      	mov	r9, r7
 80004ae:	1d06      	adds	r6, r0, #4
 80004b0:	9800      	ldr	r0, [sp, #0]
 80004b2:	8901      	ldrh	r1, [r0, #8]
 80004b4:	428f      	cmp	r7, r1
 80004b6:	d25e      	bcs.n	8000576 <_platform_network_io_bind+0x1da>
 80004b8:	6841      	ldr	r1, [r0, #4]
 80004ba:	680a      	ldr	r2, [r1, #0]
 80004bc:	eb02 0809 	add.w	r8, r2, r9
 80004c0:	2c00      	cmp	r4, #0
 80004c2:	bf18      	it	ne
 80004c4:	f1b8 0f00 	cmpne.w	r8, #0
 80004c8:	d05c      	beq.n	8000584 <_platform_network_io_bind+0x1e8>
 80004ca:	6820      	ldr	r0, [r4, #0]
 80004cc:	8873      	ldrh	r3, [r6, #2]
 80004ce:	f8b6 c004 	ldrh.w	ip, [r6, #4]
 80004d2:	68b2      	ldr	r2, [r6, #8]
 80004d4:	6841      	ldr	r1, [r0, #4]
 80004d6:	fb03 fe0c 	mul.w	lr, r3, ip
 80004da:	fb02 fe0e 	mul.w	lr, r2, lr
 80004de:	4571      	cmp	r1, lr
 80004e0:	d353      	bcc.n	800058a <_platform_network_io_bind+0x1ee>
 80004e2:	f8d4 e010 	ldr.w	lr, [r4, #16]
 80004e6:	459e      	cmp	lr, r3
 80004e8:	bf04      	itt	eq
 80004ea:	68e3      	ldreq	r3, [r4, #12]
 80004ec:	4563      	cmpeq	r3, ip
 80004ee:	bf04      	itt	eq
 80004f0:	68a3      	ldreq	r3, [r4, #8]
 80004f2:	4293      	cmpeq	r3, r2
 80004f4:	d149      	bne.n	800058a <_platform_network_io_bind+0x1ee>
 80004f6:	6800      	ldr	r0, [r0, #0]
 80004f8:	f003 f926 	bl	8003748 <ai_array_get_byte_size>
 80004fc:	6921      	ldr	r1, [r4, #16]
 80004fe:	6a22      	ldr	r2, [r4, #32]
 8000500:	4351      	muls	r1, r2
 8000502:	4288      	cmp	r0, r1
 8000504:	d341      	bcc.n	800058a <_platform_network_io_bind+0x1ee>
 8000506:	6820      	ldr	r0, [r4, #0]
 8000508:	6800      	ldr	r0, [r0, #0]
 800050a:	f003 f845 	bl	8003598 <ai_array_to_buffer_fmt>
 800050e:	f856 1c04 	ldr.w	r1, [r6, #-4]
 8000512:	f020 407e 	bic.w	r0, r0, #4261412864	; 0xfe000000
 8000516:	f021 417e 	bic.w	r1, r1, #4261412864	; 0xfe000000
 800051a:	4288      	cmp	r0, r1
 800051c:	d115      	bne.n	800054a <_platform_network_io_bind+0x1ae>
 800051e:	68f0      	ldr	r0, [r6, #12]
 8000520:	2800      	cmp	r0, #0
 8000522:	d02f      	beq.n	8000584 <_platform_network_io_bind+0x1e8>
 8000524:	8830      	ldrh	r0, [r6, #0]
 8000526:	b198      	cbz	r0, 8000550 <_platform_network_io_bind+0x1b4>
 8000528:	4550      	cmp	r0, sl
 800052a:	bf28      	it	cs
 800052c:	4682      	movcs	sl, r0
 800052e:	4622      	mov	r2, r4
 8000530:	1f31      	subs	r1, r6, #4
 8000532:	4640      	mov	r0, r8
 8000534:	f7ff fea5 	bl	8000282 <_platform_network_state_setup>
 8000538:	9800      	ldr	r0, [sp, #0]
 800053a:	6801      	ldr	r1, [r0, #0]
 800053c:	594c      	ldr	r4, [r1, r5]
 800053e:	1c7f      	adds	r7, r7, #1
 8000540:	3614      	adds	r6, #20
 8000542:	f109 0910 	add.w	r9, r9, #16
 8000546:	1d2d      	adds	r5, r5, #4
 8000548:	e7b2      	b.n	80004b0 <_platform_network_io_bind+0x114>
 800054a:	2219      	movs	r2, #25
 800054c:	2113      	movs	r1, #19
 800054e:	e00a      	b.n	8000566 <_platform_network_io_bind+0x1ca>
 8000550:	2221      	movs	r2, #33	; 0x21
 8000552:	2113      	movs	r1, #19
 8000554:	e007      	b.n	8000566 <_platform_network_io_bind+0x1ca>
 8000556:	9802      	ldr	r0, [sp, #8]
 8000558:	2800      	cmp	r0, #0
 800055a:	d19c      	bne.n	8000496 <_platform_network_io_bind+0xfa>
 800055c:	e00e      	b.n	800057c <_platform_network_io_bind+0x1e0>
 800055e:	2217      	movs	r2, #23
 8000560:	e000      	b.n	8000564 <_platform_network_io_bind+0x1c8>
 8000562:	2218      	movs	r2, #24
 8000564:	2112      	movs	r1, #18
 8000566:	9801      	ldr	r0, [sp, #4]
 8000568:	300c      	adds	r0, #12
 800056a:	f000 fa8e 	bl	8000a8a <core_set_error>
 800056e:	2000      	movs	r0, #0
 8000570:	b004      	add	sp, #16
 8000572:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000576:	9801      	ldr	r0, [sp, #4]
 8000578:	f8a0 a010 	strh.w	sl, [r0, #16]
 800057c:	2001      	movs	r0, #1
 800057e:	b004      	add	sp, #16
 8000580:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000584:	2217      	movs	r2, #23
 8000586:	2113      	movs	r1, #19
 8000588:	e7ed      	b.n	8000566 <_platform_network_io_bind+0x1ca>
 800058a:	2218      	movs	r2, #24
 800058c:	2113      	movs	r1, #19
 800058e:	e7ea      	b.n	8000566 <_platform_network_io_bind+0x1ca>

08000590 <ai_platform_runtime_get_revision>:
 8000590:	f8df 04a8 	ldr.w	r0, [pc, #1192]	; 8000a3c <.text_21>
 8000594:	6801      	ldr	r1, [r0, #0]
 8000596:	0849      	lsrs	r1, r1, #1
 8000598:	0049      	lsls	r1, r1, #1
 800059a:	6001      	str	r1, [r0, #0]
 800059c:	2001      	movs	r0, #1
 800059e:	f8df 14a0 	ldr.w	r1, [pc, #1184]	; 8000a40 <.text_22>
 80005a2:	6088      	str	r0, [r1, #8]
 80005a4:	6888      	ldr	r0, [r1, #8]
 80005a6:	2800      	cmp	r0, #0
 80005a8:	d1fc      	bne.n	80005a4 <ai_platform_runtime_get_revision+0x14>
 80005aa:	f8df 2498 	ldr.w	r2, [pc, #1176]	; 8000a44 <.text_23>
 80005ae:	600a      	str	r2, [r1, #0]
 80005b0:	6808      	ldr	r0, [r1, #0]
 80005b2:	f8df 1494 	ldr.w	r1, [pc, #1172]	; 8000a48 <.text_24>
 80005b6:	4288      	cmp	r0, r1
 80005b8:	d000      	beq.n	80005bc <ai_platform_runtime_get_revision+0x2c>
 80005ba:	e7fe      	b.n	80005ba <ai_platform_runtime_get_revision+0x2a>
 80005bc:	a0aa      	add	r0, pc, #680	; (adr r0, 8000868 <.text_16>)
 80005be:	4770      	bx	lr

080005c0 <ai_platform_runtime_get_version>:
 80005c0:	f8df 0478 	ldr.w	r0, [pc, #1144]	; 8000a3c <.text_21>
 80005c4:	6801      	ldr	r1, [r0, #0]
 80005c6:	0849      	lsrs	r1, r1, #1
 80005c8:	0049      	lsls	r1, r1, #1
 80005ca:	6001      	str	r1, [r0, #0]
 80005cc:	2001      	movs	r0, #1
 80005ce:	f8df 1470 	ldr.w	r1, [pc, #1136]	; 8000a40 <.text_22>
 80005d2:	6088      	str	r0, [r1, #8]
 80005d4:	6888      	ldr	r0, [r1, #8]
 80005d6:	2800      	cmp	r0, #0
 80005d8:	d1fc      	bne.n	80005d4 <ai_platform_runtime_get_version+0x14>
 80005da:	f8df 2468 	ldr.w	r2, [pc, #1128]	; 8000a44 <.text_23>
 80005de:	600a      	str	r2, [r1, #0]
 80005e0:	6808      	ldr	r0, [r1, #0]
 80005e2:	f8df 1464 	ldr.w	r1, [pc, #1124]	; 8000a48 <.text_24>
 80005e6:	4288      	cmp	r0, r1
 80005e8:	d000      	beq.n	80005ec <ai_platform_runtime_get_version+0x2c>
 80005ea:	e7fe      	b.n	80005ea <ai_platform_runtime_get_version+0x2a>
 80005ec:	f20f 4264 	addw	r2, pc, #1124	; 0x464
 80005f0:	6810      	ldr	r0, [r2, #0]
 80005f2:	4770      	bx	lr

080005f4 <ai_platform_api_get_version>:
 80005f4:	f8df 0444 	ldr.w	r0, [pc, #1092]	; 8000a3c <.text_21>
 80005f8:	6801      	ldr	r1, [r0, #0]
 80005fa:	0849      	lsrs	r1, r1, #1
 80005fc:	0049      	lsls	r1, r1, #1
 80005fe:	6001      	str	r1, [r0, #0]
 8000600:	2001      	movs	r0, #1
 8000602:	f8df 143c 	ldr.w	r1, [pc, #1084]	; 8000a40 <.text_22>
 8000606:	6088      	str	r0, [r1, #8]
 8000608:	6888      	ldr	r0, [r1, #8]
 800060a:	2800      	cmp	r0, #0
 800060c:	d1fc      	bne.n	8000608 <ai_platform_api_get_version+0x14>
 800060e:	f8df 2434 	ldr.w	r2, [pc, #1076]	; 8000a44 <.text_23>
 8000612:	600a      	str	r2, [r1, #0]
 8000614:	6808      	ldr	r0, [r1, #0]
 8000616:	f8df 1430 	ldr.w	r1, [pc, #1072]	; 8000a48 <.text_24>
 800061a:	4288      	cmp	r0, r1
 800061c:	d000      	beq.n	8000620 <ai_platform_api_get_version+0x2c>
 800061e:	e7fe      	b.n	800061e <ai_platform_api_get_version+0x2a>
 8000620:	f20f 4234 	addw	r2, pc, #1076	; 0x434
 8000624:	6810      	ldr	r0, [r2, #0]
 8000626:	4770      	bx	lr

08000628 <ai_platform_interface_api_get_version>:
 8000628:	f8df 0410 	ldr.w	r0, [pc, #1040]	; 8000a3c <.text_21>
 800062c:	6801      	ldr	r1, [r0, #0]
 800062e:	0849      	lsrs	r1, r1, #1
 8000630:	0049      	lsls	r1, r1, #1
 8000632:	6001      	str	r1, [r0, #0]
 8000634:	2001      	movs	r0, #1
 8000636:	f8df 1408 	ldr.w	r1, [pc, #1032]	; 8000a40 <.text_22>
 800063a:	6088      	str	r0, [r1, #8]
 800063c:	6888      	ldr	r0, [r1, #8]
 800063e:	2800      	cmp	r0, #0
 8000640:	d1fc      	bne.n	800063c <ai_platform_interface_api_get_version+0x14>
 8000642:	f8df 2400 	ldr.w	r2, [pc, #1024]	; 8000a44 <.text_23>
 8000646:	600a      	str	r2, [r1, #0]
 8000648:	6808      	ldr	r0, [r1, #0]
 800064a:	f8df 13fc 	ldr.w	r1, [pc, #1020]	; 8000a48 <.text_24>
 800064e:	4288      	cmp	r0, r1
 8000650:	d000      	beq.n	8000654 <ai_platform_interface_api_get_version+0x2c>
 8000652:	e7fe      	b.n	8000652 <ai_platform_interface_api_get_version+0x2a>
 8000654:	f20f 4204 	addw	r2, pc, #1028	; 0x404
 8000658:	6810      	ldr	r0, [r2, #0]
 800065a:	4770      	bx	lr

0800065c <ai_platform_context_acquire>:
 800065c:	b120      	cbz	r0, 8000668 <ai_platform_context_acquire+0xc>
 800065e:	6801      	ldr	r1, [r0, #0]
 8000660:	f8df 23e8 	ldr.w	r2, [pc, #1000]	; 8000a4c <.text_25>
 8000664:	4291      	cmp	r1, r2
 8000666:	d000      	beq.n	800066a <ai_platform_context_acquire+0xe>
 8000668:	2000      	movs	r0, #0
 800066a:	f8df 13d0 	ldr.w	r1, [pc, #976]	; 8000a3c <.text_21>
 800066e:	680a      	ldr	r2, [r1, #0]
 8000670:	0852      	lsrs	r2, r2, #1
 8000672:	0052      	lsls	r2, r2, #1
 8000674:	600a      	str	r2, [r1, #0]
 8000676:	2101      	movs	r1, #1
 8000678:	f8df 23c4 	ldr.w	r2, [pc, #964]	; 8000a40 <.text_22>
 800067c:	6091      	str	r1, [r2, #8]
 800067e:	6891      	ldr	r1, [r2, #8]
 8000680:	2900      	cmp	r1, #0
 8000682:	d1fc      	bne.n	800067e <ai_platform_context_acquire+0x22>
 8000684:	f8df 33bc 	ldr.w	r3, [pc, #956]	; 8000a44 <.text_23>
 8000688:	6013      	str	r3, [r2, #0]
 800068a:	6811      	ldr	r1, [r2, #0]
 800068c:	f8df 23b8 	ldr.w	r2, [pc, #952]	; 8000a48 <.text_24>
 8000690:	4291      	cmp	r1, r2
 8000692:	d000      	beq.n	8000696 <ai_platform_context_acquire+0x3a>
 8000694:	e7fe      	b.n	8000694 <ai_platform_context_acquire+0x38>
 8000696:	4770      	bx	lr

08000698 <ai_platform_context_release>:
 8000698:	f8df 13b0 	ldr.w	r1, [pc, #944]	; 8000a4c <.text_25>
 800069c:	6001      	str	r1, [r0, #0]
 800069e:	4770      	bx	lr

080006a0 <ai_platform_network_get_error>:
 80006a0:	b120      	cbz	r0, 80006ac <ai_platform_network_get_error+0xc>
 80006a2:	6801      	ldr	r1, [r0, #0]
 80006a4:	f8df 23a4 	ldr.w	r2, [pc, #932]	; 8000a4c <.text_25>
 80006a8:	4291      	cmp	r1, r2
 80006aa:	d000      	beq.n	80006ae <ai_platform_network_get_error+0xe>
 80006ac:	2000      	movs	r0, #0
 80006ae:	f8df 138c 	ldr.w	r1, [pc, #908]	; 8000a3c <.text_21>
 80006b2:	680a      	ldr	r2, [r1, #0]
 80006b4:	0852      	lsrs	r2, r2, #1
 80006b6:	0052      	lsls	r2, r2, #1
 80006b8:	600a      	str	r2, [r1, #0]
 80006ba:	2101      	movs	r1, #1
 80006bc:	f8df 2380 	ldr.w	r2, [pc, #896]	; 8000a40 <.text_22>
 80006c0:	6091      	str	r1, [r2, #8]
 80006c2:	6891      	ldr	r1, [r2, #8]
 80006c4:	2900      	cmp	r1, #0
 80006c6:	d1fc      	bne.n	80006c2 <ai_platform_network_get_error+0x22>
 80006c8:	f8df 3378 	ldr.w	r3, [pc, #888]	; 8000a44 <.text_23>
 80006cc:	6013      	str	r3, [r2, #0]
 80006ce:	6811      	ldr	r1, [r2, #0]
 80006d0:	f8df 2374 	ldr.w	r2, [pc, #884]	; 8000a48 <.text_24>
 80006d4:	4291      	cmp	r1, r2
 80006d6:	d000      	beq.n	80006da <ai_platform_network_get_error+0x3a>
 80006d8:	e7fe      	b.n	80006d8 <ai_platform_network_get_error+0x38>
 80006da:	2800      	cmp	r0, #0
 80006dc:	bf1c      	itt	ne
 80006de:	300c      	addne	r0, #12
 80006e0:	f000 b9ce 	bne.w	8000a80 <core_get_error>
 80006e4:	f20f 3088 	addw	r0, pc, #904	; 0x388
 80006e8:	6800      	ldr	r0, [r0, #0]
 80006ea:	4770      	bx	lr

080006ec <ai_platform_network_set_error>:
 80006ec:	2800      	cmp	r0, #0
 80006ee:	bf1c      	itt	ne
 80006f0:	300c      	addne	r0, #12
 80006f2:	f000 b9ca 	bne.w	8000a8a <core_set_error>
 80006f6:	4770      	bx	lr

080006f8 <ai_platform_api_get_network_report>:
 80006f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80006fc:	ea5f 0900 	movs.w	r9, r0
 8000700:	b081      	sub	sp, #4
 8000702:	460c      	mov	r4, r1
 8000704:	d005      	beq.n	8000712 <ai_platform_api_get_network_report+0x1a>
 8000706:	f8d9 0000 	ldr.w	r0, [r9]
 800070a:	f8df 1340 	ldr.w	r1, [pc, #832]	; 8000a4c <.text_25>
 800070e:	4288      	cmp	r0, r1
 8000710:	d001      	beq.n	8000716 <ai_platform_api_get_network_report+0x1e>
 8000712:	f04f 0900 	mov.w	r9, #0
 8000716:	f8df 5324 	ldr.w	r5, [pc, #804]	; 8000a3c <.text_21>
 800071a:	f8df 6324 	ldr.w	r6, [pc, #804]	; 8000a40 <.text_22>
 800071e:	6828      	ldr	r0, [r5, #0]
 8000720:	0840      	lsrs	r0, r0, #1
 8000722:	0040      	lsls	r0, r0, #1
 8000724:	6028      	str	r0, [r5, #0]
 8000726:	2101      	movs	r1, #1
 8000728:	60b1      	str	r1, [r6, #8]
 800072a:	68b0      	ldr	r0, [r6, #8]
 800072c:	2800      	cmp	r0, #0
 800072e:	d1fc      	bne.n	800072a <ai_platform_api_get_network_report+0x32>
 8000730:	f8df 7310 	ldr.w	r7, [pc, #784]	; 8000a44 <.text_23>
 8000734:	f8df 8310 	ldr.w	r8, [pc, #784]	; 8000a48 <.text_24>
 8000738:	6037      	str	r7, [r6, #0]
 800073a:	6830      	ldr	r0, [r6, #0]
 800073c:	4540      	cmp	r0, r8
 800073e:	d000      	beq.n	8000742 <ai_platform_api_get_network_report+0x4a>
 8000740:	e7fe      	b.n	8000740 <ai_platform_api_get_network_report+0x48>
 8000742:	f1b9 0f00 	cmp.w	r9, #0
 8000746:	bf18      	it	ne
 8000748:	2c00      	cmpne	r4, #0
 800074a:	f000 8088 	beq.w	800085e <ai_platform_api_get_network_report+0x166>
 800074e:	2000      	movs	r0, #0
 8000750:	6660      	str	r0, [r4, #100]	; 0x64
 8000752:	f8d9 2044 	ldr.w	r2, [r9, #68]	; 0x44
 8000756:	2a00      	cmp	r2, #0
 8000758:	f000 807b 	beq.w	8000852 <ai_platform_api_get_network_report+0x15a>
 800075c:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800075e:	1c49      	adds	r1, r1, #1
 8000760:	6661      	str	r1, [r4, #100]	; 0x64
 8000762:	6890      	ldr	r0, [r2, #8]
 8000764:	4282      	cmp	r2, r0
 8000766:	bf1c      	itt	ne
 8000768:	2800      	cmpne	r0, #0
 800076a:	4602      	movne	r2, r0
 800076c:	d1f6      	bne.n	800075c <ai_platform_api_get_network_report+0x64>
 800076e:	e06e      	b.n	800084e <ai_platform_api_get_network_report+0x156>
 8000770:	f8d9 003c 	ldr.w	r0, [r9, #60]	; 0x3c
 8000774:	f104 0134 	add.w	r1, r4, #52	; 0x34
 8000778:	f7ff fd4a 	bl	8000210 <_ai_platform_get_io_buffers>
 800077c:	8620      	strh	r0, [r4, #48]	; 0x30
 800077e:	b910      	cbnz	r0, 8000786 <ai_platform_api_get_network_report+0x8e>
 8000780:	2218      	movs	r2, #24
 8000782:	2112      	movs	r1, #18
 8000784:	e067      	b.n	8000856 <ai_platform_api_get_network_report+0x15e>
 8000786:	f8d9 003c 	ldr.w	r0, [r9, #60]	; 0x3c
 800078a:	f104 0138 	add.w	r1, r4, #56	; 0x38
 800078e:	300c      	adds	r0, #12
 8000790:	f7ff fd3e 	bl	8000210 <_ai_platform_get_io_buffers>
 8000794:	8660      	strh	r0, [r4, #50]	; 0x32
 8000796:	b910      	cbnz	r0, 800079e <ai_platform_api_get_network_report+0xa6>
 8000798:	2218      	movs	r2, #24
 800079a:	2113      	movs	r1, #19
 800079c:	e05b      	b.n	8000856 <ai_platform_api_get_network_report+0x15e>
 800079e:	f8d9 0004 	ldr.w	r0, [r9, #4]
 80007a2:	66a0      	str	r0, [r4, #104]	; 0x68
 80007a4:	f109 0228 	add.w	r2, r9, #40	; 0x28
 80007a8:	e892 5c08 	ldmia.w	r2, {r3, sl, fp, ip, lr}
 80007ac:	f104 013c 	add.w	r1, r4, #60	; 0x3c
 80007b0:	f109 0914 	add.w	r9, r9, #20
 80007b4:	e881 5c08 	stmia.w	r1, {r3, sl, fp, ip, lr}
 80007b8:	e899 500e 	ldmia.w	r9, {r1, r2, r3, ip, lr}
 80007bc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80007c0:	e880 500e 	stmia.w	r0, {r1, r2, r3, ip, lr}
 80007c4:	6828      	ldr	r0, [r5, #0]
 80007c6:	0840      	lsrs	r0, r0, #1
 80007c8:	0040      	lsls	r0, r0, #1
 80007ca:	6028      	str	r0, [r5, #0]
 80007cc:	2301      	movs	r3, #1
 80007ce:	60b3      	str	r3, [r6, #8]
 80007d0:	68b0      	ldr	r0, [r6, #8]
 80007d2:	2800      	cmp	r0, #0
 80007d4:	d1fc      	bne.n	80007d0 <ai_platform_api_get_network_report+0xd8>
 80007d6:	6037      	str	r7, [r6, #0]
 80007d8:	6831      	ldr	r1, [r6, #0]
 80007da:	4541      	cmp	r1, r8
 80007dc:	d000      	beq.n	80007e0 <ai_platform_api_get_network_report+0xe8>
 80007de:	e7fe      	b.n	80007de <ai_platform_api_get_network_report+0xe6>
 80007e0:	a021      	add	r0, pc, #132	; (adr r0, 8000868 <.text_16>)
 80007e2:	6120      	str	r0, [r4, #16]
 80007e4:	6829      	ldr	r1, [r5, #0]
 80007e6:	0849      	lsrs	r1, r1, #1
 80007e8:	0049      	lsls	r1, r1, #1
 80007ea:	6029      	str	r1, [r5, #0]
 80007ec:	60b3      	str	r3, [r6, #8]
 80007ee:	68b0      	ldr	r0, [r6, #8]
 80007f0:	2800      	cmp	r0, #0
 80007f2:	d1fc      	bne.n	80007ee <ai_platform_api_get_network_report+0xf6>
 80007f4:	6037      	str	r7, [r6, #0]
 80007f6:	6831      	ldr	r1, [r6, #0]
 80007f8:	4541      	cmp	r1, r8
 80007fa:	d000      	beq.n	80007fe <ai_platform_api_get_network_report+0x106>
 80007fc:	e7fe      	b.n	80007fc <ai_platform_api_get_network_report+0x104>
 80007fe:	f20f 2054 	addw	r0, pc, #596	; 0x254
 8000802:	6802      	ldr	r2, [r0, #0]
 8000804:	6162      	str	r2, [r4, #20]
 8000806:	6829      	ldr	r1, [r5, #0]
 8000808:	0849      	lsrs	r1, r1, #1
 800080a:	0049      	lsls	r1, r1, #1
 800080c:	6029      	str	r1, [r5, #0]
 800080e:	60b3      	str	r3, [r6, #8]
 8000810:	68b0      	ldr	r0, [r6, #8]
 8000812:	2800      	cmp	r0, #0
 8000814:	d1fc      	bne.n	8000810 <ai_platform_api_get_network_report+0x118>
 8000816:	6037      	str	r7, [r6, #0]
 8000818:	6831      	ldr	r1, [r6, #0]
 800081a:	4541      	cmp	r1, r8
 800081c:	d000      	beq.n	8000820 <ai_platform_api_get_network_report+0x128>
 800081e:	e7fe      	b.n	800081e <ai_platform_api_get_network_report+0x126>
 8000820:	a08d      	add	r0, pc, #564	; (adr r0, 8000a58 <.text_28>)
 8000822:	6802      	ldr	r2, [r0, #0]
 8000824:	6262      	str	r2, [r4, #36]	; 0x24
 8000826:	6829      	ldr	r1, [r5, #0]
 8000828:	0849      	lsrs	r1, r1, #1
 800082a:	0049      	lsls	r1, r1, #1
 800082c:	6029      	str	r1, [r5, #0]
 800082e:	60b3      	str	r3, [r6, #8]
 8000830:	68b0      	ldr	r0, [r6, #8]
 8000832:	2800      	cmp	r0, #0
 8000834:	d1fc      	bne.n	8000830 <ai_platform_api_get_network_report+0x138>
 8000836:	6037      	str	r7, [r6, #0]
 8000838:	6831      	ldr	r1, [r6, #0]
 800083a:	4541      	cmp	r1, r8
 800083c:	d000      	beq.n	8000840 <ai_platform_api_get_network_report+0x148>
 800083e:	e7fe      	b.n	800083e <ai_platform_api_get_network_report+0x146>
 8000840:	a086      	add	r0, pc, #536	; (adr r0, 8000a5c <.text_29>)
 8000842:	6802      	ldr	r2, [r0, #0]
 8000844:	62a2      	str	r2, [r4, #40]	; 0x28
 8000846:	2001      	movs	r0, #1
 8000848:	b001      	add	sp, #4
 800084a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800084e:	2900      	cmp	r1, #0
 8000850:	d18e      	bne.n	8000770 <ai_platform_api_get_network_report+0x78>
 8000852:	2218      	movs	r2, #24
 8000854:	2111      	movs	r1, #17
 8000856:	f109 000c 	add.w	r0, r9, #12
 800085a:	f000 f916 	bl	8000a8a <core_set_error>
 800085e:	2000      	movs	r0, #0
 8000860:	b001      	add	sp, #4
 8000862:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08000868 <.text_16>:
 8000868:	00000000 	.word	0x00000000

0800086c <ai_platform_network_create>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	9d04      	ldr	r5, [sp, #16]
 8000870:	4604      	mov	r4, r0
 8000872:	9805      	ldr	r0, [sp, #20]
 8000874:	b2db      	uxtb	r3, r3
 8000876:	042d      	lsls	r5, r5, #16
 8000878:	ea45 6503 	orr.w	r5, r5, r3, lsl #24
 800087c:	ea45 2500 	orr.w	r5, r5, r0, lsl #8
 8000880:	a07c      	add	r0, pc, #496	; (adr r0, 8000a74 <.text_35>)
 8000882:	6806      	ldr	r6, [r0, #0]
 8000884:	486d      	ldr	r0, [pc, #436]	; (8000a3c <.text_21>)
 8000886:	6801      	ldr	r1, [r0, #0]
 8000888:	0849      	lsrs	r1, r1, #1
 800088a:	0049      	lsls	r1, r1, #1
 800088c:	6001      	str	r1, [r0, #0]
 800088e:	2001      	movs	r0, #1
 8000890:	496b      	ldr	r1, [pc, #428]	; (8000a40 <.text_22>)
 8000892:	6088      	str	r0, [r1, #8]
 8000894:	6888      	ldr	r0, [r1, #8]
 8000896:	2800      	cmp	r0, #0
 8000898:	d1fc      	bne.n	8000894 <ai_platform_network_create+0x28>
 800089a:	4b6a      	ldr	r3, [pc, #424]	; (8000a44 <.text_23>)
 800089c:	600b      	str	r3, [r1, #0]
 800089e:	6808      	ldr	r0, [r1, #0]
 80008a0:	4969      	ldr	r1, [pc, #420]	; (8000a48 <.text_24>)
 80008a2:	4288      	cmp	r0, r1
 80008a4:	d000      	beq.n	80008a8 <ai_platform_network_create+0x3c>
 80008a6:	e7fe      	b.n	80008a6 <ai_platform_network_create+0x3a>
 80008a8:	b91c      	cbnz	r4, 80008b2 <ai_platform_network_create+0x46>
 80008aa:	bf00      	nop
 80008ac:	a072      	add	r0, pc, #456	; (adr r0, 8000a78 <.text_36>)
 80008ae:	6800      	ldr	r0, [r0, #0]
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	4966      	ldr	r1, [pc, #408]	; (8000a4c <.text_25>)
 80008b4:	6011      	str	r1, [r2, #0]
 80008b6:	f8c4 2000 	str.w	r2, [r4]
 80008ba:	f000 f8df 	bl	8000a7c <core_init>
 80008be:	b908      	cbnz	r0, 80008c4 <ai_platform_network_create+0x58>
 80008c0:	a067      	add	r0, pc, #412	; (adr r0, 8000a60 <.text_30>)
 80008c2:	e00a      	b.n	80008da <ai_platform_network_create+0x6e>
 80008c4:	4962      	ldr	r1, [pc, #392]	; (8000a50 <.text_26>)
 80008c6:	428d      	cmp	r5, r1
 80008c8:	bf28      	it	cs
 80008ca:	f20f 1098 	addwcs	r0, pc, #408	; 0x198
 80008ce:	d204      	bcs.n	80008da <ai_platform_network_create+0x6e>
 80008d0:	a065      	add	r0, pc, #404	; (adr r0, 8000a68 <_platform_network_sanity_check{5}::signatures>)
 80008d2:	f000 f8ef 	bl	8000ab4 <ai_check_custom_types>
 80008d6:	b918      	cbnz	r0, 80008e0 <ai_platform_network_create+0x74>
 80008d8:	a064      	add	r0, pc, #400	; (adr r0, 8000a6c <.text_33>)
 80008da:	6806      	ldr	r6, [r0, #0]
 80008dc:	2100      	movs	r1, #0
 80008de:	6021      	str	r1, [r4, #0]
 80008e0:	4630      	mov	r0, r6
 80008e2:	bd70      	pop	{r4, r5, r6, pc}

080008e4 <ai_platform_network_destroy>:
 80008e4:	b128      	cbz	r0, 80008f2 <ai_platform_network_destroy+0xe>
 80008e6:	6801      	ldr	r1, [r0, #0]
 80008e8:	4a58      	ldr	r2, [pc, #352]	; (8000a4c <.text_25>)
 80008ea:	4291      	cmp	r1, r2
 80008ec:	bf08      	it	eq
 80008ee:	4602      	moveq	r2, r0
 80008f0:	d000      	beq.n	80008f4 <ai_platform_network_destroy+0x10>
 80008f2:	2200      	movs	r2, #0
 80008f4:	4951      	ldr	r1, [pc, #324]	; (8000a3c <.text_21>)
 80008f6:	680b      	ldr	r3, [r1, #0]
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	005b      	lsls	r3, r3, #1
 80008fc:	600b      	str	r3, [r1, #0]
 80008fe:	2101      	movs	r1, #1
 8000900:	4b4f      	ldr	r3, [pc, #316]	; (8000a40 <.text_22>)
 8000902:	6099      	str	r1, [r3, #8]
 8000904:	6899      	ldr	r1, [r3, #8]
 8000906:	2900      	cmp	r1, #0
 8000908:	d1fc      	bne.n	8000904 <ai_platform_network_destroy+0x20>
 800090a:	f8df c138 	ldr.w	ip, [pc, #312]	; 8000a44 <.text_23>
 800090e:	f8c3 c000 	str.w	ip, [r3]
 8000912:	6819      	ldr	r1, [r3, #0]
 8000914:	4b4c      	ldr	r3, [pc, #304]	; (8000a48 <.text_24>)
 8000916:	4299      	cmp	r1, r3
 8000918:	d000      	beq.n	800091c <ai_platform_network_destroy+0x38>
 800091a:	e7fe      	b.n	800091a <ai_platform_network_destroy+0x36>
 800091c:	b102      	cbz	r2, 8000920 <ai_platform_network_destroy+0x3c>
 800091e:	2000      	movs	r0, #0
 8000920:	4770      	bx	lr

08000922 <ai_platform_network_init>:
 8000922:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000926:	b081      	sub	sp, #4
 8000928:	460a      	mov	r2, r1
 800092a:	b118      	cbz	r0, 8000934 <ai_platform_network_init+0x12>
 800092c:	6801      	ldr	r1, [r0, #0]
 800092e:	4b47      	ldr	r3, [pc, #284]	; (8000a4c <.text_25>)
 8000930:	4299      	cmp	r1, r3
 8000932:	d000      	beq.n	8000936 <ai_platform_network_init+0x14>
 8000934:	2000      	movs	r0, #0
 8000936:	4941      	ldr	r1, [pc, #260]	; (8000a3c <.text_21>)
 8000938:	680b      	ldr	r3, [r1, #0]
 800093a:	085b      	lsrs	r3, r3, #1
 800093c:	005b      	lsls	r3, r3, #1
 800093e:	600b      	str	r3, [r1, #0]
 8000940:	2101      	movs	r1, #1
 8000942:	4b3f      	ldr	r3, [pc, #252]	; (8000a40 <.text_22>)
 8000944:	6099      	str	r1, [r3, #8]
 8000946:	6899      	ldr	r1, [r3, #8]
 8000948:	2900      	cmp	r1, #0
 800094a:	d1fc      	bne.n	8000946 <ai_platform_network_init+0x24>
 800094c:	4c3d      	ldr	r4, [pc, #244]	; (8000a44 <.text_23>)
 800094e:	601c      	str	r4, [r3, #0]
 8000950:	6819      	ldr	r1, [r3, #0]
 8000952:	4b3d      	ldr	r3, [pc, #244]	; (8000a48 <.text_24>)
 8000954:	4299      	cmp	r1, r3
 8000956:	d000      	beq.n	800095a <ai_platform_network_init+0x38>
 8000958:	e7fe      	b.n	8000958 <ai_platform_network_init+0x36>
 800095a:	2800      	cmp	r0, #0
 800095c:	d034      	beq.n	80009c8 <ai_platform_network_init+0xa6>
 800095e:	b90a      	cbnz	r2, 8000964 <ai_platform_network_init+0x42>
 8000960:	2211      	movs	r2, #17
 8000962:	e012      	b.n	800098a <ai_platform_network_init+0x68>
 8000964:	6913      	ldr	r3, [r2, #16]
 8000966:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8000968:	b939      	cbnz	r1, 800097a <ai_platform_network_init+0x58>
 800096a:	8b91      	ldrh	r1, [r2, #28]
 800096c:	8b55      	ldrh	r5, [r2, #26]
 800096e:	6a14      	ldr	r4, [r2, #32]
 8000970:	4369      	muls	r1, r5
 8000972:	4361      	muls	r1, r4
 8000974:	bf18      	it	ne
 8000976:	2213      	movne	r2, #19
 8000978:	d107      	bne.n	800098a <ai_platform_network_init+0x68>
 800097a:	b973      	cbnz	r3, 800099a <ai_platform_network_init+0x78>
 800097c:	8911      	ldrh	r1, [r2, #8]
 800097e:	88d4      	ldrh	r4, [r2, #6]
 8000980:	68d3      	ldr	r3, [r2, #12]
 8000982:	4361      	muls	r1, r4
 8000984:	4359      	muls	r1, r3
 8000986:	d008      	beq.n	800099a <ai_platform_network_init+0x78>
 8000988:	2212      	movs	r2, #18
 800098a:	2110      	movs	r1, #16
 800098c:	300c      	adds	r0, #12
 800098e:	f000 f87c 	bl	8000a8a <core_set_error>
 8000992:	2000      	movs	r0, #0
 8000994:	b001      	add	sp, #4
 8000996:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800099a:	caf8      	ldmia	r2!, {r3, r4, r5, r6, r7}
 800099c:	f100 0114 	add.w	r1, r0, #20
 80009a0:	f100 0c28 	add.w	ip, r0, #40	; 0x28
 80009a4:	e881 00f8 	stmia.w	r1, {r3, r4, r5, r6, r7}
 80009a8:	e892 4f00 	ldmia.w	r2, {r8, r9, sl, fp, lr}
 80009ac:	e88c 4f00 	stmia.w	ip, {r8, r9, sl, fp, lr}
 80009b0:	2103      	movs	r1, #3
 80009b2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80009b4:	6081      	str	r1, [r0, #8]
 80009b6:	b13a      	cbz	r2, 80009c8 <ai_platform_network_init+0xa6>
 80009b8:	6891      	ldr	r1, [r2, #8]
 80009ba:	6050      	str	r0, [r2, #4]
 80009bc:	428a      	cmp	r2, r1
 80009be:	bf18      	it	ne
 80009c0:	2900      	cmpne	r1, #0
 80009c2:	bf18      	it	ne
 80009c4:	460a      	movne	r2, r1
 80009c6:	d1f7      	bne.n	80009b8 <ai_platform_network_init+0x96>
 80009c8:	b001      	add	sp, #4
 80009ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080009ce <ai_platform_network_process>:
 80009ce:	b570      	push	{r4, r5, r6, lr}
 80009d0:	0004      	movs	r4, r0
 80009d2:	d003      	beq.n	80009dc <ai_platform_network_process+0xe>
 80009d4:	6820      	ldr	r0, [r4, #0]
 80009d6:	4b1d      	ldr	r3, [pc, #116]	; (8000a4c <.text_25>)
 80009d8:	4298      	cmp	r0, r3
 80009da:	d000      	beq.n	80009de <ai_platform_network_process+0x10>
 80009dc:	2400      	movs	r4, #0
 80009de:	4817      	ldr	r0, [pc, #92]	; (8000a3c <.text_21>)
 80009e0:	6803      	ldr	r3, [r0, #0]
 80009e2:	085b      	lsrs	r3, r3, #1
 80009e4:	005b      	lsls	r3, r3, #1
 80009e6:	6003      	str	r3, [r0, #0]
 80009e8:	2001      	movs	r0, #1
 80009ea:	4b15      	ldr	r3, [pc, #84]	; (8000a40 <.text_22>)
 80009ec:	6098      	str	r0, [r3, #8]
 80009ee:	6898      	ldr	r0, [r3, #8]
 80009f0:	2800      	cmp	r0, #0
 80009f2:	d1fc      	bne.n	80009ee <ai_platform_network_process+0x20>
 80009f4:	4d13      	ldr	r5, [pc, #76]	; (8000a44 <.text_23>)
 80009f6:	601d      	str	r5, [r3, #0]
 80009f8:	6818      	ldr	r0, [r3, #0]
 80009fa:	4b13      	ldr	r3, [pc, #76]	; (8000a48 <.text_24>)
 80009fc:	4298      	cmp	r0, r3
 80009fe:	d000      	beq.n	8000a02 <ai_platform_network_process+0x34>
 8000a00:	e7fe      	b.n	8000a00 <ai_platform_network_process+0x32>
 8000a02:	4620      	mov	r0, r4
 8000a04:	f7ff fcca 	bl	800039c <_platform_network_io_bind>
 8000a08:	b1b8      	cbz	r0, 8000a3a <ai_platform_network_process+0x6c>
 8000a0a:	8a60      	ldrh	r0, [r4, #18]
 8000a0c:	8a21      	ldrh	r1, [r4, #16]
 8000a0e:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 8000a10:	4288      	cmp	r0, r1
 8000a12:	f105 060c 	add.w	r6, r5, #12
 8000a16:	d20f      	bcs.n	8000a38 <ai_platform_network_process+0x6a>
 8000a18:	4628      	mov	r0, r5
 8000a1a:	f7ff fc4d 	bl	80002b8 <_platform_network_state_update_input>
 8000a1e:	4620      	mov	r0, r4
 8000a20:	f000 f8f2 	bl	8000c08 <ai_layers_forward_all>
 8000a24:	4630      	mov	r0, r6
 8000a26:	f7ff fc7b 	bl	8000320 <_platform_network_state_update_output>
 8000a2a:	8a60      	ldrh	r0, [r4, #18]
 8000a2c:	8a21      	ldrh	r1, [r4, #16]
 8000a2e:	1c40      	adds	r0, r0, #1
 8000a30:	8260      	strh	r0, [r4, #18]
 8000a32:	b280      	uxth	r0, r0
 8000a34:	4288      	cmp	r0, r1
 8000a36:	d3ef      	bcc.n	8000a18 <ai_platform_network_process+0x4a>
 8000a38:	8a60      	ldrh	r0, [r4, #18]
 8000a3a:	bd70      	pop	{r4, r5, r6, pc}

08000a3c <.text_21>:
 8000a3c:	e0002000 	.word	0xe0002000

08000a40 <.text_22>:
 8000a40:	40023000 	.word	0x40023000

08000a44 <.text_23>:
 8000a44:	f407a5c2 	.word	0xf407a5c2

08000a48 <.text_24>:
 8000a48:	b5e8b5cd 	.word	0xb5e8b5cd

08000a4c <.text_25>:
 8000a4c:	a1c00100 	.word	0xa1c00100

08000a50 <.text_26>:
 8000a50:	01030001 	.word	0x01030001

08000a54 <.text_27>:
 8000a54:	00000004 	.word	0x00000004

08000a58 <.text_28>:
 8000a58:	00000101 	.word	0x00000101

08000a5c <.text_29>:
 8000a5c:	00000301 	.word	0x00000301

08000a60 <.text_30>:
 8000a60:	00001030 	.word	0x00001030

08000a64 <.text_31>:
 8000a64:	00001001 	.word	0x00001001

08000a68 <_platform_network_sanity_check{5}::signatures>:
 8000a68:	84048403                                ....

08000a6c <.text_33>:
 8000a6c:	00001002 	.word	0x00001002

08000a70 <.text_34>:
 8000a70:	00001010 	.word	0x00001010

08000a74 <.text_35>:
 8000a74:	00000000 	.word	0x00000000

08000a78 <.text_36>:
 8000a78:	00001010 	.word	0x00001010

08000a7c <core_init>:
 8000a7c:	2001      	movs	r0, #1
 8000a7e:	4770      	bx	lr

08000a80 <core_get_error>:
 8000a80:	4601      	mov	r1, r0
 8000a82:	2200      	movs	r2, #0
 8000a84:	6808      	ldr	r0, [r1, #0]
 8000a86:	600a      	str	r2, [r1, #0]
 8000a88:	4770      	bx	lr

08000a8a <core_set_error>:
 8000a8a:	7803      	ldrb	r3, [r0, #0]
 8000a8c:	ea5f 6c03 	movs.w	ip, r3, lsl #24
 8000a90:	d104      	bne.n	8000a9c <core_set_error+0x12>
 8000a92:	ea41 2102 	orr.w	r1, r1, r2, lsl #8
 8000a96:	6001      	str	r1, [r0, #0]
 8000a98:	2001      	movs	r0, #1
 8000a9a:	4770      	bx	lr
 8000a9c:	2000      	movs	r0, #0
 8000a9e:	4770      	bx	lr

08000aa0 <ai_layers_forward_layer>:
 8000aa0:	b510      	push	{r4, lr}
 8000aa2:	4604      	mov	r4, r0
 8000aa4:	68e1      	ldr	r1, [r4, #12]
 8000aa6:	4788      	blx	r1
 8000aa8:	68a0      	ldr	r0, [r4, #8]
 8000aaa:	42a0      	cmp	r0, r4
 8000aac:	bf08      	it	eq
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	bd10      	pop	{r4, pc}
	...

08000ab4 <ai_check_custom_types>:
 8000ab4:	b500      	push	{lr}
 8000ab6:	b081      	sub	sp, #4
 8000ab8:	b160      	cbz	r0, 8000ad4 <ai_check_custom_types+0x20>
 8000aba:	7801      	ldrb	r1, [r0, #0]
 8000abc:	2903      	cmp	r1, #3
 8000abe:	d109      	bne.n	8000ad4 <ai_check_custom_types+0x20>
 8000ac0:	f05f 0204 	movs.w	r2, #4
 8000ac4:	a18c      	add	r1, pc, #560	; (adr r1, 8000cf8 <ai_check_custom_types::ref_signatures>)
 8000ac6:	f006 f8db 	bl	8006c80 <memcmp>
 8000aca:	1e40      	subs	r0, r0, #1
 8000acc:	4180      	sbcs	r0, r0
 8000ace:	0fc0      	lsrs	r0, r0, #31
 8000ad0:	b001      	add	sp, #4
 8000ad2:	bd00      	pop	{pc}
 8000ad4:	2000      	movs	r0, #0
 8000ad6:	b001      	add	sp, #4
 8000ad8:	bd00      	pop	{pc}
	...

08000adc <ai_layer_type_name>:
 8000adc:	f242 7211 	movw	r2, #10001	; 0x2711
 8000ae0:	1a81      	subs	r1, r0, r2
 8000ae2:	2901      	cmp	r1, #1
 8000ae4:	bf81      	itttt	hi
 8000ae6:	1ec9      	subhi	r1, r1, #3
 8000ae8:	290d      	cmphi	r1, #13
 8000aea:	390f      	subhi	r1, #15
 8000aec:	2909      	cmphi	r1, #9
 8000aee:	f200 806b 	bhi.w	8000bc8 <ai_layer_type_name+0xec>
 8000af2:	1a80      	subs	r0, r0, r2
 8000af4:	d033      	beq.n	8000b5e <ai_layer_type_name+0x82>
 8000af6:	1e40      	subs	r0, r0, #1
 8000af8:	d033      	beq.n	8000b62 <ai_layer_type_name+0x86>
 8000afa:	1e80      	subs	r0, r0, #2
 8000afc:	d033      	beq.n	8000b66 <ai_layer_type_name+0x8a>
 8000afe:	1e40      	subs	r0, r0, #1
 8000b00:	d034      	beq.n	8000b6c <ai_layer_type_name+0x90>
 8000b02:	1e40      	subs	r0, r0, #1
 8000b04:	d034      	beq.n	8000b70 <ai_layer_type_name+0x94>
 8000b06:	1e40      	subs	r0, r0, #1
 8000b08:	d034      	beq.n	8000b74 <ai_layer_type_name+0x98>
 8000b0a:	1e40      	subs	r0, r0, #1
 8000b0c:	d034      	beq.n	8000b78 <ai_layer_type_name+0x9c>
 8000b0e:	1e40      	subs	r0, r0, #1
 8000b10:	d034      	beq.n	8000b7c <ai_layer_type_name+0xa0>
 8000b12:	1e40      	subs	r0, r0, #1
 8000b14:	d034      	beq.n	8000b80 <ai_layer_type_name+0xa4>
 8000b16:	1e40      	subs	r0, r0, #1
 8000b18:	d034      	beq.n	8000b84 <ai_layer_type_name+0xa8>
 8000b1a:	1e40      	subs	r0, r0, #1
 8000b1c:	d034      	beq.n	8000b88 <ai_layer_type_name+0xac>
 8000b1e:	1e40      	subs	r0, r0, #1
 8000b20:	d034      	beq.n	8000b8c <ai_layer_type_name+0xb0>
 8000b22:	1e40      	subs	r0, r0, #1
 8000b24:	d034      	beq.n	8000b90 <ai_layer_type_name+0xb4>
 8000b26:	1e40      	subs	r0, r0, #1
 8000b28:	d034      	beq.n	8000b94 <ai_layer_type_name+0xb8>
 8000b2a:	1e40      	subs	r0, r0, #1
 8000b2c:	d034      	beq.n	8000b98 <ai_layer_type_name+0xbc>
 8000b2e:	1e40      	subs	r0, r0, #1
 8000b30:	d034      	beq.n	8000b9c <ai_layer_type_name+0xc0>
 8000b32:	1e80      	subs	r0, r0, #2
 8000b34:	d034      	beq.n	8000ba0 <ai_layer_type_name+0xc4>
 8000b36:	1e40      	subs	r0, r0, #1
 8000b38:	d034      	beq.n	8000ba4 <ai_layer_type_name+0xc8>
 8000b3a:	1e40      	subs	r0, r0, #1
 8000b3c:	d034      	beq.n	8000ba8 <ai_layer_type_name+0xcc>
 8000b3e:	1e40      	subs	r0, r0, #1
 8000b40:	d034      	beq.n	8000bac <ai_layer_type_name+0xd0>
 8000b42:	1e40      	subs	r0, r0, #1
 8000b44:	d034      	beq.n	8000bb0 <ai_layer_type_name+0xd4>
 8000b46:	1e40      	subs	r0, r0, #1
 8000b48:	d034      	beq.n	8000bb4 <ai_layer_type_name+0xd8>
 8000b4a:	1e40      	subs	r0, r0, #1
 8000b4c:	d034      	beq.n	8000bb8 <ai_layer_type_name+0xdc>
 8000b4e:	1e40      	subs	r0, r0, #1
 8000b50:	d034      	beq.n	8000bbc <ai_layer_type_name+0xe0>
 8000b52:	1e40      	subs	r0, r0, #1
 8000b54:	d034      	beq.n	8000bc0 <ai_layer_type_name+0xe4>
 8000b56:	1e40      	subs	r0, r0, #1
 8000b58:	d034      	beq.n	8000bc4 <ai_layer_type_name+0xe8>
 8000b5a:	a01c      	add	r0, pc, #112	; (adr r0, 8000bcc <.text_5>)
 8000b5c:	4770      	bx	lr
 8000b5e:	a01c      	add	r0, pc, #112	; (adr r0, 8000bd0 <.text_6>)
 8000b60:	4770      	bx	lr
 8000b62:	a01c      	add	r0, pc, #112	; (adr r0, 8000bd4 <.text_7>)
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop
 8000b68:	a031      	add	r0, pc, #196	; (adr r0, 8000c30 <.text_15>)
 8000b6a:	4770      	bx	lr
 8000b6c:	a032      	add	r0, pc, #200	; (adr r0, 8000c38 <.text_16>)
 8000b6e:	4770      	bx	lr
 8000b70:	a019      	add	r0, pc, #100	; (adr r0, 8000bd8 <.text_8>)
 8000b72:	4770      	bx	lr
 8000b74:	a019      	add	r0, pc, #100	; (adr r0, 8000bdc <.text_9>)
 8000b76:	4770      	bx	lr
 8000b78:	a031      	add	r0, pc, #196	; (adr r0, 8000c40 <.text_17>)
 8000b7a:	4770      	bx	lr
 8000b7c:	a018      	add	r0, pc, #96	; (adr r0, 8000be0 <.text_10>)
 8000b7e:	4770      	bx	lr
 8000b80:	a031      	add	r0, pc, #196	; (adr r0, 8000c48 <.text_18>)
 8000b82:	4770      	bx	lr
 8000b84:	a032      	add	r0, pc, #200	; (adr r0, 8000c50 <.text_19>)
 8000b86:	4770      	bx	lr
 8000b88:	a036      	add	r0, pc, #216	; (adr r0, 8000c64 <.text_20>)
 8000b8a:	4770      	bx	lr
 8000b8c:	a037      	add	r0, pc, #220	; (adr r0, 8000c6c <.text_21>)
 8000b8e:	4770      	bx	lr
 8000b90:	a014      	add	r0, pc, #80	; (adr r0, 8000be4 <.text_11>)
 8000b92:	4770      	bx	lr
 8000b94:	a037      	add	r0, pc, #220	; (adr r0, 8000c74 <.text_22>)
 8000b96:	4770      	bx	lr
 8000b98:	a038      	add	r0, pc, #224	; (adr r0, 8000c7c <.text_23>)
 8000b9a:	4770      	bx	lr
 8000b9c:	a03a      	add	r0, pc, #232	; (adr r0, 8000c88 <.text_24>)
 8000b9e:	4770      	bx	lr
 8000ba0:	a03e      	add	r0, pc, #248	; (adr r0, 8000c9c <.text_25>)
 8000ba2:	4770      	bx	lr
 8000ba4:	a03f      	add	r0, pc, #252	; (adr r0, 8000ca4 <.text_26>)
 8000ba6:	4770      	bx	lr
 8000ba8:	a040      	add	r0, pc, #256	; (adr r0, 8000cac <.text_27>)
 8000baa:	4770      	bx	lr
 8000bac:	a042      	add	r0, pc, #264	; (adr r0, 8000cb8 <.text_28>)
 8000bae:	4770      	bx	lr
 8000bb0:	a043      	add	r0, pc, #268	; (adr r0, 8000cc0 <.text_29>)
 8000bb2:	4770      	bx	lr
 8000bb4:	a044      	add	r0, pc, #272	; (adr r0, 8000cc8 <.text_30>)
 8000bb6:	4770      	bx	lr
 8000bb8:	a00b      	add	r0, pc, #44	; (adr r0, 8000be8 <.text_12>)
 8000bba:	4770      	bx	lr
 8000bbc:	a048      	add	r0, pc, #288	; (adr r0, 8000ce0 <.text_31>)
 8000bbe:	4770      	bx	lr
 8000bc0:	a049      	add	r0, pc, #292	; (adr r0, 8000ce8 <.text_32>)
 8000bc2:	4770      	bx	lr
 8000bc4:	a04a      	add	r0, pc, #296	; (adr r0, 8000cf0 <.text_33>)
 8000bc6:	4770      	bx	lr
 8000bc8:	a000      	add	r0, pc, #0	; (adr r0, 8000bcc <.text_5>)
 8000bca:	4770      	bx	lr

08000bcc <.text_5>:
 8000bcc:	00000000 	.word	0x00000000

08000bd0 <.text_6>:
 8000bd0:	00444441 	.word	0x00444441

08000bd4 <.text_7>:
 8000bd4:	00004e42 	.word	0x00004e42

08000bd8 <.text_8>:
 8000bd8:	00555247 	.word	0x00555247

08000bdc <.text_9>:
 8000bdc:	004e524c 	.word	0x004e524c

08000be0 <.text_10>:
 8000be0:	00004c4e 	.word	0x00004c4e

08000be4 <.text_11>:
 8000be4:	00004d53 	.word	0x00004d53

08000be8 <.text_12>:
 8000be8:	00444150 	.word	0x00444150

08000bec <ai_layer_type_is_valid>:
 8000bec:	f242 7111 	movw	r1, #10001	; 0x2711
 8000bf0:	1a40      	subs	r0, r0, r1
 8000bf2:	2801      	cmp	r0, #1
 8000bf4:	bf81      	itttt	hi
 8000bf6:	1ec0      	subhi	r0, r0, #3
 8000bf8:	280d      	cmphi	r0, #13
 8000bfa:	380f      	subhi	r0, #15
 8000bfc:	2809      	cmphi	r0, #9
 8000bfe:	d801      	bhi.n	8000c04 <ai_layer_type_is_valid+0x18>
 8000c00:	2001      	movs	r0, #1
 8000c02:	4770      	bx	lr
 8000c04:	2000      	movs	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <ai_layers_forward_all>:
 8000c08:	b530      	push	{r4, r5, lr}
 8000c0a:	4604      	mov	r4, r0
 8000c0c:	b081      	sub	sp, #4
 8000c0e:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8000c10:	b158      	cbz	r0, 8000c2a <ai_layers_forward_all+0x22>
 8000c12:	64a0      	str	r0, [r4, #72]	; 0x48
 8000c14:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8000c16:	68e9      	ldr	r1, [r5, #12]
 8000c18:	4628      	mov	r0, r5
 8000c1a:	4788      	blx	r1
 8000c1c:	68a8      	ldr	r0, [r5, #8]
 8000c1e:	42a8      	cmp	r0, r5
 8000c20:	bf08      	it	eq
 8000c22:	2000      	moveq	r0, #0
 8000c24:	2800      	cmp	r0, #0
 8000c26:	64a0      	str	r0, [r4, #72]	; 0x48
 8000c28:	d1f4      	bne.n	8000c14 <ai_layers_forward_all+0xc>
 8000c2a:	b001      	add	sp, #4
 8000c2c:	bd30      	pop	{r4, r5, pc}
	...

08000c30 <.text_15>:
 8000c30:	564e4f43 	.word	0x564e4f43
 8000c34:	4432      	.short	0x4432
	...

08000c38 <.text_16>:
 8000c38:	534e4544 	.word	0x534e4544
 8000c3c:	0045      	.short	0x0045
	...

08000c40 <.text_17>:
 8000c40:	4d54534c 	.word	0x4d54534c
 8000c44:	00000000 	.word	0x00000000

08000c48 <.text_18>:
 8000c48:	4d524f4e 	.word	0x4d524f4e
 8000c4c:	00000000 	.word	0x00000000

08000c50 <.text_19>:
 8000c50:	4954504f 	.word	0x4954504f
 8000c54:	455a494d 	.word	0x455a494d
 8000c58:	4f435f44 	.word	0x4f435f44
 8000c5c:	4432564e 	.word	0x4432564e
 8000c60:	00000000 	.word	0x00000000

08000c64 <.text_20>:
 8000c64:	4d524550 	.word	0x4d524550
 8000c68:	00455455 	.word	0x00455455

08000c6c <.text_21>:
 8000c6c:	4c4f4f50 	.word	0x4c4f4f50
 8000c70:	00000000 	.word	0x00000000

08000c74 <.text_22>:
 8000c74:	494c5053 	.word	0x494c5053
 8000c78:	0054      	.short	0x0054
	...

08000c7c <.text_23>:
 8000c7c:	454d4954 	.word	0x454d4954
 8000c80:	4c45445f 	.word	0x4c45445f
 8000c84:	5941      	.short	0x5941
	...

08000c88 <.text_24>:
 8000c88:	454d4954 	.word	0x454d4954
 8000c8c:	5349445f 	.word	0x5349445f
 8000c90:	42495254 	.word	0x42495254
 8000c94:	44455455 	.word	0x44455455
 8000c98:	00000000 	.word	0x00000000

08000c9c <.text_25>:
 8000c9c:	434e4f43 	.word	0x434e4f43
 8000ca0:	5441      	.short	0x5441
	...

08000ca4 <.text_26>:
 8000ca4:	4d4d4547 	.word	0x4d4d4547
 8000ca8:	00000000 	.word	0x00000000

08000cac <.text_27>:
 8000cac:	41535055 	.word	0x41535055
 8000cb0:	454c504d 	.word	0x454c504d
 8000cb4:	00000000 	.word	0x00000000

08000cb8 <.text_28>:
 8000cb8:	57544c45 	.word	0x57544c45
 8000cbc:	00455349 	.word	0x00455349

08000cc0 <.text_29>:
 8000cc0:	454e4547 	.word	0x454e4547
 8000cc4:	00434952 	.word	0x00434952

08000cc8 <.text_30>:
 8000cc8:	54534e49 	.word	0x54534e49
 8000ccc:	45434e41 	.word	0x45434e41
 8000cd0:	4d524f4e 	.word	0x4d524f4e
 8000cd4:	5a494c41 	.word	0x5a494c41
 8000cd8:	4f495441 	.word	0x4f495441
 8000cdc:	004e      	.short	0x004e
	...

08000ce0 <.text_31>:
 8000ce0:	43494c53 	.word	0x43494c53
 8000ce4:	0045      	.short	0x0045
	...

08000ce8 <.text_32>:
 8000ce8:	454c4954 	.word	0x454c4954
 8000cec:	00000000 	.word	0x00000000

08000cf0 <.text_33>:
 8000cf0:	55444552 	.word	0x55444552
 8000cf4:	4543      	.short	0x4543
	...

08000cf8 <ai_check_custom_types::ref_signatures>:
 8000cf8:	8403 8404                                   ....

08000cfc <ai_conv2d_kernel_simple_f32>:
 8000cfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d00:	b081      	sub	sp, #4
 8000d02:	468b      	mov	fp, r1
 8000d04:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8000d06:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8000d0a:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8000d0c:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000d10:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8000d12:	f8dd c034 	ldr.w	ip, [sp, #52]	; 0x34
 8000d16:	f8dd 904c 	ldr.w	r9, [sp, #76]	; 0x4c
 8000d1a:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8000d1e:	4619      	mov	r1, r3
 8000d20:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8000d22:	eba5 0709 	sub.w	r7, r5, r9
 8000d26:	fb07 f708 	mul.w	r7, r7, r8
 8000d2a:	9700      	str	r7, [sp, #0]
 8000d2c:	1ae4      	subs	r4, r4, r3
 8000d2e:	fb05 f708 	mul.w	r7, r5, r8
 8000d32:	fb05 650e 	mla	r5, r5, lr, r6
 8000d36:	fb08 f505 	mul.w	r5, r8, r5
 8000d3a:	437c      	muls	r4, r7
 8000d3c:	eb01 0685 	add.w	r6, r1, r5, lsl #2
 8000d40:	45da      	cmp	sl, fp
 8000d42:	990c      	ldr	r1, [sp, #48]	; 0x30
 8000d44:	ebac 0009 	sub.w	r0, ip, r9
 8000d48:	bf0c      	ite	eq
 8000d4a:	ed9f 0aab 	vldreq	s0, [pc, #684]	; 8000ff8 <.text_4>
 8000d4e:	eeb7 0a00 	vmovne.f32	s0, #112	; 0x3f800000  1.0
 8000d52:	fb0c f50e 	mul.w	r5, ip, lr
 8000d56:	fb00 f008 	mul.w	r0, r0, r8
 8000d5a:	fb09 f908 	mul.w	r9, r9, r8
 8000d5e:	fb08 f505 	mul.w	r5, r8, r5
 8000d62:	2900      	cmp	r1, #0
 8000d64:	eb02 0885 	add.w	r8, r2, r5, lsl #2
 8000d68:	f000 8070 	beq.w	8000e4c <ai_conv2d_kernel_simple_f32+0x150>
 8000d6c:	f029 0203 	bic.w	r2, r9, #3
 8000d70:	edda 0a00 	vldr	s1, [sl]
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	ee60 0a80 	vmul.f32	s1, s1, s0
 8000d7a:	46c4      	mov	ip, r8
 8000d7c:	dd5c      	ble.n	8000e38 <ai_conv2d_kernel_simple_f32+0x13c>
 8000d7e:	9d00      	ldr	r5, [sp, #0]
 8000d80:	469e      	mov	lr, r3
 8000d82:	2700      	movs	r7, #0
 8000d84:	2a00      	cmp	r2, #0
 8000d86:	dd1d      	ble.n	8000dc4 <ai_conv2d_kernel_simple_f32+0xc8>
 8000d88:	ed96 4a00 	vldr	s8, [r6]
 8000d8c:	eddc 4a00 	vldr	s9, [ip]
 8000d90:	ed96 3a01 	vldr	s6, [r6, #4]
 8000d94:	eddc 3a01 	vldr	s7, [ip, #4]
 8000d98:	ed96 2a02 	vldr	s4, [r6, #8]
 8000d9c:	eddc 2a02 	vldr	s5, [ip, #8]
 8000da0:	ed96 1a03 	vldr	s2, [r6, #12]
 8000da4:	eddc 1a03 	vldr	s3, [ip, #12]
 8000da8:	ee44 0a24 	vmla.f32	s1, s8, s9
 8000dac:	ee43 0a23 	vmla.f32	s1, s6, s7
 8000db0:	3610      	adds	r6, #16
 8000db2:	1d3f      	adds	r7, r7, #4
 8000db4:	ee42 0a22 	vmla.f32	s1, s4, s5
 8000db8:	4297      	cmp	r7, r2
 8000dba:	ee41 0a21 	vmla.f32	s1, s2, s3
 8000dbe:	f10c 0c10 	add.w	ip, ip, #16
 8000dc2:	dbe1      	blt.n	8000d88 <ai_conv2d_kernel_simple_f32+0x8c>
 8000dc4:	454f      	cmp	r7, r9
 8000dc6:	da2f      	bge.n	8000e28 <ai_conv2d_kernel_simple_f32+0x12c>
 8000dc8:	1c7f      	adds	r7, r7, #1
 8000dca:	ed96 1a00 	vldr	s2, [r6]
 8000dce:	eddc 1a00 	vldr	s3, [ip]
 8000dd2:	1d36      	adds	r6, r6, #4
 8000dd4:	454f      	cmp	r7, r9
 8000dd6:	ee41 0a21 	vmla.f32	s1, s2, s3
 8000dda:	f10c 0c04 	add.w	ip, ip, #4
 8000dde:	da23      	bge.n	8000e28 <ai_conv2d_kernel_simple_f32+0x12c>
 8000de0:	1c7f      	adds	r7, r7, #1
 8000de2:	ed96 1a00 	vldr	s2, [r6]
 8000de6:	eddc 1a00 	vldr	s3, [ip]
 8000dea:	1d36      	adds	r6, r6, #4
 8000dec:	454f      	cmp	r7, r9
 8000dee:	ee41 0a21 	vmla.f32	s1, s2, s3
 8000df2:	f10c 0c04 	add.w	ip, ip, #4
 8000df6:	da17      	bge.n	8000e28 <ai_conv2d_kernel_simple_f32+0x12c>
 8000df8:	1c7f      	adds	r7, r7, #1
 8000dfa:	ed96 1a00 	vldr	s2, [r6]
 8000dfe:	eddc 1a00 	vldr	s3, [ip]
 8000e02:	1d36      	adds	r6, r6, #4
 8000e04:	454f      	cmp	r7, r9
 8000e06:	ee41 0a21 	vmla.f32	s1, s2, s3
 8000e0a:	f10c 0c04 	add.w	ip, ip, #4
 8000e0e:	da0b      	bge.n	8000e28 <ai_conv2d_kernel_simple_f32+0x12c>
 8000e10:	1c7f      	adds	r7, r7, #1
 8000e12:	ed96 1a00 	vldr	s2, [r6]
 8000e16:	eddc 1a00 	vldr	s3, [ip]
 8000e1a:	1d36      	adds	r6, r6, #4
 8000e1c:	454f      	cmp	r7, r9
 8000e1e:	ee41 0a21 	vmla.f32	s1, s2, s3
 8000e22:	f10c 0c04 	add.w	ip, ip, #4
 8000e26:	dbcf      	blt.n	8000dc8 <ai_conv2d_kernel_simple_f32+0xcc>
 8000e28:	f1be 0e01 	subs.w	lr, lr, #1
 8000e2c:	eb0c 0c80 	add.w	ip, ip, r0, lsl #2
 8000e30:	eb06 0685 	add.w	r6, r6, r5, lsl #2
 8000e34:	d1a5      	bne.n	8000d82 <ai_conv2d_kernel_simple_f32+0x86>
 8000e36:	9500      	str	r5, [sp, #0]
 8000e38:	edcb 0a00 	vstr	s1, [fp]
 8000e3c:	1e49      	subs	r1, r1, #1
 8000e3e:	eb06 0684 	add.w	r6, r6, r4, lsl #2
 8000e42:	f10b 0b04 	add.w	fp, fp, #4
 8000e46:	f10a 0a04 	add.w	sl, sl, #4
 8000e4a:	d191      	bne.n	8000d70 <ai_conv2d_kernel_simple_f32+0x74>
 8000e4c:	b001      	add	sp, #4
 8000e4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08000e54 <ai_conv2d_kernel_depthwise_f32>:
 8000e54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e58:	b081      	sub	sp, #4
 8000e5a:	b402      	push	{r1}
 8000e5c:	b084      	sub	sp, #16
 8000e5e:	9e10      	ldr	r6, [sp, #64]	; 0x40
 8000e60:	f8dd a03c 	ldr.w	sl, [sp, #60]	; 0x3c
 8000e64:	f8dd 8044 	ldr.w	r8, [sp, #68]	; 0x44
 8000e68:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8000e6a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8000e6c:	9c15      	ldr	r4, [sp, #84]	; 0x54
 8000e6e:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
 8000e72:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8000e74:	f8dd e050 	ldr.w	lr, [sp, #80]	; 0x50
 8000e78:	9f16      	ldr	r7, [sp, #88]	; 0x58
 8000e7a:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8000e7e:	fbb6 f6fa 	udiv	r6, r6, sl
 8000e82:	eba8 0a00 	sub.w	sl, r8, r0
 8000e86:	fb0c fa0a 	mul.w	sl, ip, sl
 8000e8a:	1b09      	subs	r1, r1, r4
 8000e8c:	eba5 0c00 	sub.w	ip, r5, r0
 8000e90:	4369      	muls	r1, r5
 8000e92:	fb05 750e 	mla	r5, r5, lr, r7
 8000e96:	eb03 0785 	add.w	r7, r3, r5, lsl #2
 8000e9a:	9b04      	ldr	r3, [sp, #16]
 8000e9c:	4599      	cmp	r9, r3
 8000e9e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8000ea0:	bf0c      	ite	eq
 8000ea2:	ed9f 0a55 	vldreq	s0, [pc, #340]	; 8000ff8 <.text_4>
 8000ea6:	eeb7 0a00 	vmovne.f32	s0, #112	; 0x3f800000  1.0
 8000eaa:	fb08 f50e 	mul.w	r5, r8, lr
 8000eae:	435d      	muls	r5, r3
 8000eb0:	eb02 0e85 	add.w	lr, r2, r5, lsl #2
 8000eb4:	eb0e 0583 	add.w	r5, lr, r3, lsl #2
 8000eb8:	45ae      	cmp	lr, r5
 8000eba:	f04f 0800 	mov.w	r8, #0
 8000ebe:	9500      	str	r5, [sp, #0]
 8000ec0:	f080 8097 	bcs.w	8000ff2 <ai_conv2d_kernel_depthwise_f32+0x19e>
 8000ec4:	f020 0303 	bic.w	r3, r0, #3
 8000ec8:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8000ecc:	9603      	str	r6, [sp, #12]
 8000ece:	9a03      	ldr	r2, [sp, #12]
 8000ed0:	2a00      	cmp	r2, #0
 8000ed2:	f000 8088 	beq.w	8000fe6 <ai_conv2d_kernel_depthwise_f32+0x192>
 8000ed6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8000ed8:	9e04      	ldr	r6, [sp, #16]
 8000eda:	eb02 0988 	add.w	r9, r2, r8, lsl #2
 8000ede:	9a03      	ldr	r2, [sp, #12]
 8000ee0:	9415      	str	r4, [sp, #84]	; 0x54
 8000ee2:	eb06 0688 	add.w	r6, r6, r8, lsl #2
 8000ee6:	9102      	str	r1, [sp, #8]
 8000ee8:	f8cd e004 	str.w	lr, [sp, #4]
 8000eec:	9915      	ldr	r1, [sp, #84]	; 0x54
 8000eee:	edd9 0a00 	vldr	s1, [r9]
 8000ef2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ef6:	2900      	cmp	r1, #0
 8000ef8:	ee60 0a80 	vmul.f32	s1, s1, s0
 8000efc:	dd63      	ble.n	8000fc6 <ai_conv2d_kernel_depthwise_f32+0x172>
 8000efe:	2400      	movs	r4, #0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	dd26      	ble.n	8000f52 <ai_conv2d_kernel_depthwise_f32+0xfe>
 8000f04:	f8dd 503c 	ldr.w	r5, [sp, #60]	; 0x3c
 8000f08:	ed97 1a00 	vldr	s2, [r7]
 8000f0c:	edde 1a00 	vldr	s3, [lr]
 8000f10:	eb0e 0e85 	add.w	lr, lr, r5, lsl #2
 8000f14:	ee41 0a21 	vmla.f32	s1, s2, s3
 8000f18:	ed97 1a01 	vldr	s2, [r7, #4]
 8000f1c:	edde 1a00 	vldr	s3, [lr]
 8000f20:	eb0e 0e85 	add.w	lr, lr, r5, lsl #2
 8000f24:	ee41 0a21 	vmla.f32	s1, s2, s3
 8000f28:	ed97 1a02 	vldr	s2, [r7, #8]
 8000f2c:	edde 1a00 	vldr	s3, [lr]
 8000f30:	eb0e 0e85 	add.w	lr, lr, r5, lsl #2
 8000f34:	ee41 0a21 	vmla.f32	s1, s2, s3
 8000f38:	1d24      	adds	r4, r4, #4
 8000f3a:	ed97 1a03 	vldr	s2, [r7, #12]
 8000f3e:	edde 1a00 	vldr	s3, [lr]
 8000f42:	3710      	adds	r7, #16
 8000f44:	429c      	cmp	r4, r3
 8000f46:	ee41 0a21 	vmla.f32	s1, s2, s3
 8000f4a:	eb0e 0e85 	add.w	lr, lr, r5, lsl #2
 8000f4e:	dbdb      	blt.n	8000f08 <ai_conv2d_kernel_depthwise_f32+0xb4>
 8000f50:	950f      	str	r5, [sp, #60]	; 0x3c
 8000f52:	4284      	cmp	r4, r0
 8000f54:	da31      	bge.n	8000fba <ai_conv2d_kernel_depthwise_f32+0x166>
 8000f56:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8000f58:	1c64      	adds	r4, r4, #1
 8000f5a:	ed97 1a00 	vldr	s2, [r7]
 8000f5e:	edde 1a00 	vldr	s3, [lr]
 8000f62:	1d3f      	adds	r7, r7, #4
 8000f64:	4284      	cmp	r4, r0
 8000f66:	ee41 0a21 	vmla.f32	s1, s2, s3
 8000f6a:	eb0e 0e85 	add.w	lr, lr, r5, lsl #2
 8000f6e:	da23      	bge.n	8000fb8 <ai_conv2d_kernel_depthwise_f32+0x164>
 8000f70:	1c64      	adds	r4, r4, #1
 8000f72:	ed97 1a00 	vldr	s2, [r7]
 8000f76:	edde 1a00 	vldr	s3, [lr]
 8000f7a:	1d3f      	adds	r7, r7, #4
 8000f7c:	4284      	cmp	r4, r0
 8000f7e:	ee41 0a21 	vmla.f32	s1, s2, s3
 8000f82:	eb0e 0e85 	add.w	lr, lr, r5, lsl #2
 8000f86:	da17      	bge.n	8000fb8 <ai_conv2d_kernel_depthwise_f32+0x164>
 8000f88:	1c64      	adds	r4, r4, #1
 8000f8a:	ed97 1a00 	vldr	s2, [r7]
 8000f8e:	edde 1a00 	vldr	s3, [lr]
 8000f92:	1d3f      	adds	r7, r7, #4
 8000f94:	4284      	cmp	r4, r0
 8000f96:	ee41 0a21 	vmla.f32	s1, s2, s3
 8000f9a:	eb0e 0e85 	add.w	lr, lr, r5, lsl #2
 8000f9e:	da0b      	bge.n	8000fb8 <ai_conv2d_kernel_depthwise_f32+0x164>
 8000fa0:	1c64      	adds	r4, r4, #1
 8000fa2:	ed97 1a00 	vldr	s2, [r7]
 8000fa6:	edde 1a00 	vldr	s3, [lr]
 8000faa:	1d3f      	adds	r7, r7, #4
 8000fac:	4284      	cmp	r4, r0
 8000fae:	ee41 0a21 	vmla.f32	s1, s2, s3
 8000fb2:	eb0e 0e85 	add.w	lr, lr, r5, lsl #2
 8000fb6:	dbcf      	blt.n	8000f58 <ai_conv2d_kernel_depthwise_f32+0x104>
 8000fb8:	950f      	str	r5, [sp, #60]	; 0x3c
 8000fba:	1e49      	subs	r1, r1, #1
 8000fbc:	eb0e 0e8a 	add.w	lr, lr, sl, lsl #2
 8000fc0:	eb07 078c 	add.w	r7, r7, ip, lsl #2
 8000fc4:	d19b      	bne.n	8000efe <ai_conv2d_kernel_depthwise_f32+0xaa>
 8000fc6:	9902      	ldr	r1, [sp, #8]
 8000fc8:	edc6 0a00 	vstr	s1, [r6]
 8000fcc:	1d36      	adds	r6, r6, #4
 8000fce:	1e52      	subs	r2, r2, #1
 8000fd0:	eb07 0781 	add.w	r7, r7, r1, lsl #2
 8000fd4:	f108 0801 	add.w	r8, r8, #1
 8000fd8:	f109 0904 	add.w	r9, r9, #4
 8000fdc:	d186      	bne.n	8000eec <ai_conv2d_kernel_depthwise_f32+0x98>
 8000fde:	9c15      	ldr	r4, [sp, #84]	; 0x54
 8000fe0:	9902      	ldr	r1, [sp, #8]
 8000fe2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000fe6:	9a00      	ldr	r2, [sp, #0]
 8000fe8:	f10e 0e04 	add.w	lr, lr, #4
 8000fec:	4596      	cmp	lr, r2
 8000fee:	f4ff af6e 	bcc.w	8000ece <ai_conv2d_kernel_depthwise_f32+0x7a>
 8000ff2:	b006      	add	sp, #24
 8000ff4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08000ff8 <.text_4>:
 8000ff8:	00000000 	.word	0x00000000

08000ffc <ai_conv2d_kernel_group_f32>:
 8000ffc:	e92d 4ffa 	stmdb	sp!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001000:	b085      	sub	sp, #20
 8001002:	4693      	mov	fp, r2
 8001004:	f9bd 9050 	ldrsh.w	r9, [sp, #80]	; 0x50
 8001008:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 800100a:	9912      	ldr	r1, [sp, #72]	; 0x48
 800100c:	f9bd 8054 	ldrsh.w	r8, [sp, #84]	; 0x54
 8001010:	f8dd e05c 	ldr.w	lr, [sp, #92]	; 0x5c
 8001014:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8001016:	9f19      	ldr	r7, [sp, #100]	; 0x64
 8001018:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800101a:	981c      	ldr	r0, [sp, #112]	; 0x70
 800101c:	46ca      	mov	sl, r9
 800101e:	4655      	mov	r5, sl
 8001020:	ebaa 0c04 	sub.w	ip, sl, r4
 8001024:	fb94 f6f5 	sdiv	r6, r4, r5
 8001028:	fb05 c506 	mla	r5, r5, r6, ip
 800102c:	fb95 fcfa 	sdiv	ip, r5, sl
 8001030:	fb0a 551c 	mls	r5, sl, ip, r5
 8001034:	9501      	str	r5, [sp, #4]
 8001036:	4454      	add	r4, sl
 8001038:	4645      	mov	r5, r8
 800103a:	1bee      	subs	r6, r5, r7
 800103c:	fb97 fcf5 	sdiv	ip, r7, r5
 8001040:	fb05 6c0c 	mla	ip, r5, ip, r6
 8001044:	fb9c f6f5 	sdiv	r6, ip, r5
 8001048:	fb05 cc16 	mls	ip, r5, r6, ip
 800104c:	f8cd c000 	str.w	ip, [sp]
 8001050:	1e64      	subs	r4, r4, #1
 8001052:	9e01      	ldr	r6, [sp, #4]
 8001054:	1b80      	subs	r0, r0, r6
 8001056:	4450      	add	r0, sl
 8001058:	1e40      	subs	r0, r0, #1
 800105a:	fb90 f0fa 	sdiv	r0, r0, sl
 800105e:	9e00      	ldr	r6, [sp, #0]
 8001060:	1b9b      	subs	r3, r3, r6
 8001062:	fbb1 f6f2 	udiv	r6, r1, r2
 8001066:	18eb      	adds	r3, r5, r3
 8001068:	1e5b      	subs	r3, r3, #1
 800106a:	fb93 fcf5 	sdiv	ip, r3, r5
 800106e:	ebae 0e0c 	sub.w	lr, lr, ip
 8001072:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8001074:	9604      	str	r6, [sp, #16]
 8001076:	fbb3 f3f2 	udiv	r3, r3, r2
 800107a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800107c:	9e11      	ldr	r6, [sp, #68]	; 0x44
 800107e:	fb01 f808 	mul.w	r8, r1, r8
 8001082:	fb00 881a 	mls	r8, r0, sl, r8
 8001086:	fb06 f808 	mul.w	r8, r6, r8
 800108a:	fb06 f109 	mul.w	r1, r6, r9
 800108e:	9e16      	ldr	r6, [sp, #88]	; 0x58
 8001090:	435e      	muls	r6, r3
 8001092:	fb0e fe06 	mul.w	lr, lr, r6
 8001096:	19ee      	adds	r6, r5, r7
 8001098:	1e76      	subs	r6, r6, #1
 800109a:	fb96 f5f5 	sdiv	r5, r6, r5
 800109e:	9e16      	ldr	r6, [sp, #88]	; 0x58
 80010a0:	fb94 f4fa 	sdiv	r4, r4, sl
 80010a4:	eba1 0903 	sub.w	r9, r1, r3
 80010a8:	fb06 4405 	mla	r4, r6, r5, r4
 80010ac:	9e06      	ldr	r6, [sp, #24]
 80010ae:	9916      	ldr	r1, [sp, #88]	; 0x58
 80010b0:	9d05      	ldr	r5, [sp, #20]
 80010b2:	435c      	muls	r4, r3
 80010b4:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 80010b8:	1a09      	subs	r1, r1, r0
 80010ba:	9e10      	ldr	r6, [sp, #64]	; 0x40
 80010bc:	4359      	muls	r1, r3
 80010be:	42ae      	cmp	r6, r5
 80010c0:	9d00      	ldr	r5, [sp, #0]
 80010c2:	9e01      	ldr	r6, [sp, #4]
 80010c4:	442f      	add	r7, r5
 80010c6:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 80010c8:	fb05 6507 	mla	r5, r5, r7, r6
 80010cc:	9f11      	ldr	r7, [sp, #68]	; 0x44
 80010ce:	bf0c      	ite	eq
 80010d0:	ed9f 0a3d 	vldreq	s0, [pc, #244]	; 80011c8 <.text_6>
 80010d4:	eeb7 0a00 	vmovne.f32	s0, #112	; 0x3f800000  1.0
 80010d8:	437d      	muls	r5, r7
 80010da:	2a00      	cmp	r2, #0
 80010dc:	eb0b 0585 	add.w	r5, fp, r5, lsl #2
 80010e0:	f04f 0a00 	mov.w	sl, #0
 80010e4:	d06d      	beq.n	80011c2 <ai_conv2d_kernel_group_f32+0x1c6>
 80010e6:	9200      	str	r2, [sp, #0]
 80010e8:	9a04      	ldr	r2, [sp, #16]
 80010ea:	2a00      	cmp	r2, #0
 80010ec:	d063      	beq.n	80011b6 <ai_conv2d_kernel_group_f32+0x1ba>
 80010ee:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80010f0:	9f05      	ldr	r7, [sp, #20]
 80010f2:	f8cd c004 	str.w	ip, [sp, #4]
 80010f6:	eb02 0b8a 	add.w	fp, r2, sl, lsl #2
 80010fa:	9a04      	ldr	r2, [sp, #16]
 80010fc:	f8cd e00c 	str.w	lr, [sp, #12]
 8001100:	eb07 078a 	add.w	r7, r7, sl, lsl #2
 8001104:	f8cd 5008 	str.w	r5, [sp, #8]
 8001108:	f8dd e004 	ldr.w	lr, [sp, #4]
 800110c:	eddb 0a00 	vldr	s1, [fp]
 8001110:	9d02      	ldr	r5, [sp, #8]
 8001112:	f1be 0f01 	cmp.w	lr, #1
 8001116:	ee60 0a80 	vmul.f32	s1, s1, s0
 800111a:	db3b      	blt.n	8001194 <ai_conv2d_kernel_group_f32+0x198>
 800111c:	2801      	cmp	r0, #1
 800111e:	db32      	blt.n	8001186 <ai_conv2d_kernel_group_f32+0x18a>
 8001120:	ea4f 0c00 	mov.w	ip, r0
 8001124:	eb05 0683 	add.w	r6, r5, r3, lsl #2
 8001128:	42b5      	cmp	r5, r6
 800112a:	d227      	bcs.n	800117c <ai_conv2d_kernel_group_f32+0x180>
 800112c:	ed94 1a00 	vldr	s2, [r4]
 8001130:	edd5 1a00 	vldr	s3, [r5]
 8001134:	1d24      	adds	r4, r4, #4
 8001136:	1d2d      	adds	r5, r5, #4
 8001138:	42b5      	cmp	r5, r6
 800113a:	ee41 0a21 	vmla.f32	s1, s2, s3
 800113e:	d21d      	bcs.n	800117c <ai_conv2d_kernel_group_f32+0x180>
 8001140:	ed94 1a00 	vldr	s2, [r4]
 8001144:	edd5 1a00 	vldr	s3, [r5]
 8001148:	1d24      	adds	r4, r4, #4
 800114a:	1d2d      	adds	r5, r5, #4
 800114c:	42b5      	cmp	r5, r6
 800114e:	ee41 0a21 	vmla.f32	s1, s2, s3
 8001152:	d213      	bcs.n	800117c <ai_conv2d_kernel_group_f32+0x180>
 8001154:	ed94 1a00 	vldr	s2, [r4]
 8001158:	edd5 1a00 	vldr	s3, [r5]
 800115c:	1d24      	adds	r4, r4, #4
 800115e:	1d2d      	adds	r5, r5, #4
 8001160:	42b5      	cmp	r5, r6
 8001162:	ee41 0a21 	vmla.f32	s1, s2, s3
 8001166:	d209      	bcs.n	800117c <ai_conv2d_kernel_group_f32+0x180>
 8001168:	ed94 1a00 	vldr	s2, [r4]
 800116c:	edd5 1a00 	vldr	s3, [r5]
 8001170:	1d24      	adds	r4, r4, #4
 8001172:	1d2d      	adds	r5, r5, #4
 8001174:	42b5      	cmp	r5, r6
 8001176:	ee41 0a21 	vmla.f32	s1, s2, s3
 800117a:	d3d7      	bcc.n	800112c <ai_conv2d_kernel_group_f32+0x130>
 800117c:	f1bc 0c01 	subs.w	ip, ip, #1
 8001180:	eb05 0589 	add.w	r5, r5, r9, lsl #2
 8001184:	d1ce      	bne.n	8001124 <ai_conv2d_kernel_group_f32+0x128>
 8001186:	f1be 0e01 	subs.w	lr, lr, #1
 800118a:	eb05 0588 	add.w	r5, r5, r8, lsl #2
 800118e:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 8001192:	d1c3      	bne.n	800111c <ai_conv2d_kernel_group_f32+0x120>
 8001194:	9d03      	ldr	r5, [sp, #12]
 8001196:	edc7 0a00 	vstr	s1, [r7]
 800119a:	1d3f      	adds	r7, r7, #4
 800119c:	1e52      	subs	r2, r2, #1
 800119e:	eb04 0485 	add.w	r4, r4, r5, lsl #2
 80011a2:	f10a 0a01 	add.w	sl, sl, #1
 80011a6:	f10b 0b04 	add.w	fp, fp, #4
 80011aa:	d1ad      	bne.n	8001108 <ai_conv2d_kernel_group_f32+0x10c>
 80011ac:	f8dd c004 	ldr.w	ip, [sp, #4]
 80011b0:	f8dd e00c 	ldr.w	lr, [sp, #12]
 80011b4:	9d02      	ldr	r5, [sp, #8]
 80011b6:	9a00      	ldr	r2, [sp, #0]
 80011b8:	1e52      	subs	r2, r2, #1
 80011ba:	eb05 0583 	add.w	r5, r5, r3, lsl #2
 80011be:	9200      	str	r2, [sp, #0]
 80011c0:	d192      	bne.n	80010e8 <ai_conv2d_kernel_group_f32+0xec>
 80011c2:	b007      	add	sp, #28
 80011c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080011c8 <.text_6>:
 80011c8:	00000000 	.word	0x00000000

080011cc <ai_conv2d_kernel_f32>:
 80011cc:	e92d 4ff2 	stmdb	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80011d0:	b090      	sub	sp, #64	; 0x40
 80011d2:	991a      	ldr	r1, [sp, #104]	; 0x68
 80011d4:	b901      	cbnz	r1, 80011d8 <ai_conv2d_kernel_f32+0xc>
 80011d6:	9910      	ldr	r1, [sp, #64]	; 0x40
 80011d8:	9c26      	ldr	r4, [sp, #152]	; 0x98
 80011da:	9e25      	ldr	r6, [sp, #148]	; 0x94
 80011dc:	9d24      	ldr	r5, [sp, #144]	; 0x90
 80011de:	9f23      	ldr	r7, [sp, #140]	; 0x8c
 80011e0:	f8dd e088 	ldr.w	lr, [sp, #136]	; 0x88
 80011e4:	f9bd c078 	ldrsh.w	ip, [sp, #120]	; 0x78
 80011e8:	f9bd 807c 	ldrsh.w	r8, [sp, #124]	; 0x7c
 80011ec:	900f      	str	r0, [sp, #60]	; 0x3c
 80011ee:	1bed      	subs	r5, r5, r7
 80011f0:	1ba4      	subs	r4, r4, r6
 80011f2:	920e      	str	r2, [sp, #56]	; 0x38
 80011f4:	930d      	str	r3, [sp, #52]	; 0x34
 80011f6:	f1be 0f01 	cmp.w	lr, #1
 80011fa:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80011fc:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80011fe:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8001200:	f8dd 9080 	ldr.w	r9, [sp, #128]	; 0x80
 8001204:	f8dd a084 	ldr.w	sl, [sp, #132]	; 0x84
 8001208:	bf04      	itt	eq
 800120a:	fb1c fb08 	smulbbeq	fp, ip, r8
 800120e:	f1bb 0f01 	cmpeq.w	fp, #1
 8001212:	d114      	bne.n	800123e <ai_conv2d_kernel_f32+0x72>
 8001214:	9303      	str	r3, [sp, #12]
 8001216:	9202      	str	r2, [sp, #8]
 8001218:	9001      	str	r0, [sp, #4]
 800121a:	9100      	str	r1, [sp, #0]
 800121c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800121e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8001220:	9910      	ldr	r1, [sp, #64]	; 0x40
 8001222:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8001224:	9409      	str	r4, [sp, #36]	; 0x24
 8001226:	9608      	str	r6, [sp, #32]
 8001228:	9507      	str	r5, [sp, #28]
 800122a:	9706      	str	r7, [sp, #24]
 800122c:	f8cd a014 	str.w	sl, [sp, #20]
 8001230:	f8cd 9010 	str.w	r9, [sp, #16]
 8001234:	f7ff fd62 	bl	8000cfc <ai_conv2d_kernel_simple_f32>
 8001238:	b011      	add	sp, #68	; 0x44
 800123a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800123e:	4586      	cmp	lr, r0
 8001240:	bf04      	itt	eq
 8001242:	fb1c fb08 	smulbbeq	fp, ip, r8
 8001246:	f1bb 0f01 	cmpeq.w	fp, #1
 800124a:	d114      	bne.n	8001276 <ai_conv2d_kernel_f32+0xaa>
 800124c:	9303      	str	r3, [sp, #12]
 800124e:	9202      	str	r2, [sp, #8]
 8001250:	9001      	str	r0, [sp, #4]
 8001252:	9100      	str	r1, [sp, #0]
 8001254:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001256:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8001258:	9910      	ldr	r1, [sp, #64]	; 0x40
 800125a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800125c:	9409      	str	r4, [sp, #36]	; 0x24
 800125e:	9608      	str	r6, [sp, #32]
 8001260:	9507      	str	r5, [sp, #28]
 8001262:	9706      	str	r7, [sp, #24]
 8001264:	f8cd a014 	str.w	sl, [sp, #20]
 8001268:	f8cd 9010 	str.w	r9, [sp, #16]
 800126c:	f7ff fdf2 	bl	8000e54 <ai_conv2d_kernel_depthwise_f32>
 8001270:	b011      	add	sp, #68	; 0x44
 8001272:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001276:	9303      	str	r3, [sp, #12]
 8001278:	9202      	str	r2, [sp, #8]
 800127a:	9001      	str	r0, [sp, #4]
 800127c:	9100      	str	r1, [sp, #0]
 800127e:	f8cd e020 	str.w	lr, [sp, #32]
 8001282:	f8cd c010 	str.w	ip, [sp, #16]
 8001286:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001288:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800128a:	9910      	ldr	r1, [sp, #64]	; 0x40
 800128c:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800128e:	940c      	str	r4, [sp, #48]	; 0x30
 8001290:	960b      	str	r6, [sp, #44]	; 0x2c
 8001292:	950a      	str	r5, [sp, #40]	; 0x28
 8001294:	9709      	str	r7, [sp, #36]	; 0x24
 8001296:	f8cd a01c 	str.w	sl, [sp, #28]
 800129a:	f8cd 9018 	str.w	r9, [sp, #24]
 800129e:	f8cd 8014 	str.w	r8, [sp, #20]
 80012a2:	f7ff feab 	bl	8000ffc <ai_conv2d_kernel_group_f32>
 80012a6:	b011      	add	sp, #68	; 0x44
 80012a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080012ac <ai_conv2d_stripe_f32>:
 80012ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80012b0:	b091      	sub	sp, #68	; 0x44
 80012b2:	4604      	mov	r4, r0
 80012b4:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 80012b8:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 80012ba:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
 80012be:	9826      	ldr	r0, [sp, #152]	; 0x98
 80012c0:	fb08 b000 	mla	r0, r8, r0, fp
 80012c4:	2d00      	cmp	r5, #0
 80012c6:	9001      	str	r0, [sp, #4]
 80012c8:	d05d      	beq.n	8001386 <ai_conv2d_stripe_f32+0xda>
 80012ca:	9102      	str	r1, [sp, #8]
 80012cc:	920e      	str	r2, [sp, #56]	; 0x38
 80012ce:	9500      	str	r5, [sp, #0]
 80012d0:	930d      	str	r3, [sp, #52]	; 0x34
 80012d2:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 80012d4:	9e24      	ldr	r6, [sp, #144]	; 0x90
 80012d6:	971a      	str	r7, [sp, #104]	; 0x68
 80012d8:	4625      	mov	r5, r4
 80012da:	950f      	str	r5, [sp, #60]	; 0x3c
 80012dc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80012de:	9c20      	ldr	r4, [sp, #128]	; 0x80
 80012e0:	f8dd c088 	ldr.w	ip, [sp, #136]	; 0x88
 80012e4:	f8dd e08c 	ldr.w	lr, [sp, #140]	; 0x8c
 80012e8:	9821      	ldr	r0, [sp, #132]	; 0x84
 80012ea:	f8dd 906c 	ldr.w	r9, [sp, #108]	; 0x6c
 80012ee:	f9bd 10a0 	ldrsh.w	r1, [sp, #160]	; 0xa0
 80012f2:	f9bd 20a4 	ldrsh.w	r2, [sp, #164]	; 0xa4
 80012f6:	9d02      	ldr	r5, [sp, #8]
 80012f8:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 80012fa:	931f      	str	r3, [sp, #124]	; 0x7c
 80012fc:	9420      	str	r4, [sp, #128]	; 0x80
 80012fe:	f8cd c088 	str.w	ip, [sp, #136]	; 0x88
 8001302:	f8cd e08c 	str.w	lr, [sp, #140]	; 0x8c
 8001306:	9624      	str	r6, [sp, #144]	; 0x90
 8001308:	9e27      	ldr	r6, [sp, #156]	; 0x9c
 800130a:	f8dd a004 	ldr.w	sl, [sp, #4]
 800130e:	9c00      	ldr	r4, [sp, #0]
 8001310:	f8ad 10a0 	strh.w	r1, [sp, #160]	; 0xa0
 8001314:	f8ad 20a4 	strh.w	r2, [sp, #164]	; 0xa4
 8001318:	f8ad 0084 	strh.w	r0, [sp, #132]	; 0x84
 800131c:	f1db 0000 	rsbs	r0, fp, #0
 8001320:	bfd8      	it	le
 8001322:	2000      	movle	r0, #0
 8001324:	eba8 010b 	sub.w	r1, r8, fp
 8001328:	42b1      	cmp	r1, r6
 800132a:	bf28      	it	cs
 800132c:	4631      	movcs	r1, r6
 800132e:	910c      	str	r1, [sp, #48]	; 0x30
 8001330:	900b      	str	r0, [sp, #44]	; 0x2c
 8001332:	f8cd 800c 	str.w	r8, [sp, #12]
 8001336:	9702      	str	r7, [sp, #8]
 8001338:	f8cd 9004 	str.w	r9, [sp, #4]
 800133c:	4450      	add	r0, sl
 800133e:	9924      	ldr	r1, [sp, #144]	; 0x90
 8001340:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8001342:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001344:	910a      	str	r1, [sp, #40]	; 0x28
 8001346:	9209      	str	r2, [sp, #36]	; 0x24
 8001348:	fb00 f009 	mul.w	r0, r0, r9
 800134c:	9922      	ldr	r1, [sp, #136]	; 0x88
 800134e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8001350:	9108      	str	r1, [sp, #32]
 8001352:	9207      	str	r2, [sp, #28]
 8001354:	991f      	ldr	r1, [sp, #124]	; 0x7c
 8001356:	f9bd 20a4 	ldrsh.w	r2, [sp, #164]	; 0xa4
 800135a:	9106      	str	r1, [sp, #24]
 800135c:	9205      	str	r2, [sp, #20]
 800135e:	f9bd 10a0 	ldrsh.w	r1, [sp, #160]	; 0xa0
 8001362:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8001364:	9104      	str	r1, [sp, #16]
 8001366:	9200      	str	r2, [sp, #0]
 8001368:	990e      	ldr	r1, [sp, #56]	; 0x38
 800136a:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 800136e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8001370:	4629      	mov	r1, r5
 8001372:	f7ff ff2b 	bl	80011cc <ai_conv2d_kernel_f32>
 8001376:	f8bd 0084 	ldrh.w	r0, [sp, #132]	; 0x84
 800137a:	1e64      	subs	r4, r4, #1
 800137c:	eb05 0587 	add.w	r5, r5, r7, lsl #2
 8001380:	4483      	add	fp, r0
 8001382:	4482      	add	sl, r0
 8001384:	d1ca      	bne.n	800131c <ai_conv2d_stripe_f32+0x70>
 8001386:	b011      	add	sp, #68	; 0x44
 8001388:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800138c <func_dummy>:
 800138c:	4770      	bx	lr
	...

08001390 <ai_dict8_dot_array_f32>:
 8001390:	b4f0      	push	{r4, r5, r6, r7}
 8001392:	4604      	mov	r4, r0
 8001394:	9804      	ldr	r0, [sp, #16]
 8001396:	eb03 0580 	add.w	r5, r3, r0, lsl #2
 800139a:	3d20      	subs	r5, #32
 800139c:	2808      	cmp	r0, #8
 800139e:	ed9f 0ad9 	vldr	s0, [pc, #868]	; 8001704 <.text_12>
 80013a2:	d22f      	bcs.n	8001404 <ai_dict8_dot_array_f32+0x74>
 80013a4:	3520      	adds	r5, #32
 80013a6:	42ab      	cmp	r3, r5
 80013a8:	d224      	bcs.n	80013f4 <ai_dict8_dot_array_f32+0x64>
 80013aa:	7808      	ldrb	r0, [r1, #0]
 80013ac:	ed93 1a00 	vldr	s2, [r3]
 80013b0:	eb02 0680 	add.w	r6, r2, r0, lsl #2
 80013b4:	1d18      	adds	r0, r3, #4
 80013b6:	edd6 0a00 	vldr	s1, [r6]
 80013ba:	42a8      	cmp	r0, r5
 80013bc:	ee00 0a81 	vmla.f32	s0, s1, s2
 80013c0:	d218      	bcs.n	80013f4 <ai_dict8_dot_array_f32+0x64>
 80013c2:	784b      	ldrb	r3, [r1, #1]
 80013c4:	ed90 1a00 	vldr	s2, [r0]
 80013c8:	eb02 0683 	add.w	r6, r2, r3, lsl #2
 80013cc:	1d00      	adds	r0, r0, #4
 80013ce:	edd6 0a00 	vldr	s1, [r6]
 80013d2:	42a8      	cmp	r0, r5
 80013d4:	ee00 0a81 	vmla.f32	s0, s1, s2
 80013d8:	d20c      	bcs.n	80013f4 <ai_dict8_dot_array_f32+0x64>
 80013da:	788b      	ldrb	r3, [r1, #2]
 80013dc:	ed90 1a00 	vldr	s2, [r0]
 80013e0:	eb02 0683 	add.w	r6, r2, r3, lsl #2
 80013e4:	1d03      	adds	r3, r0, #4
 80013e6:	1cc9      	adds	r1, r1, #3
 80013e8:	edd6 0a00 	vldr	s1, [r6]
 80013ec:	42ab      	cmp	r3, r5
 80013ee:	ee00 0a81 	vmla.f32	s0, s1, s2
 80013f2:	d3da      	bcc.n	80013aa <ai_dict8_dot_array_f32+0x1a>
 80013f4:	edd4 0a00 	vldr	s1, [r4]
 80013f8:	ee30 0a80 	vadd.f32	s0, s1, s0
 80013fc:	ed84 0a00 	vstr	s0, [r4]
 8001400:	bcf0      	pop	{r4, r5, r6, r7}
 8001402:	4770      	bx	lr
 8001404:	f001 0003 	and.w	r0, r1, #3
 8001408:	2803      	cmp	r0, #3
 800140a:	d8f3      	bhi.n	80013f4 <ai_dict8_dot_array_f32+0x64>
 800140c:	e8df f000 	tbb	[pc, r0]
 8001410:	4c413603 	.word	0x4c413603
 8001414:	e7ee      	b.n	80013f4 <ai_dict8_dot_array_f32+0x64>
 8001416:	429d      	cmp	r5, r3
 8001418:	f080 80d5 	bcs.w	80015c6 <ai_dict8_dot_array_f32+0x236>
 800141c:	3520      	adds	r5, #32
 800141e:	42ab      	cmp	r3, r5
 8001420:	d2e8      	bcs.n	80013f4 <ai_dict8_dot_array_f32+0x64>
 8001422:	7808      	ldrb	r0, [r1, #0]
 8001424:	ed93 1a00 	vldr	s2, [r3]
 8001428:	eb02 0680 	add.w	r6, r2, r0, lsl #2
 800142c:	1d18      	adds	r0, r3, #4
 800142e:	edd6 0a00 	vldr	s1, [r6]
 8001432:	42a8      	cmp	r0, r5
 8001434:	ee00 0a81 	vmla.f32	s0, s1, s2
 8001438:	d2dc      	bcs.n	80013f4 <ai_dict8_dot_array_f32+0x64>
 800143a:	784b      	ldrb	r3, [r1, #1]
 800143c:	ed90 1a00 	vldr	s2, [r0]
 8001440:	eb02 0683 	add.w	r6, r2, r3, lsl #2
 8001444:	1d00      	adds	r0, r0, #4
 8001446:	edd6 0a00 	vldr	s1, [r6]
 800144a:	42a8      	cmp	r0, r5
 800144c:	ee00 0a81 	vmla.f32	s0, s1, s2
 8001450:	d2d0      	bcs.n	80013f4 <ai_dict8_dot_array_f32+0x64>
 8001452:	788b      	ldrb	r3, [r1, #2]
 8001454:	ed90 1a00 	vldr	s2, [r0]
 8001458:	eb02 0683 	add.w	r6, r2, r3, lsl #2
 800145c:	1d03      	adds	r3, r0, #4
 800145e:	1cc9      	adds	r1, r1, #3
 8001460:	edd6 0a00 	vldr	s1, [r6]
 8001464:	42ab      	cmp	r3, r5
 8001466:	ee00 0a81 	vmla.f32	s0, s1, s2
 800146a:	d3da      	bcc.n	8001422 <ai_dict8_dot_array_f32+0x92>
 800146c:	edd4 0a00 	vldr	s1, [r4]
 8001470:	ee30 0a80 	vadd.f32	s0, s1, s0
 8001474:	ed84 0a00 	vstr	s0, [r4]
 8001478:	bcf0      	pop	{r4, r5, r6, r7}
 800147a:	4770      	bx	lr
 800147c:	f811 0b01 	ldrb.w	r0, [r1], #1
 8001480:	ed93 1a00 	vldr	s2, [r3]
 8001484:	eb02 0680 	add.w	r6, r2, r0, lsl #2
 8001488:	1d1b      	adds	r3, r3, #4
 800148a:	edd6 0a00 	vldr	s1, [r6]
 800148e:	ee00 0a81 	vmla.f32	s0, s1, s2
 8001492:	f811 0b01 	ldrb.w	r0, [r1], #1
 8001496:	ed93 1a00 	vldr	s2, [r3]
 800149a:	eb02 0680 	add.w	r6, r2, r0, lsl #2
 800149e:	1d1b      	adds	r3, r3, #4
 80014a0:	edd6 0a00 	vldr	s1, [r6]
 80014a4:	ee00 0a81 	vmla.f32	s0, s1, s2
 80014a8:	f811 0b01 	ldrb.w	r0, [r1], #1
 80014ac:	ed93 1a00 	vldr	s2, [r3]
 80014b0:	eb02 0680 	add.w	r6, r2, r0, lsl #2
 80014b4:	1d1b      	adds	r3, r3, #4
 80014b6:	edd6 0a00 	vldr	s1, [r6]
 80014ba:	429d      	cmp	r5, r3
 80014bc:	ee00 0a81 	vmla.f32	s0, s1, s2
 80014c0:	d34e      	bcc.n	8001560 <ai_dict8_dot_array_f32+0x1d0>
 80014c2:	78cf      	ldrb	r7, [r1, #3]
 80014c4:	ed93 4a00 	vldr	s8, [r3]
 80014c8:	ed93 3a01 	vldr	s6, [r3, #4]
 80014cc:	ed93 2a02 	vldr	s4, [r3, #8]
 80014d0:	ed93 1a03 	vldr	s2, [r3, #12]
 80014d4:	eb02 0687 	add.w	r6, r2, r7, lsl #2
 80014d8:	788f      	ldrb	r7, [r1, #2]
 80014da:	edd6 0a00 	vldr	s1, [r6]
 80014de:	eb02 0687 	add.w	r6, r2, r7, lsl #2
 80014e2:	784f      	ldrb	r7, [r1, #1]
 80014e4:	edd6 1a00 	vldr	s3, [r6]
 80014e8:	eb02 0687 	add.w	r6, r2, r7, lsl #2
 80014ec:	780f      	ldrb	r7, [r1, #0]
 80014ee:	edd6 2a00 	vldr	s5, [r6]
 80014f2:	eb02 0687 	add.w	r6, r2, r7, lsl #2
 80014f6:	f103 0010 	add.w	r0, r3, #16
 80014fa:	edd6 3a00 	vldr	s7, [r6]
 80014fe:	790b      	ldrb	r3, [r1, #4]
 8001500:	ee03 0a84 	vmla.f32	s0, s7, s8
 8001504:	ee02 0a83 	vmla.f32	s0, s5, s6
 8001508:	ee01 0a82 	vmla.f32	s0, s3, s4
 800150c:	eb02 0783 	add.w	r7, r2, r3, lsl #2
 8001510:	ee00 0a81 	vmla.f32	s0, s1, s2
 8001514:	794b      	ldrb	r3, [r1, #5]
 8001516:	edd7 0a00 	vldr	s1, [r7]
 800151a:	ed90 4a00 	vldr	s8, [r0]
 800151e:	edd0 3a01 	vldr	s7, [r0, #4]
 8001522:	ed90 3a02 	vldr	s6, [r0, #8]
 8001526:	edd0 2a03 	vldr	s5, [r0, #12]
 800152a:	eb02 0783 	add.w	r7, r2, r3, lsl #2
 800152e:	798b      	ldrb	r3, [r1, #6]
 8001530:	ed97 1a00 	vldr	s2, [r7]
 8001534:	eb02 0783 	add.w	r7, r2, r3, lsl #2
 8001538:	79cb      	ldrb	r3, [r1, #7]
 800153a:	edd7 1a00 	vldr	s3, [r7]
 800153e:	eb02 0783 	add.w	r7, r2, r3, lsl #2
 8001542:	ee00 0a84 	vmla.f32	s0, s1, s8
 8001546:	3108      	adds	r1, #8
 8001548:	f100 0310 	add.w	r3, r0, #16
 800154c:	ee01 0a23 	vmla.f32	s0, s2, s7
 8001550:	ed97 2a00 	vldr	s4, [r7]
 8001554:	ee01 0a83 	vmla.f32	s0, s3, s6
 8001558:	429d      	cmp	r5, r3
 800155a:	ee02 0a22 	vmla.f32	s0, s4, s5
 800155e:	d2b0      	bcs.n	80014c2 <ai_dict8_dot_array_f32+0x132>
 8001560:	3520      	adds	r5, #32
 8001562:	42ab      	cmp	r3, r5
 8001564:	f4bf af46 	bcs.w	80013f4 <ai_dict8_dot_array_f32+0x64>
 8001568:	7808      	ldrb	r0, [r1, #0]
 800156a:	ed93 1a00 	vldr	s2, [r3]
 800156e:	eb02 0680 	add.w	r6, r2, r0, lsl #2
 8001572:	1d18      	adds	r0, r3, #4
 8001574:	edd6 0a00 	vldr	s1, [r6]
 8001578:	42a8      	cmp	r0, r5
 800157a:	ee00 0a81 	vmla.f32	s0, s1, s2
 800157e:	f4bf af39 	bcs.w	80013f4 <ai_dict8_dot_array_f32+0x64>
 8001582:	784b      	ldrb	r3, [r1, #1]
 8001584:	ed90 1a00 	vldr	s2, [r0]
 8001588:	eb02 0683 	add.w	r6, r2, r3, lsl #2
 800158c:	1d00      	adds	r0, r0, #4
 800158e:	edd6 0a00 	vldr	s1, [r6]
 8001592:	42a8      	cmp	r0, r5
 8001594:	ee00 0a81 	vmla.f32	s0, s1, s2
 8001598:	f4bf af2c 	bcs.w	80013f4 <ai_dict8_dot_array_f32+0x64>
 800159c:	788b      	ldrb	r3, [r1, #2]
 800159e:	ed90 1a00 	vldr	s2, [r0]
 80015a2:	eb02 0683 	add.w	r6, r2, r3, lsl #2
 80015a6:	1d03      	adds	r3, r0, #4
 80015a8:	1cc9      	adds	r1, r1, #3
 80015aa:	edd6 0a00 	vldr	s1, [r6]
 80015ae:	42ab      	cmp	r3, r5
 80015b0:	ee00 0a81 	vmla.f32	s0, s1, s2
 80015b4:	d3d8      	bcc.n	8001568 <ai_dict8_dot_array_f32+0x1d8>
 80015b6:	edd4 0a00 	vldr	s1, [r4]
 80015ba:	ee30 0a80 	vadd.f32	s0, s1, s0
 80015be:	ed84 0a00 	vstr	s0, [r4]
 80015c2:	bcf0      	pop	{r4, r5, r6, r7}
 80015c4:	4770      	bx	lr
 80015c6:	78cf      	ldrb	r7, [r1, #3]
 80015c8:	ed93 4a00 	vldr	s8, [r3]
 80015cc:	ed93 3a01 	vldr	s6, [r3, #4]
 80015d0:	ed93 2a02 	vldr	s4, [r3, #8]
 80015d4:	ed93 1a03 	vldr	s2, [r3, #12]
 80015d8:	eb02 0687 	add.w	r6, r2, r7, lsl #2
 80015dc:	788f      	ldrb	r7, [r1, #2]
 80015de:	edd6 0a00 	vldr	s1, [r6]
 80015e2:	eb02 0687 	add.w	r6, r2, r7, lsl #2
 80015e6:	784f      	ldrb	r7, [r1, #1]
 80015e8:	edd6 1a00 	vldr	s3, [r6]
 80015ec:	eb02 0687 	add.w	r6, r2, r7, lsl #2
 80015f0:	780f      	ldrb	r7, [r1, #0]
 80015f2:	edd6 2a00 	vldr	s5, [r6]
 80015f6:	eb02 0687 	add.w	r6, r2, r7, lsl #2
 80015fa:	f103 0010 	add.w	r0, r3, #16
 80015fe:	edd6 3a00 	vldr	s7, [r6]
 8001602:	790b      	ldrb	r3, [r1, #4]
 8001604:	ee03 0a84 	vmla.f32	s0, s7, s8
 8001608:	ee02 0a83 	vmla.f32	s0, s5, s6
 800160c:	ee01 0a82 	vmla.f32	s0, s3, s4
 8001610:	eb02 0783 	add.w	r7, r2, r3, lsl #2
 8001614:	ee00 0a81 	vmla.f32	s0, s1, s2
 8001618:	794b      	ldrb	r3, [r1, #5]
 800161a:	edd7 0a00 	vldr	s1, [r7]
 800161e:	ed90 4a00 	vldr	s8, [r0]
 8001622:	edd0 3a01 	vldr	s7, [r0, #4]
 8001626:	ed90 3a02 	vldr	s6, [r0, #8]
 800162a:	edd0 2a03 	vldr	s5, [r0, #12]
 800162e:	eb02 0783 	add.w	r7, r2, r3, lsl #2
 8001632:	798b      	ldrb	r3, [r1, #6]
 8001634:	ed97 1a00 	vldr	s2, [r7]
 8001638:	eb02 0783 	add.w	r7, r2, r3, lsl #2
 800163c:	79cb      	ldrb	r3, [r1, #7]
 800163e:	edd7 1a00 	vldr	s3, [r7]
 8001642:	eb02 0783 	add.w	r7, r2, r3, lsl #2
 8001646:	ee00 0a84 	vmla.f32	s0, s1, s8
 800164a:	3108      	adds	r1, #8
 800164c:	f100 0310 	add.w	r3, r0, #16
 8001650:	ee01 0a23 	vmla.f32	s0, s2, s7
 8001654:	ed97 2a00 	vldr	s4, [r7]
 8001658:	ee01 0a83 	vmla.f32	s0, s3, s6
 800165c:	429d      	cmp	r5, r3
 800165e:	ee02 0a22 	vmla.f32	s0, s4, s5
 8001662:	d2b0      	bcs.n	80015c6 <ai_dict8_dot_array_f32+0x236>
 8001664:	e6da      	b.n	800141c <ai_dict8_dot_array_f32+0x8c>
	...

08001668 <ai_dict4_dot_array_f32>:
 8001668:	b4f0      	push	{r4, r5, r6, r7}
 800166a:	9c04      	ldr	r4, [sp, #16]
 800166c:	0865      	lsrs	r5, r4, #1
 800166e:	006d      	lsls	r5, r5, #1
 8001670:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8001674:	42ab      	cmp	r3, r5
 8001676:	ed9f 0a23 	vldr	s0, [pc, #140]	; 8001704 <.text_12>
 800167a:	d22f      	bcs.n	80016dc <ai_dict4_dot_array_f32+0x74>
 800167c:	f811 6b01 	ldrb.w	r6, [r1], #1
 8001680:	ed93 2a00 	vldr	s4, [r3]
 8001684:	ed93 1a01 	vldr	s2, [r3, #4]
 8001688:	f006 070f 	and.w	r7, r6, #15
 800168c:	0936      	lsrs	r6, r6, #4
 800168e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8001692:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8001696:	edd6 1a00 	vldr	s3, [r6]
 800169a:	edd7 0a00 	vldr	s1, [r7]
 800169e:	3308      	adds	r3, #8
 80016a0:	ee01 0a82 	vmla.f32	s0, s3, s4
 80016a4:	42ab      	cmp	r3, r5
 80016a6:	ee00 0a81 	vmla.f32	s0, s1, s2
 80016aa:	d217      	bcs.n	80016dc <ai_dict4_dot_array_f32+0x74>
 80016ac:	f811 6b01 	ldrb.w	r6, [r1], #1
 80016b0:	ed93 2a00 	vldr	s4, [r3]
 80016b4:	ed93 1a01 	vldr	s2, [r3, #4]
 80016b8:	f006 070f 	and.w	r7, r6, #15
 80016bc:	0936      	lsrs	r6, r6, #4
 80016be:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80016c2:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80016c6:	edd6 1a00 	vldr	s3, [r6]
 80016ca:	edd7 0a00 	vldr	s1, [r7]
 80016ce:	3308      	adds	r3, #8
 80016d0:	ee01 0a82 	vmla.f32	s0, s3, s4
 80016d4:	42ab      	cmp	r3, r5
 80016d6:	ee00 0a81 	vmla.f32	s0, s1, s2
 80016da:	d3cf      	bcc.n	800167c <ai_dict4_dot_array_f32+0x14>
 80016dc:	07e4      	lsls	r4, r4, #31
 80016de:	d509      	bpl.n	80016f4 <ai_dict4_dot_array_f32+0x8c>
 80016e0:	7809      	ldrb	r1, [r1, #0]
 80016e2:	ed93 1a00 	vldr	s2, [r3]
 80016e6:	0909      	lsrs	r1, r1, #4
 80016e8:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80016ec:	edd2 0a00 	vldr	s1, [r2]
 80016f0:	ee00 0a81 	vmla.f32	s0, s1, s2
 80016f4:	edd0 1a00 	vldr	s3, [r0]
 80016f8:	ee31 0a80 	vadd.f32	s0, s3, s0
 80016fc:	ed80 0a00 	vstr	s0, [r0]
 8001700:	bcf0      	pop	{r4, r5, r6, r7}
 8001702:	4770      	bx	lr

08001704 <.text_12>:
 8001704:	00000000 	.word	0x00000000

08001708 <ai_dict_decompress_f32>:
 8001708:	b4f0      	push	{r4, r5, r6, r7}
 800170a:	4604      	mov	r4, r0
 800170c:	9805      	ldr	r0, [sp, #20]
 800170e:	9e04      	ldr	r6, [sp, #16]
 8001710:	2b04      	cmp	r3, #4
 8001712:	eb04 0580 	add.w	r5, r4, r0, lsl #2
 8001716:	d003      	beq.n	8001720 <ai_dict_decompress_f32+0x18>
 8001718:	2b08      	cmp	r3, #8
 800171a:	d03e      	beq.n	800179a <ai_dict_decompress_f32+0x92>
 800171c:	bcf0      	pop	{r4, r5, r6, r7}
 800171e:	4770      	bx	lr
 8001720:	42ac      	cmp	r4, r5
 8001722:	d259      	bcs.n	80017d8 <ai_dict_decompress_f32+0xd0>
 8001724:	0870      	lsrs	r0, r6, #1
 8001726:	d02e      	beq.n	8001786 <ai_dict_decompress_f32+0x7e>
 8001728:	07c3      	lsls	r3, r0, #31
 800172a:	d50c      	bpl.n	8001746 <ai_dict_decompress_f32+0x3e>
 800172c:	780f      	ldrb	r7, [r1, #0]
 800172e:	093f      	lsrs	r7, r7, #4
 8001730:	f852 3027 	ldr.w	r3, [r2, r7, lsl #2]
 8001734:	6023      	str	r3, [r4, #0]
 8001736:	f811 7b01 	ldrb.w	r7, [r1], #1
 800173a:	f007 070f 	and.w	r7, r7, #15
 800173e:	f852 3027 	ldr.w	r3, [r2, r7, lsl #2]
 8001742:	6063      	str	r3, [r4, #4]
 8001744:	3408      	adds	r4, #8
 8001746:	0840      	lsrs	r0, r0, #1
 8001748:	d01d      	beq.n	8001786 <ai_dict_decompress_f32+0x7e>
 800174a:	780b      	ldrb	r3, [r1, #0]
 800174c:	091b      	lsrs	r3, r3, #4
 800174e:	f852 7023 	ldr.w	r7, [r2, r3, lsl #2]
 8001752:	6027      	str	r7, [r4, #0]
 8001754:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001758:	f003 030f 	and.w	r3, r3, #15
 800175c:	f852 7023 	ldr.w	r7, [r2, r3, lsl #2]
 8001760:	6067      	str	r7, [r4, #4]
 8001762:	f104 0308 	add.w	r3, r4, #8
 8001766:	780c      	ldrb	r4, [r1, #0]
 8001768:	0924      	lsrs	r4, r4, #4
 800176a:	f852 7024 	ldr.w	r7, [r2, r4, lsl #2]
 800176e:	601f      	str	r7, [r3, #0]
 8001770:	1e40      	subs	r0, r0, #1
 8001772:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001776:	f004 040f 	and.w	r4, r4, #15
 800177a:	f852 7024 	ldr.w	r7, [r2, r4, lsl #2]
 800177e:	605f      	str	r7, [r3, #4]
 8001780:	f103 0408 	add.w	r4, r3, #8
 8001784:	d1e1      	bne.n	800174a <ai_dict_decompress_f32+0x42>
 8001786:	07f0      	lsls	r0, r6, #31
 8001788:	d5ca      	bpl.n	8001720 <ai_dict_decompress_f32+0x18>
 800178a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800178e:	091b      	lsrs	r3, r3, #4
 8001790:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001794:	f844 0b04 	str.w	r0, [r4], #4
 8001798:	e7c2      	b.n	8001720 <ai_dict_decompress_f32+0x18>
 800179a:	42ac      	cmp	r4, r5
 800179c:	d21c      	bcs.n	80017d8 <ai_dict_decompress_f32+0xd0>
 800179e:	780b      	ldrb	r3, [r1, #0]
 80017a0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80017a4:	6020      	str	r0, [r4, #0]
 80017a6:	1d20      	adds	r0, r4, #4
 80017a8:	42a8      	cmp	r0, r5
 80017aa:	bf3f      	itttt	cc
 80017ac:	784b      	ldrbcc	r3, [r1, #1]
 80017ae:	f852 4023 	ldrcc.w	r4, [r2, r3, lsl #2]
 80017b2:	f840 4b04 	strcc.w	r4, [r0], #4
 80017b6:	42a8      	cmpcc	r0, r5
 80017b8:	d20e      	bcs.n	80017d8 <ai_dict_decompress_f32+0xd0>
 80017ba:	788b      	ldrb	r3, [r1, #2]
 80017bc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80017c0:	f840 4b04 	str.w	r4, [r0], #4
 80017c4:	42a8      	cmp	r0, r5
 80017c6:	d207      	bcs.n	80017d8 <ai_dict_decompress_f32+0xd0>
 80017c8:	78cb      	ldrb	r3, [r1, #3]
 80017ca:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80017ce:	6004      	str	r4, [r0, #0]
 80017d0:	1d09      	adds	r1, r1, #4
 80017d2:	1d04      	adds	r4, r0, #4
 80017d4:	42ac      	cmp	r4, r5
 80017d6:	d3e2      	bcc.n	800179e <ai_dict_decompress_f32+0x96>
 80017d8:	bcf0      	pop	{r4, r5, r6, r7}
 80017da:	4770      	bx	lr

080017dc <forward_conv2d>:
 80017dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80017e0:	4605      	mov	r5, r0
 80017e2:	b0a7      	sub	sp, #156	; 0x9c
 80017e4:	6968      	ldr	r0, [r5, #20]
 80017e6:	6800      	ldr	r0, [r0, #0]
 80017e8:	68c2      	ldr	r2, [r0, #12]
 80017ea:	6813      	ldr	r3, [r2, #0]
 80017ec:	6801      	ldr	r1, [r0, #0]
 80017ee:	6982      	ldr	r2, [r0, #24]
 80017f0:	8c00      	ldrh	r0, [r0, #32]
 80017f2:	680c      	ldr	r4, [r1, #0]
 80017f4:	f8d2 b000 	ldr.w	fp, [r2]
 80017f8:	2801      	cmp	r0, #1
 80017fa:	6890      	ldr	r0, [r2, #8]
 80017fc:	bfcc      	ite	gt
 80017fe:	6851      	ldrgt	r1, [r2, #4]
 8001800:	2100      	movle	r1, #0
 8001802:	68a2      	ldr	r2, [r4, #8]
 8001804:	921b      	str	r2, [sp, #108]	; 0x6c
 8001806:	689e      	ldr	r6, [r3, #8]
 8001808:	9603      	str	r6, [sp, #12]
 800180a:	f8d3 a010 	ldr.w	sl, [r3, #16]
 800180e:	68da      	ldr	r2, [r3, #12]
 8001810:	9215      	str	r2, [sp, #84]	; 0x54
 8001812:	6926      	ldr	r6, [r4, #16]
 8001814:	961a      	str	r6, [sp, #104]	; 0x68
 8001816:	68e7      	ldr	r7, [r4, #12]
 8001818:	9721      	str	r7, [sp, #132]	; 0x84
 800181a:	6a6e      	ldr	r6, [r5, #36]	; 0x24
 800181c:	f8ad 6040 	strh.w	r6, [sp, #64]	; 0x40
 8001820:	8d2f      	ldrh	r7, [r5, #40]	; 0x28
 8001822:	9720      	str	r7, [sp, #128]	; 0x80
 8001824:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8001826:	6817      	ldr	r7, [r2, #0]
 8001828:	f8b2 8004 	ldrh.w	r8, [r2, #4]
 800182c:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 800182e:	9219      	str	r2, [sp, #100]	; 0x64
 8001830:	6b2e      	ldr	r6, [r5, #48]	; 0x30
 8001832:	9618      	str	r6, [sp, #96]	; 0x60
 8001834:	f8db 200c 	ldr.w	r2, [fp, #12]
 8001838:	9214      	str	r2, [sp, #80]	; 0x50
 800183a:	f8db 6008 	ldr.w	r6, [fp, #8]
 800183e:	9613      	str	r6, [sp, #76]	; 0x4c
 8001840:	69aa      	ldr	r2, [r5, #24]
 8001842:	921f      	str	r2, [sp, #124]	; 0x7c
 8001844:	6822      	ldr	r2, [r4, #0]
 8001846:	6894      	ldr	r4, [r2, #8]
 8001848:	941e      	str	r4, [sp, #120]	; 0x78
 800184a:	f8db 2000 	ldr.w	r2, [fp]
 800184e:	f8d2 9008 	ldr.w	r9, [r2, #8]
 8001852:	b119      	cbz	r1, 800185c <forward_conv2d+0x80>
 8001854:	680a      	ldr	r2, [r1, #0]
 8001856:	6894      	ldr	r4, [r2, #8]
 8001858:	9417      	str	r4, [sp, #92]	; 0x5c
 800185a:	e001      	b.n	8001860 <forward_conv2d+0x84>
 800185c:	2200      	movs	r2, #0
 800185e:	9217      	str	r2, [sp, #92]	; 0x5c
 8001860:	6819      	ldr	r1, [r3, #0]
 8001862:	688a      	ldr	r2, [r1, #8]
 8001864:	9202      	str	r2, [sp, #8]
 8001866:	69e9      	ldr	r1, [r5, #28]
 8001868:	b158      	cbz	r0, 8001882 <forward_conv2d+0xa6>
 800186a:	6803      	ldr	r3, [r0, #0]
 800186c:	689a      	ldr	r2, [r3, #8]
 800186e:	9212      	str	r2, [sp, #72]	; 0x48
 8001870:	921c      	str	r2, [sp, #112]	; 0x70
 8001872:	69c0      	ldr	r0, [r0, #28]
 8001874:	9024      	str	r0, [sp, #144]	; 0x90
 8001876:	6859      	ldr	r1, [r3, #4]
 8001878:	6818      	ldr	r0, [r3, #0]
 800187a:	f001 ff65 	bl	8003748 <ai_array_get_byte_size>
 800187e:	4604      	mov	r4, r0
 8001880:	e00a      	b.n	8001898 <forward_conv2d+0xbc>
 8001882:	b119      	cbz	r1, 800188c <forward_conv2d+0xb0>
 8001884:	6888      	ldr	r0, [r1, #8]
 8001886:	9012      	str	r0, [sp, #72]	; 0x48
 8001888:	901c      	str	r0, [sp, #112]	; 0x70
 800188a:	e002      	b.n	8001892 <forward_conv2d+0xb6>
 800188c:	2200      	movs	r2, #0
 800188e:	9212      	str	r2, [sp, #72]	; 0x48
 8001890:	911c      	str	r1, [sp, #112]	; 0x70
 8001892:	2200      	movs	r2, #0
 8001894:	9224      	str	r2, [sp, #144]	; 0x90
 8001896:	2401      	movs	r4, #1
 8001898:	6a28      	ldr	r0, [r5, #32]
 800189a:	2800      	cmp	r0, #0
 800189c:	aa18      	add	r2, sp, #96	; 0x60
 800189e:	bf12      	itee	ne
 80018a0:	9023      	strne	r0, [sp, #140]	; 0x8c
 80018a2:	f8df 1b88 	ldreq.w	r1, [pc, #2952]	; 800242c <.text_22>
 80018a6:	9123      	streq	r1, [sp, #140]	; 0x8c
 80018a8:	9914      	ldr	r1, [sp, #80]	; 0x50
 80018aa:	8813      	ldrh	r3, [r2, #0]
 80018ac:	1e48      	subs	r0, r1, #1
 80018ae:	1e5b      	subs	r3, r3, #1
 80018b0:	aa19      	add	r2, sp, #100	; 0x64
 80018b2:	fb03 1100 	mla	r1, r3, r0, r1
 80018b6:	9116      	str	r1, [sp, #88]	; 0x58
 80018b8:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80018ba:	8813      	ldrh	r3, [r2, #0]
 80018bc:	1e41      	subs	r1, r0, #1
 80018be:	1e5b      	subs	r3, r3, #1
 80018c0:	fb03 0001 	mla	r0, r3, r1, r0
 80018c4:	901d      	str	r0, [sp, #116]	; 0x74
 80018c6:	2600      	movs	r6, #0
 80018c8:	f8db 1000 	ldr.w	r1, [fp]
 80018cc:	6808      	ldr	r0, [r1, #0]
 80018ce:	2200      	movs	r2, #0
 80018d0:	11c3      	asrs	r3, r0, #7
 80018d2:	ea4f 5c60 	mov.w	ip, r0, asr #21
 80018d6:	1440      	asrs	r0, r0, #17
 80018d8:	f000 000f 	and.w	r0, r0, #15
 80018dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80018e0:	f00c 0c03 	and.w	ip, ip, #3
 80018e4:	2804      	cmp	r0, #4
 80018e6:	fa23 f30c 	lsr.w	r3, r3, ip
 80018ea:	bf14      	ite	ne
 80018ec:	2808      	cmpne	r0, #8
 80018ee:	68ca      	ldreq	r2, [r1, #12]
 80018f0:	b182      	cbz	r2, 8001914 <forward_conv2d+0x138>
 80018f2:	6968      	ldr	r0, [r5, #20]
 80018f4:	6800      	ldr	r0, [r0, #0]
 80018f6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80018f8:	6828      	ldr	r0, [r5, #0]
 80018fa:	b108      	cbz	r0, 8001900 <forward_conv2d+0x124>
 80018fc:	6806      	ldr	r6, [r0, #0]
 80018fe:	68b6      	ldr	r6, [r6, #8]
 8001900:	6800      	ldr	r0, [r0, #0]
 8001902:	6840      	ldr	r0, [r0, #4]
 8001904:	9001      	str	r0, [sp, #4]
 8001906:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8001908:	9000      	str	r0, [sp, #0]
 800190a:	4630      	mov	r0, r6
 800190c:	6889      	ldr	r1, [r1, #8]
 800190e:	f7ff fefb 	bl	8001708 <ai_dict_decompress_f32>
 8001912:	b906      	cbnz	r6, 8001916 <forward_conv2d+0x13a>
 8001914:	464e      	mov	r6, r9
 8001916:	b2bf      	uxth	r7, r7
 8001918:	427f      	negs	r7, r7
 800191a:	f1ba 0f00 	cmp.w	sl, #0
 800191e:	d065      	beq.n	80019ec <forward_conv2d+0x210>
 8001920:	f1c8 0800 	rsb	r8, r8, #0
 8001924:	f8cd 8094 	str.w	r8, [sp, #148]	; 0x94
 8001928:	4652      	mov	r2, sl
 800192a:	9d02      	ldr	r5, [sp, #8]
 800192c:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8001930:	9626      	str	r6, [sp, #152]	; 0x98
 8001932:	9711      	str	r7, [sp, #68]	; 0x44
 8001934:	9222      	str	r2, [sp, #136]	; 0x88
 8001936:	9825      	ldr	r0, [sp, #148]	; 0x94
 8001938:	9911      	ldr	r1, [sp, #68]	; 0x44
 800193a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800193c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800193e:	9e16      	ldr	r6, [sp, #88]	; 0x58
 8001940:	4249      	negs	r1, r1
 8001942:	bfd8      	it	le
 8001944:	2100      	movle	r1, #0
 8001946:	1ad2      	subs	r2, r2, r3
 8001948:	42b2      	cmp	r2, r6
 800194a:	bf3d      	ittte	cc
 800194c:	9b1a      	ldrcc	r3, [sp, #104]	; 0x68
 800194e:	9a11      	ldrcc	r2, [sp, #68]	; 0x44
 8001950:	1a9a      	subcc	r2, r3, r2
 8001952:	4632      	movcs	r2, r6
 8001954:	900b      	str	r0, [sp, #44]	; 0x2c
 8001956:	9109      	str	r1, [sp, #36]	; 0x24
 8001958:	920a      	str	r2, [sp, #40]	; 0x28
 800195a:	981f      	ldr	r0, [sp, #124]	; 0x7c
 800195c:	f8bd 1040 	ldrh.w	r1, [sp, #64]	; 0x40
 8001960:	9008      	str	r0, [sp, #32]
 8001962:	9107      	str	r1, [sp, #28]
 8001964:	f8cd a008 	str.w	sl, [sp, #8]
 8001968:	9814      	ldr	r0, [sp, #80]	; 0x50
 800196a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800196c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800196e:	9006      	str	r0, [sp, #24]
 8001970:	9105      	str	r1, [sp, #20]
 8001972:	b21b      	sxth	r3, r3
 8001974:	9815      	ldr	r0, [sp, #84]	; 0x54
 8001976:	9921      	ldr	r1, [sp, #132]	; 0x84
 8001978:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800197a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800197c:	930f      	str	r3, [sp, #60]	; 0x3c
 800197e:	9004      	str	r0, [sp, #16]
 8001980:	9103      	str	r1, [sp, #12]
 8001982:	b236      	sxth	r6, r6
 8001984:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8001986:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8001988:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800198a:	960e      	str	r6, [sp, #56]	; 0x38
 800198c:	930d      	str	r3, [sp, #52]	; 0x34
 800198e:	9001      	str	r0, [sp, #4]
 8001990:	9100      	str	r1, [sp, #0]
 8001992:	4629      	mov	r1, r5
 8001994:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8001996:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8001998:	960c      	str	r6, [sp, #48]	; 0x30
 800199a:	2000      	movs	r0, #0
 800199c:	f7ff fc86 	bl	80012ac <ai_conv2d_stripe_f32>
 80019a0:	9815      	ldr	r0, [sp, #84]	; 0x54
 80019a2:	b1d8      	cbz	r0, 80019dc <forward_conv2d+0x200>
 80019a4:	9e12      	ldr	r6, [sp, #72]	; 0x48
 80019a6:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 80019a8:	f8dd 8090 	ldr.w	r8, [sp, #144]	; 0x90
 80019ac:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 80019b0:	4683      	mov	fp, r0
 80019b2:	4633      	mov	r3, r6
 80019b4:	4652      	mov	r2, sl
 80019b6:	4629      	mov	r1, r5
 80019b8:	4628      	mov	r0, r5
 80019ba:	47c8      	blx	r9
 80019bc:	4446      	add	r6, r8
 80019be:	1bf0      	subs	r0, r6, r7
 80019c0:	42a0      	cmp	r0, r4
 80019c2:	bfa8      	it	ge
 80019c4:	463e      	movge	r6, r7
 80019c6:	f1bb 0b01 	subs.w	fp, fp, #1
 80019ca:	eb05 058a 	add.w	r5, r5, sl, lsl #2
 80019ce:	d1f0      	bne.n	80019b2 <forward_conv2d+0x1d6>
 80019d0:	9612      	str	r6, [sp, #72]	; 0x48
 80019d2:	971c      	str	r7, [sp, #112]	; 0x70
 80019d4:	f8cd 8090 	str.w	r8, [sp, #144]	; 0x90
 80019d8:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 80019dc:	9811      	ldr	r0, [sp, #68]	; 0x44
 80019de:	9920      	ldr	r1, [sp, #128]	; 0x80
 80019e0:	1808      	adds	r0, r1, r0
 80019e2:	9011      	str	r0, [sp, #68]	; 0x44
 80019e4:	9822      	ldr	r0, [sp, #136]	; 0x88
 80019e6:	1e40      	subs	r0, r0, #1
 80019e8:	9022      	str	r0, [sp, #136]	; 0x88
 80019ea:	d1a4      	bne.n	8001936 <forward_conv2d+0x15a>
 80019ec:	b027      	add	sp, #156	; 0x9c
 80019ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

080019f4 <forward_conv2d_nl_pool>:
 80019f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80019f8:	4607      	mov	r7, r0
 80019fa:	b0b9      	sub	sp, #228	; 0xe4
 80019fc:	6978      	ldr	r0, [r7, #20]
 80019fe:	6800      	ldr	r0, [r0, #0]
 8001a00:	68c2      	ldr	r2, [r0, #12]
 8001a02:	6816      	ldr	r6, [r2, #0]
 8001a04:	6801      	ldr	r1, [r0, #0]
 8001a06:	6982      	ldr	r2, [r0, #24]
 8001a08:	8c00      	ldrh	r0, [r0, #32]
 8001a0a:	680b      	ldr	r3, [r1, #0]
 8001a0c:	f8d2 b000 	ldr.w	fp, [r2]
 8001a10:	689c      	ldr	r4, [r3, #8]
 8001a12:	2801      	cmp	r0, #1
 8001a14:	6890      	ldr	r0, [r2, #8]
 8001a16:	bfcc      	ite	gt
 8001a18:	6851      	ldrgt	r1, [r2, #4]
 8001a1a:	2100      	movle	r1, #0
 8001a1c:	9424      	str	r4, [sp, #144]	; 0x90
 8001a1e:	68b5      	ldr	r5, [r6, #8]
 8001a20:	9502      	str	r5, [sp, #8]
 8001a22:	6934      	ldr	r4, [r6, #16]
 8001a24:	9423      	str	r4, [sp, #140]	; 0x8c
 8001a26:	68f5      	ldr	r5, [r6, #12]
 8001a28:	9522      	str	r5, [sp, #136]	; 0x88
 8001a2a:	691c      	ldr	r4, [r3, #16]
 8001a2c:	941c      	str	r4, [sp, #112]	; 0x70
 8001a2e:	68dd      	ldr	r5, [r3, #12]
 8001a30:	952e      	str	r5, [sp, #184]	; 0xb8
 8001a32:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8001a34:	f8ad 404c 	strh.w	r4, [sp, #76]	; 0x4c
 8001a38:	8d3d      	ldrh	r5, [r7, #40]	; 0x28
 8001a3a:	9521      	str	r5, [sp, #132]	; 0x84
 8001a3c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001a3e:	69bd      	ldr	r5, [r7, #24]
 8001a40:	f8b2 8000 	ldrh.w	r8, [r2]
 8001a44:	f8b2 9004 	ldrh.w	r9, [r2, #4]
 8001a48:	6894      	ldr	r4, [r2, #8]
 8001a4a:	952d      	str	r5, [sp, #180]	; 0xb4
 8001a4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001a4e:	9220      	str	r2, [sp, #128]	; 0x80
 8001a50:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 8001a52:	951f      	str	r5, [sp, #124]	; 0x7c
 8001a54:	f8db 2008 	ldr.w	r2, [fp, #8]
 8001a58:	921b      	str	r2, [sp, #108]	; 0x6c
 8001a5a:	f8db 500c 	ldr.w	r5, [fp, #12]
 8001a5e:	951a      	str	r5, [sp, #104]	; 0x68
 8001a60:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001a62:	922c      	str	r2, [sp, #176]	; 0xb0
 8001a64:	6c7d      	ldr	r5, [r7, #68]	; 0x44
 8001a66:	952b      	str	r5, [sp, #172]	; 0xac
 8001a68:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001a6a:	9216      	str	r2, [sp, #88]	; 0x58
 8001a6c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001a6e:	6815      	ldr	r5, [r2, #0]
 8001a70:	f8d2 e004 	ldr.w	lr, [r2, #4]
 8001a74:	f8cd e0a8 	str.w	lr, [sp, #168]	; 0xa8
 8001a78:	6892      	ldr	r2, [r2, #8]
 8001a7a:	921e      	str	r2, [sp, #120]	; 0x78
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	6893      	ldr	r3, [r2, #8]
 8001a80:	9329      	str	r3, [sp, #164]	; 0xa4
 8001a82:	f8db 2000 	ldr.w	r2, [fp]
 8001a86:	f8d2 a008 	ldr.w	sl, [r2, #8]
 8001a8a:	b119      	cbz	r1, 8001a94 <forward_conv2d_nl_pool+0xa0>
 8001a8c:	680a      	ldr	r2, [r1, #0]
 8001a8e:	6893      	ldr	r3, [r2, #8]
 8001a90:	931d      	str	r3, [sp, #116]	; 0x74
 8001a92:	e001      	b.n	8001a98 <forward_conv2d_nl_pool+0xa4>
 8001a94:	2200      	movs	r2, #0
 8001a96:	921d      	str	r2, [sp, #116]	; 0x74
 8001a98:	69f9      	ldr	r1, [r7, #28]
 8001a9a:	b158      	cbz	r0, 8001ab4 <forward_conv2d_nl_pool+0xc0>
 8001a9c:	6803      	ldr	r3, [r0, #0]
 8001a9e:	689a      	ldr	r2, [r3, #8]
 8001aa0:	9218      	str	r2, [sp, #96]	; 0x60
 8001aa2:	9210      	str	r2, [sp, #64]	; 0x40
 8001aa4:	69c0      	ldr	r0, [r0, #28]
 8001aa6:	9015      	str	r0, [sp, #84]	; 0x54
 8001aa8:	6859      	ldr	r1, [r3, #4]
 8001aaa:	6818      	ldr	r0, [r3, #0]
 8001aac:	f001 fe4c 	bl	8003748 <ai_array_get_byte_size>
 8001ab0:	9014      	str	r0, [sp, #80]	; 0x50
 8001ab2:	e00b      	b.n	8001acc <forward_conv2d_nl_pool+0xd8>
 8001ab4:	b119      	cbz	r1, 8001abe <forward_conv2d_nl_pool+0xca>
 8001ab6:	6889      	ldr	r1, [r1, #8]
 8001ab8:	9118      	str	r1, [sp, #96]	; 0x60
 8001aba:	9110      	str	r1, [sp, #64]	; 0x40
 8001abc:	e002      	b.n	8001ac4 <forward_conv2d_nl_pool+0xd0>
 8001abe:	2200      	movs	r2, #0
 8001ac0:	9118      	str	r1, [sp, #96]	; 0x60
 8001ac2:	9210      	str	r2, [sp, #64]	; 0x40
 8001ac4:	2100      	movs	r1, #0
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	9115      	str	r1, [sp, #84]	; 0x54
 8001aca:	9214      	str	r2, [sp, #80]	; 0x50
 8001acc:	aa1f      	add	r2, sp, #124	; 0x7c
 8001ace:	6a38      	ldr	r0, [r7, #32]
 8001ad0:	2800      	cmp	r0, #0
 8001ad2:	bf12      	itee	ne
 8001ad4:	9030      	strne	r0, [sp, #192]	; 0xc0
 8001ad6:	f8df 1954 	ldreq.w	r1, [pc, #2388]	; 800242c <.text_22>
 8001ada:	9130      	streq	r1, [sp, #192]	; 0xc0
 8001adc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001ade:	981a      	ldr	r0, [sp, #104]	; 0x68
 8001ae0:	8813      	ldrh	r3, [r2, #0]
 8001ae2:	9128      	str	r1, [sp, #160]	; 0xa0
 8001ae4:	1e5b      	subs	r3, r3, #1
 8001ae6:	1e41      	subs	r1, r0, #1
 8001ae8:	aa20      	add	r2, sp, #128	; 0x80
 8001aea:	fb03 0001 	mla	r0, r3, r1, r0
 8001aee:	9019      	str	r0, [sp, #100]	; 0x64
 8001af0:	991b      	ldr	r1, [sp, #108]	; 0x6c
 8001af2:	8813      	ldrh	r3, [r2, #0]
 8001af4:	1e48      	subs	r0, r1, #1
 8001af6:	1e5b      	subs	r3, r3, #1
 8001af8:	fb03 1100 	mla	r1, r3, r0, r1
 8001afc:	9127      	str	r1, [sp, #156]	; 0x9c
 8001afe:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8001b00:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8001b02:	9819      	ldr	r0, [sp, #100]	; 0x64
 8001b04:	9112      	str	r1, [sp, #72]	; 0x48
 8001b06:	1a12      	subs	r2, r2, r0
 8001b08:	4442      	add	r2, r8
 8001b0a:	9921      	ldr	r1, [sp, #132]	; 0x84
 8001b0c:	fa12 f084 	uxtah	r0, r2, r4
 8001b10:	fbb0 f1f1 	udiv	r1, r0, r1
 8001b14:	1c49      	adds	r1, r1, #1
 8001b16:	9111      	str	r1, [sp, #68]	; 0x44
 8001b18:	2400      	movs	r4, #0
 8001b1a:	f8db 1000 	ldr.w	r1, [fp]
 8001b1e:	6808      	ldr	r0, [r1, #0]
 8001b20:	2200      	movs	r2, #0
 8001b22:	11c3      	asrs	r3, r0, #7
 8001b24:	ea4f 5c60 	mov.w	ip, r0, asr #21
 8001b28:	1440      	asrs	r0, r0, #17
 8001b2a:	f000 000f 	and.w	r0, r0, #15
 8001b2e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001b32:	f00c 0c03 	and.w	ip, ip, #3
 8001b36:	2804      	cmp	r0, #4
 8001b38:	fa23 f30c 	lsr.w	r3, r3, ip
 8001b3c:	bf14      	ite	ne
 8001b3e:	2808      	cmpne	r0, #8
 8001b40:	68ca      	ldreq	r2, [r1, #12]
 8001b42:	b1a2      	cbz	r2, 8001b6e <forward_conv2d_nl_pool+0x17a>
 8001b44:	6978      	ldr	r0, [r7, #20]
 8001b46:	6800      	ldr	r0, [r0, #0]
 8001b48:	f8d0 e024 	ldr.w	lr, [r0, #36]	; 0x24
 8001b4c:	f8de 0004 	ldr.w	r0, [lr, #4]
 8001b50:	b108      	cbz	r0, 8001b56 <forward_conv2d_nl_pool+0x162>
 8001b52:	6804      	ldr	r4, [r0, #0]
 8001b54:	68a4      	ldr	r4, [r4, #8]
 8001b56:	6800      	ldr	r0, [r0, #0]
 8001b58:	6840      	ldr	r0, [r0, #4]
 8001b5a:	9001      	str	r0, [sp, #4]
 8001b5c:	9824      	ldr	r0, [sp, #144]	; 0x90
 8001b5e:	9000      	str	r0, [sp, #0]
 8001b60:	4620      	mov	r0, r4
 8001b62:	6889      	ldr	r1, [r1, #8]
 8001b64:	f7ff fdd0 	bl	8001708 <ai_dict_decompress_f32>
 8001b68:	b10c      	cbz	r4, 8001b6e <forward_conv2d_nl_pool+0x17a>
 8001b6a:	4623      	mov	r3, r4
 8001b6c:	e000      	b.n	8001b70 <forward_conv2d_nl_pool+0x17c>
 8001b6e:	4653      	mov	r3, sl
 8001b70:	697a      	ldr	r2, [r7, #20]
 8001b72:	6814      	ldr	r4, [r2, #0]
 8001b74:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001b76:	6814      	ldr	r4, [r2, #0]
 8001b78:	6827      	ldr	r7, [r4, #0]
 8001b7a:	f8d7 a008 	ldr.w	sl, [r7, #8]
 8001b7e:	68e2      	ldr	r2, [r4, #12]
 8001b80:	9f1e      	ldr	r7, [sp, #120]	; 0x78
 8001b82:	f8dd c008 	ldr.w	ip, [sp, #8]
 8001b86:	6830      	ldr	r0, [r6, #0]
 8001b88:	4357      	muls	r7, r2
 8001b8a:	fb0c f707 	mul.w	r7, ip, r7
 8001b8e:	00bf      	lsls	r7, r7, #2
 8001b90:	9736      	str	r7, [sp, #216]	; 0xd8
 8001b92:	2100      	movs	r1, #0
 8001b94:	af16      	add	r7, sp, #88	; 0x58
 8001b96:	f1c9 0900 	rsb	r9, r9, #0
 8001b9a:	5e7f      	ldrsh	r7, [r7, r1]
 8001b9c:	9735      	str	r7, [sp, #212]	; 0xd4
 8001b9e:	b22d      	sxth	r5, r5
 8001ba0:	9f02      	ldr	r7, [sp, #8]
 8001ba2:	f8dd e088 	ldr.w	lr, [sp, #136]	; 0x88
 8001ba6:	fb0e f707 	mul.w	r7, lr, r7
 8001baa:	9734      	str	r7, [sp, #208]	; 0xd0
 8001bac:	462e      	mov	r6, r5
 8001bae:	9f02      	ldr	r7, [sp, #8]
 8001bb0:	4357      	muls	r7, r2
 8001bb2:	9733      	str	r7, [sp, #204]	; 0xcc
 8001bb4:	f8cd 90c8 	str.w	r9, [sp, #200]	; 0xc8
 8001bb8:	f1c8 0800 	rsb	r8, r8, #0
 8001bbc:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8001bbe:	9731      	str	r7, [sp, #196]	; 0xc4
 8001bc0:	9f23      	ldr	r7, [sp, #140]	; 0x8c
 8001bc2:	2f00      	cmp	r7, #0
 8001bc4:	f000 8100 	beq.w	8001dc8 <forward_conv2d_nl_pool+0x3d4>
 8001bc8:	46e1      	mov	r9, ip
 8001bca:	9337      	str	r3, [sp, #220]	; 0xdc
 8001bcc:	9026      	str	r0, [sp, #152]	; 0x98
 8001bce:	912f      	str	r1, [sp, #188]	; 0xbc
 8001bd0:	9225      	str	r2, [sp, #148]	; 0x94
 8001bd2:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8001bd6:	9811      	ldr	r0, [sp, #68]	; 0x44
 8001bd8:	2800      	cmp	r0, #0
 8001bda:	dd5d      	ble.n	8001c98 <forward_conv2d_nl_pool+0x2a4>
 8001bdc:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8001bde:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8001be0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8001be2:	9832      	ldr	r0, [sp, #200]	; 0xc8
 8001be4:	4249      	negs	r1, r1
 8001be6:	bfd8      	it	le
 8001be8:	2100      	movle	r1, #0
 8001bea:	1ad2      	subs	r2, r2, r3
 8001bec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	bf3d      	ittte	cc
 8001bf2:	9b1c      	ldrcc	r3, [sp, #112]	; 0x70
 8001bf4:	9a17      	ldrcc	r2, [sp, #92]	; 0x5c
 8001bf6:	1a9a      	subcc	r2, r3, r2
 8001bf8:	461a      	movcs	r2, r3
 8001bfa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8001bfc:	b21b      	sxth	r3, r3
 8001bfe:	930f      	str	r3, [sp, #60]	; 0x3c
 8001c00:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8001c02:	b21b      	sxth	r3, r3
 8001c04:	930e      	str	r3, [sp, #56]	; 0x38
 8001c06:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8001c08:	930d      	str	r3, [sp, #52]	; 0x34
 8001c0a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8001c0c:	930c      	str	r3, [sp, #48]	; 0x30
 8001c0e:	900b      	str	r0, [sp, #44]	; 0x2c
 8001c10:	9109      	str	r1, [sp, #36]	; 0x24
 8001c12:	920a      	str	r2, [sp, #40]	; 0x28
 8001c14:	982d      	ldr	r0, [sp, #180]	; 0xb4
 8001c16:	f8bd 104c 	ldrh.w	r1, [sp, #76]	; 0x4c
 8001c1a:	9008      	str	r0, [sp, #32]
 8001c1c:	9107      	str	r1, [sp, #28]
 8001c1e:	f8cd 9008 	str.w	r9, [sp, #8]
 8001c22:	981a      	ldr	r0, [sp, #104]	; 0x68
 8001c24:	991b      	ldr	r1, [sp, #108]	; 0x6c
 8001c26:	9006      	str	r0, [sp, #24]
 8001c28:	9105      	str	r1, [sp, #20]
 8001c2a:	9825      	ldr	r0, [sp, #148]	; 0x94
 8001c2c:	992e      	ldr	r1, [sp, #184]	; 0xb8
 8001c2e:	9004      	str	r0, [sp, #16]
 8001c30:	9103      	str	r1, [sp, #12]
 8001c32:	9824      	ldr	r0, [sp, #144]	; 0x90
 8001c34:	991d      	ldr	r1, [sp, #116]	; 0x74
 8001c36:	9001      	str	r0, [sp, #4]
 8001c38:	9100      	str	r1, [sp, #0]
 8001c3a:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 8001c3c:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 8001c3e:	4651      	mov	r1, sl
 8001c40:	2000      	movs	r0, #0
 8001c42:	f7ff fb33 	bl	80012ac <ai_conv2d_stripe_f32>
 8001c46:	9825      	ldr	r0, [sp, #148]	; 0x94
 8001c48:	b320      	cbz	r0, 8001c94 <forward_conv2d_nl_pool+0x2a0>
 8001c4a:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8001c4e:	9f30      	ldr	r7, [sp, #192]	; 0xc0
 8001c50:	4683      	mov	fp, r0
 8001c52:	4643      	mov	r3, r8
 8001c54:	464a      	mov	r2, r9
 8001c56:	4651      	mov	r1, sl
 8001c58:	4650      	mov	r0, sl
 8001c5a:	47b8      	blx	r7
 8001c5c:	9815      	ldr	r0, [sp, #84]	; 0x54
 8001c5e:	9931      	ldr	r1, [sp, #196]	; 0xc4
 8001c60:	4480      	add	r8, r0
 8001c62:	9814      	ldr	r0, [sp, #80]	; 0x50
 8001c64:	eba8 0101 	sub.w	r1, r8, r1
 8001c68:	4281      	cmp	r1, r0
 8001c6a:	6820      	ldr	r0, [r4, #0]
 8001c6c:	6841      	ldr	r1, [r0, #4]
 8001c6e:	68c0      	ldr	r0, [r0, #12]
 8001c70:	bfa8      	it	ge
 8001c72:	f8dd 8040 	ldrge.w	r8, [sp, #64]	; 0x40
 8001c76:	eb0a 0a89 	add.w	sl, sl, r9, lsl #2
 8001c7a:	eb00 0281 	add.w	r2, r0, r1, lsl #2
 8001c7e:	4592      	cmp	sl, r2
 8001c80:	d302      	bcc.n	8001c88 <forward_conv2d_nl_pool+0x294>
 8001c82:	0089      	lsls	r1, r1, #2
 8001c84:	4249      	negs	r1, r1
 8001c86:	448a      	add	sl, r1
 8001c88:	f1bb 0b01 	subs.w	fp, fp, #1
 8001c8c:	d1e1      	bne.n	8001c52 <forward_conv2d_nl_pool+0x25e>
 8001c8e:	f8cd 8060 	str.w	r8, [sp, #96]	; 0x60
 8001c92:	9730      	str	r7, [sp, #192]	; 0xc0
 8001c94:	1c76      	adds	r6, r6, #1
 8001c96:	b236      	sxth	r6, r6
 8001c98:	9811      	ldr	r0, [sp, #68]	; 0x44
 8001c9a:	1e40      	subs	r0, r0, #1
 8001c9c:	2800      	cmp	r0, #0
 8001c9e:	9011      	str	r0, [sp, #68]	; 0x44
 8001ca0:	dc4e      	bgt.n	8001d40 <forward_conv2d_nl_pool+0x34c>
 8001ca2:	9833      	ldr	r0, [sp, #204]	; 0xcc
 8001ca4:	4370      	muls	r0, r6
 8001ca6:	0080      	lsls	r0, r0, #2
 8001ca8:	4240      	negs	r0, r0
 8001caa:	eb0a 0100 	add.w	r1, sl, r0
 8001cae:	6820      	ldr	r0, [r4, #0]
 8001cb0:	68c2      	ldr	r2, [r0, #12]
 8001cb2:	4291      	cmp	r1, r2
 8001cb4:	bf3c      	itt	cc
 8001cb6:	6843      	ldrcc	r3, [r0, #4]
 8001cb8:	eb01 0183 	addcc.w	r1, r1, r3, lsl #2
 8001cbc:	428a      	cmp	r2, r1
 8001cbe:	4657      	mov	r7, sl
 8001cc0:	d232      	bcs.n	8001d28 <forward_conv2d_nl_pool+0x334>
 8001cc2:	ab12      	add	r3, sp, #72	; 0x48
 8001cc4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cc8:	429e      	cmp	r6, r3
 8001cca:	d02d      	beq.n	8001d28 <forward_conv2d_nl_pool+0x334>
 8001ccc:	6843      	ldr	r3, [r0, #4]
 8001cce:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8001cd2:	4291      	cmp	r1, r2
 8001cd4:	f080 8028 	bcs.w	8001d28 <forward_conv2d_nl_pool+0x334>
 8001cd8:	f851 3b04 	ldr.w	r3, [r1], #4
 8001cdc:	f84a 3b04 	str.w	r3, [sl], #4
 8001ce0:	68c2      	ldr	r2, [r0, #12]
 8001ce2:	6843      	ldr	r3, [r0, #4]
 8001ce4:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8001ce8:	4291      	cmp	r1, r2
 8001cea:	d21d      	bcs.n	8001d28 <forward_conv2d_nl_pool+0x334>
 8001cec:	f851 2b04 	ldr.w	r2, [r1], #4
 8001cf0:	f84a 2b04 	str.w	r2, [sl], #4
 8001cf4:	6843      	ldr	r3, [r0, #4]
 8001cf6:	68c2      	ldr	r2, [r0, #12]
 8001cf8:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8001cfc:	4291      	cmp	r1, r2
 8001cfe:	d213      	bcs.n	8001d28 <forward_conv2d_nl_pool+0x334>
 8001d00:	f851 2b04 	ldr.w	r2, [r1], #4
 8001d04:	f84a 2b04 	str.w	r2, [sl], #4
 8001d08:	6843      	ldr	r3, [r0, #4]
 8001d0a:	68c2      	ldr	r2, [r0, #12]
 8001d0c:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8001d10:	4291      	cmp	r1, r2
 8001d12:	d209      	bcs.n	8001d28 <forward_conv2d_nl_pool+0x334>
 8001d14:	f851 2b04 	ldr.w	r2, [r1], #4
 8001d18:	f84a 2b04 	str.w	r2, [sl], #4
 8001d1c:	6843      	ldr	r3, [r0, #4]
 8001d1e:	68c2      	ldr	r2, [r0, #12]
 8001d20:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8001d24:	4291      	cmp	r1, r2
 8001d26:	d3d7      	bcc.n	8001cd8 <forward_conv2d_nl_pool+0x2e4>
 8001d28:	9811      	ldr	r0, [sp, #68]	; 0x44
 8001d2a:	2800      	cmp	r0, #0
 8001d2c:	d506      	bpl.n	8001d3c <forward_conv2d_nl_pool+0x348>
 8001d2e:	9936      	ldr	r1, [sp, #216]	; 0xd8
 8001d30:	4650      	mov	r0, sl
 8001d32:	f004 ff76 	bl	8006c22 <__aeabi_memclr>
 8001d36:	981e      	ldr	r0, [sp, #120]	; 0x78
 8001d38:	1986      	adds	r6, r0, r6
 8001d3a:	b236      	sxth	r6, r6
 8001d3c:	9612      	str	r6, [sp, #72]	; 0x48
 8001d3e:	46ba      	mov	sl, r7
 8001d40:	9812      	ldr	r0, [sp, #72]	; 0x48
 8001d42:	4286      	cmp	r6, r0
 8001d44:	d136      	bne.n	8001db4 <forward_conv2d_nl_pool+0x3c0>
 8001d46:	982f      	ldr	r0, [sp, #188]	; 0xbc
 8001d48:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8001d4a:	f8dd c0a0 	ldr.w	ip, [sp, #160]	; 0xa0
 8001d4e:	9916      	ldr	r1, [sp, #88]	; 0x58
 8001d50:	1c40      	adds	r0, r0, #1
 8001d52:	902f      	str	r0, [sp, #188]	; 0xbc
 8001d54:	b292      	uxth	r2, r2
 8001d56:	9826      	ldr	r0, [sp, #152]	; 0x98
 8001d58:	9008      	str	r0, [sp, #32]
 8001d5a:	9206      	str	r2, [sp, #24]
 8001d5c:	fa1f f389 	uxth.w	r3, r9
 8001d60:	9816      	ldr	r0, [sp, #88]	; 0x58
 8001d62:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8001d64:	b280      	uxth	r0, r0
 8001d66:	9005      	str	r0, [sp, #20]
 8001d68:	b292      	uxth	r2, r2
 8001d6a:	982a      	ldr	r0, [sp, #168]	; 0xa8
 8001d6c:	b280      	uxth	r0, r0
 8001d6e:	9002      	str	r0, [sp, #8]
 8001d70:	1a76      	subs	r6, r6, r1
 8001d72:	2101      	movs	r1, #1
 8001d74:	9107      	str	r1, [sp, #28]
 8001d76:	b236      	sxth	r6, r6
 8001d78:	992b      	ldr	r1, [sp, #172]	; 0xac
 8001d7a:	982c      	ldr	r0, [sp, #176]	; 0xb0
 8001d7c:	b289      	uxth	r1, r1
 8001d7e:	9104      	str	r1, [sp, #16]
 8001d80:	b280      	uxth	r0, r0
 8001d82:	b2a9      	uxth	r1, r5
 8001d84:	9103      	str	r1, [sp, #12]
 8001d86:	9000      	str	r0, [sp, #0]
 8001d88:	9912      	ldr	r1, [sp, #72]	; 0x48
 8001d8a:	b289      	uxth	r1, r1
 8001d8c:	9101      	str	r1, [sp, #4]
 8001d8e:	9925      	ldr	r1, [sp, #148]	; 0x94
 8001d90:	6820      	ldr	r0, [r4, #0]
 8001d92:	b289      	uxth	r1, r1
 8001d94:	47e0      	blx	ip
 8001d96:	9826      	ldr	r0, [sp, #152]	; 0x98
 8001d98:	6881      	ldr	r1, [r0, #8]
 8001d9a:	9834      	ldr	r0, [sp, #208]	; 0xd0
 8001d9c:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 8001da0:	9926      	ldr	r1, [sp, #152]	; 0x98
 8001da2:	608a      	str	r2, [r1, #8]
 8001da4:	9835      	ldr	r0, [sp, #212]	; 0xd4
 8001da6:	1a28      	subs	r0, r5, r0
 8001da8:	2800      	cmp	r0, #0
 8001daa:	bfc3      	ittte	gt
 8001dac:	9816      	ldrgt	r0, [sp, #88]	; 0x58
 8001dae:	1a2d      	subgt	r5, r5, r0
 8001db0:	b22d      	sxthgt	r5, r5
 8001db2:	2500      	movle	r5, #0
 8001db4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8001db6:	9921      	ldr	r1, [sp, #132]	; 0x84
 8001db8:	1808      	adds	r0, r1, r0
 8001dba:	9017      	str	r0, [sp, #92]	; 0x5c
 8001dbc:	9923      	ldr	r1, [sp, #140]	; 0x8c
 8001dbe:	982f      	ldr	r0, [sp, #188]	; 0xbc
 8001dc0:	4288      	cmp	r0, r1
 8001dc2:	f4ff af08 	bcc.w	8001bd6 <forward_conv2d_nl_pool+0x1e2>
 8001dc6:	9826      	ldr	r0, [sp, #152]	; 0x98
 8001dc8:	6821      	ldr	r1, [r4, #0]
 8001dca:	68ca      	ldr	r2, [r1, #12]
 8001dcc:	608a      	str	r2, [r1, #8]
 8001dce:	68c1      	ldr	r1, [r0, #12]
 8001dd0:	6081      	str	r1, [r0, #8]
 8001dd2:	b039      	add	sp, #228	; 0xe4
 8001dd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001dd8 <forward_dense>:
 8001dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001ddc:	b081      	sub	sp, #4
 8001dde:	ed2d 8b02 	vpush	{d8}
 8001de2:	b088      	sub	sp, #32
 8001de4:	6940      	ldr	r0, [r0, #20]
 8001de6:	6800      	ldr	r0, [r0, #0]
 8001de8:	6801      	ldr	r1, [r0, #0]
 8001dea:	680a      	ldr	r2, [r1, #0]
 8001dec:	68c3      	ldr	r3, [r0, #12]
 8001dee:	6981      	ldr	r1, [r0, #24]
 8001df0:	8c00      	ldrh	r0, [r0, #32]
 8001df2:	681f      	ldr	r7, [r3, #0]
 8001df4:	f8d1 e000 	ldr.w	lr, [r1]
 8001df8:	6894      	ldr	r4, [r2, #8]
 8001dfa:	f8de 9000 	ldr.w	r9, [lr]
 8001dfe:	f8d7 c008 	ldr.w	ip, [r7, #8]
 8001e02:	f8d9 5000 	ldr.w	r5, [r9]
 8001e06:	6812      	ldr	r2, [r2, #0]
 8001e08:	2802      	cmp	r0, #2
 8001e0a:	bfac      	ite	ge
 8001e0c:	684b      	ldrge	r3, [r1, #4]
 8001e0e:	2300      	movlt	r3, #0
 8001e10:	68f9      	ldr	r1, [r7, #12]
 8001e12:	6938      	ldr	r0, [r7, #16]
 8001e14:	683f      	ldr	r7, [r7, #0]
 8001e16:	68bf      	ldr	r7, [r7, #8]
 8001e18:	4341      	muls	r1, r0
 8001e1a:	2000      	movs	r0, #0
 8001e1c:	11ee      	asrs	r6, r5, #7
 8001e1e:	f006 087f 	and.w	r8, r6, #127	; 0x7f
 8001e22:	156e      	asrs	r6, r5, #21
 8001e24:	146d      	asrs	r5, r5, #17
 8001e26:	f005 050f 	and.w	r5, r5, #15
 8001e2a:	2d04      	cmp	r5, #4
 8001e2c:	bf14      	ite	ne
 8001e2e:	2d08      	cmpne	r5, #8
 8001e30:	f8d9 000c 	ldreq.w	r0, [r9, #12]
 8001e34:	6895      	ldr	r5, [r2, #8]
 8001e36:	f8de 9018 	ldr.w	r9, [lr, #24]
 8001e3a:	f006 0603 	and.w	r6, r6, #3
 8001e3e:	2900      	cmp	r1, #0
 8001e40:	fa28 f806 	lsr.w	r8, r8, r6
 8001e44:	eb07 028c 	add.w	r2, r7, ip, lsl #2
 8001e48:	f000 80eb 	beq.w	8002022 <forward_dense+0x24a>
 8001e4c:	f8cd e01c 	str.w	lr, [sp, #28]
 8001e50:	9305      	str	r3, [sp, #20]
 8001e52:	f8cd c018 	str.w	ip, [sp, #24]
 8001e56:	9201      	str	r2, [sp, #4]
 8001e58:	9104      	str	r1, [sp, #16]
 8001e5a:	9907      	ldr	r1, [sp, #28]
 8001e5c:	680a      	ldr	r2, [r1, #0]
 8001e5e:	9905      	ldr	r1, [sp, #20]
 8001e60:	f8d2 b008 	ldr.w	fp, [r2, #8]
 8001e64:	9b01      	ldr	r3, [sp, #4]
 8001e66:	2900      	cmp	r1, #0
 8001e68:	bf1a      	itte	ne
 8001e6a:	680a      	ldrne	r2, [r1, #0]
 8001e6c:	6892      	ldrne	r2, [r2, #8]
 8001e6e:	2200      	moveq	r2, #0
 8001e70:	2800      	cmp	r0, #0
 8001e72:	f040 80ab 	bne.w	8001fcc <forward_dense+0x1f4>
 8001e76:	429f      	cmp	r7, r3
 8001e78:	f080 80c7 	bcs.w	800200a <forward_dense+0x232>
 8001e7c:	9003      	str	r0, [sp, #12]
 8001e7e:	2a00      	cmp	r2, #0
 8001e80:	bf0e      	itee	eq
 8001e82:	ed9f 0a6b 	vldreq	s0, [pc, #428]	; 8002030 <.text_17>
 8001e86:	ed92 0a00 	vldrne	s0, [r2]
 8001e8a:	1d12      	addne	r2, r2, #4
 8001e8c:	2c04      	cmp	r4, #4
 8001e8e:	4620      	mov	r0, r4
 8001e90:	46ae      	mov	lr, r5
 8001e92:	46dc      	mov	ip, fp
 8001e94:	eddf 0a66 	vldr	s1, [pc, #408]	; 8002030 <.text_17>
 8001e98:	d35d      	bcc.n	8001f56 <forward_dense+0x17e>
 8001e9a:	08a1      	lsrs	r1, r4, #2
 8001e9c:	07ce      	lsls	r6, r1, #31
 8001e9e:	d51c      	bpl.n	8001eda <forward_dense+0x102>
 8001ea0:	ed9c 4a00 	vldr	s8, [ip]
 8001ea4:	edde 4a00 	vldr	s9, [lr]
 8001ea8:	ed9c 3a01 	vldr	s6, [ip, #4]
 8001eac:	edde 3a01 	vldr	s7, [lr, #4]
 8001eb0:	ed9c 2a02 	vldr	s4, [ip, #8]
 8001eb4:	edde 2a02 	vldr	s5, [lr, #8]
 8001eb8:	ed9c 1a03 	vldr	s2, [ip, #12]
 8001ebc:	edde 1a03 	vldr	s3, [lr, #12]
 8001ec0:	ee44 0a24 	vmla.f32	s1, s8, s9
 8001ec4:	ee43 0a23 	vmla.f32	s1, s6, s7
 8001ec8:	ee42 0a22 	vmla.f32	s1, s4, s5
 8001ecc:	ee41 0a21 	vmla.f32	s1, s2, s3
 8001ed0:	f10e 0e10 	add.w	lr, lr, #16
 8001ed4:	f10c 0c10 	add.w	ip, ip, #16
 8001ed8:	1f00      	subs	r0, r0, #4
 8001eda:	0849      	lsrs	r1, r1, #1
 8001edc:	f000 803b 	beq.w	8001f56 <forward_dense+0x17e>
 8001ee0:	edde 4a00 	vldr	s9, [lr]
 8001ee4:	edde 3a01 	vldr	s7, [lr, #4]
 8001ee8:	edde 2a02 	vldr	s5, [lr, #8]
 8001eec:	edde 1a03 	vldr	s3, [lr, #12]
 8001ef0:	ed9c 1a03 	vldr	s2, [ip, #12]
 8001ef4:	ed9c 2a02 	vldr	s4, [ip, #8]
 8001ef8:	ed9c 3a01 	vldr	s6, [ip, #4]
 8001efc:	ed9c 4a00 	vldr	s8, [ip]
 8001f00:	ee44 0a24 	vmla.f32	s1, s8, s9
 8001f04:	ee43 0a23 	vmla.f32	s1, s6, s7
 8001f08:	ee42 0a22 	vmla.f32	s1, s4, s5
 8001f0c:	ee41 0a21 	vmla.f32	s1, s2, s3
 8001f10:	f10e 0610 	add.w	r6, lr, #16
 8001f14:	f10c 0c10 	add.w	ip, ip, #16
 8001f18:	edd6 8a00 	vldr	s17, [r6]
 8001f1c:	ed9c 8a00 	vldr	s16, [ip]
 8001f20:	ed9c 7a01 	vldr	s14, [ip, #4]
 8001f24:	edd6 7a01 	vldr	s15, [r6, #4]
 8001f28:	ed9c 6a02 	vldr	s12, [ip, #8]
 8001f2c:	edd6 6a02 	vldr	s13, [r6, #8]
 8001f30:	ed9c 5a03 	vldr	s10, [ip, #12]
 8001f34:	edd6 5a03 	vldr	s11, [r6, #12]
 8001f38:	ee48 0a28 	vmla.f32	s1, s16, s17
 8001f3c:	ee47 0a27 	vmla.f32	s1, s14, s15
 8001f40:	3808      	subs	r0, #8
 8001f42:	ee46 0a26 	vmla.f32	s1, s12, s13
 8001f46:	1e49      	subs	r1, r1, #1
 8001f48:	ee45 0a25 	vmla.f32	s1, s10, s11
 8001f4c:	f106 0e10 	add.w	lr, r6, #16
 8001f50:	f10c 0c10 	add.w	ip, ip, #16
 8001f54:	d1c4      	bne.n	8001ee0 <forward_dense+0x108>
 8001f56:	b378      	cbz	r0, 8001fb8 <forward_dense+0x1e0>
 8001f58:	f010 0103 	ands.w	r1, r0, #3
 8001f5c:	f000 800c 	beq.w	8001f78 <forward_dense+0x1a0>
 8001f60:	ed9c 1a00 	vldr	s2, [ip]
 8001f64:	edde 1a00 	vldr	s3, [lr]
 8001f68:	1e49      	subs	r1, r1, #1
 8001f6a:	ee41 0a21 	vmla.f32	s1, s2, s3
 8001f6e:	f10e 0e04 	add.w	lr, lr, #4
 8001f72:	f10c 0c04 	add.w	ip, ip, #4
 8001f76:	d1f3      	bne.n	8001f60 <forward_dense+0x188>
 8001f78:	0880      	lsrs	r0, r0, #2
 8001f7a:	d01d      	beq.n	8001fb8 <forward_dense+0x1e0>
 8001f7c:	ed9c 2a00 	vldr	s4, [ip]
 8001f80:	ed9e 1a00 	vldr	s2, [lr]
 8001f84:	eddc 1a01 	vldr	s3, [ip, #4]
 8001f88:	edde 2a01 	vldr	s5, [lr, #4]
 8001f8c:	ee42 0a01 	vmla.f32	s1, s4, s2
 8001f90:	ee41 0aa2 	vmla.f32	s1, s3, s5
 8001f94:	ed9c 2a02 	vldr	s4, [ip, #8]
 8001f98:	ed9e 1a02 	vldr	s2, [lr, #8]
 8001f9c:	eddc 1a03 	vldr	s3, [ip, #12]
 8001fa0:	edde 2a03 	vldr	s5, [lr, #12]
 8001fa4:	ee42 0a01 	vmla.f32	s1, s4, s2
 8001fa8:	1e40      	subs	r0, r0, #1
 8001faa:	ee41 0aa2 	vmla.f32	s1, s3, s5
 8001fae:	f10e 0e10 	add.w	lr, lr, #16
 8001fb2:	f10c 0c10 	add.w	ip, ip, #16
 8001fb6:	d1e1      	bne.n	8001f7c <forward_dense+0x1a4>
 8001fb8:	ee30 0a20 	vadd.f32	s0, s0, s1
 8001fbc:	ed87 0a00 	vstr	s0, [r7]
 8001fc0:	1d3f      	adds	r7, r7, #4
 8001fc2:	429f      	cmp	r7, r3
 8001fc4:	44cb      	add	fp, r9
 8001fc6:	f4ff af5a 	bcc.w	8001e7e <forward_dense+0xa6>
 8001fca:	e01d      	b.n	8002008 <forward_dense+0x230>
 8001fcc:	429f      	cmp	r7, r3
 8001fce:	d21c      	bcs.n	800200a <forward_dense+0x232>
 8001fd0:	469a      	mov	sl, r3
 8001fd2:	9003      	str	r0, [sp, #12]
 8001fd4:	4616      	mov	r6, r2
 8001fd6:	2e00      	cmp	r6, #0
 8001fd8:	bf14      	ite	ne
 8001fda:	f856 0b04 	ldrne.w	r0, [r6], #4
 8001fde:	2000      	moveq	r0, #0
 8001fe0:	9002      	str	r0, [sp, #8]
 8001fe2:	f1b8 0f04 	cmp.w	r8, #4
 8001fe6:	9a03      	ldr	r2, [sp, #12]
 8001fe8:	9400      	str	r4, [sp, #0]
 8001fea:	462b      	mov	r3, r5
 8001fec:	4659      	mov	r1, fp
 8001fee:	a802      	add	r0, sp, #8
 8001ff0:	d102      	bne.n	8001ff8 <forward_dense+0x220>
 8001ff2:	f7ff fb39 	bl	8001668 <ai_dict4_dot_array_f32>
 8001ff6:	e001      	b.n	8001ffc <forward_dense+0x224>
 8001ff8:	f7ff f9ca 	bl	8001390 <ai_dict8_dot_array_f32>
 8001ffc:	9802      	ldr	r0, [sp, #8]
 8001ffe:	f847 0b04 	str.w	r0, [r7], #4
 8002002:	4557      	cmp	r7, sl
 8002004:	44cb      	add	fp, r9
 8002006:	d3e6      	bcc.n	8001fd6 <forward_dense+0x1fe>
 8002008:	9803      	ldr	r0, [sp, #12]
 800200a:	9901      	ldr	r1, [sp, #4]
 800200c:	9a06      	ldr	r2, [sp, #24]
 800200e:	eb01 0382 	add.w	r3, r1, r2, lsl #2
 8002012:	9904      	ldr	r1, [sp, #16]
 8002014:	9301      	str	r3, [sp, #4]
 8002016:	1e49      	subs	r1, r1, #1
 8002018:	eb05 0584 	add.w	r5, r5, r4, lsl #2
 800201c:	9104      	str	r1, [sp, #16]
 800201e:	f47f af1c 	bne.w	8001e5a <forward_dense+0x82>
 8002022:	b008      	add	sp, #32
 8002024:	ecbd 8b02 	vpop	{d8}
 8002028:	b001      	add	sp, #4
 800202a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08002030 <.text_17>:
 8002030:	00000000 	.word	0x00000000

08002034 <arm_mat_gemm_f32>:
 8002034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002038:	4615      	mov	r5, r2
 800203a:	b08a      	sub	sp, #40	; 0x28
 800203c:	6842      	ldr	r2, [r0, #4]
 800203e:	9203      	str	r2, [sp, #12]
 8002040:	4699      	mov	r9, r3
 8002042:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8002044:	686c      	ldr	r4, [r5, #4]
 8002046:	9400      	str	r4, [sp, #0]
 8002048:	468b      	mov	fp, r1
 800204a:	685e      	ldr	r6, [r3, #4]
 800204c:	8804      	ldrh	r4, [r0, #0]
 800204e:	f8b3 c000 	ldrh.w	ip, [r3]
 8002052:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8002056:	8840      	ldrh	r0, [r0, #2]
 8002058:	f8bb 1000 	ldrh.w	r1, [fp]
 800205c:	f8bb 2002 	ldrh.w	r2, [fp, #2]
 8002060:	f8b5 e000 	ldrh.w	lr, [r5]
 8002064:	886f      	ldrh	r7, [r5, #2]
 8002066:	f8db 3004 	ldr.w	r3, [fp, #4]
 800206a:	9306      	str	r3, [sp, #24]
 800206c:	9305      	str	r3, [sp, #20]
 800206e:	2500      	movs	r5, #0
 8002070:	fa4f f389 	sxtb.w	r3, r9
 8002074:	2b00      	cmp	r3, #0
 8002076:	bf0c      	ite	eq
 8002078:	46a0      	moveq	r8, r4
 800207a:	4680      	movne	r8, r0
 800207c:	2f01      	cmp	r7, #1
 800207e:	bf0c      	ite	eq
 8002080:	2300      	moveq	r3, #0
 8002082:	2304      	movne	r3, #4
 8002084:	f1be 0f01 	cmp.w	lr, #1
 8002088:	d104      	bne.n	8002094 <arm_mat_gemm_f32+0x60>
 800208a:	2f01      	cmp	r7, #1
 800208c:	d007      	beq.n	800209e <arm_mat_gemm_f32+0x6a>
 800208e:	f1ca 0e00 	rsb	lr, sl, #0
 8002092:	e005      	b.n	80020a0 <arm_mat_gemm_f32+0x6c>
 8002094:	2f01      	cmp	r7, #1
 8002096:	bf08      	it	eq
 8002098:	f04f 0e01 	moveq.w	lr, #1
 800209c:	d000      	beq.n	80020a0 <arm_mat_gemm_f32+0x6c>
 800209e:	46ae      	mov	lr, r5
 80020a0:	fa0f f78e 	sxth.w	r7, lr
 80020a4:	9704      	str	r7, [sp, #16]
 80020a6:	fa4f f789 	sxtb.w	r7, r9
 80020aa:	2f00      	cmp	r7, #0
 80020ac:	bf0c      	ite	eq
 80020ae:	46a3      	moveq	fp, r4
 80020b0:	4683      	movne	fp, r0
 80020b2:	45e3      	cmp	fp, ip
 80020b4:	d117      	bne.n	80020e6 <arm_mat_gemm_f32+0xb2>
 80020b6:	f99d e04c 	ldrsb.w	lr, [sp, #76]	; 0x4c
 80020ba:	f1be 0f00 	cmp.w	lr, #0
 80020be:	bf0c      	ite	eq
 80020c0:	9201      	streq	r2, [sp, #4]
 80020c2:	9101      	strne	r1, [sp, #4]
 80020c4:	9f01      	ldr	r7, [sp, #4]
 80020c6:	4557      	cmp	r7, sl
 80020c8:	d10d      	bne.n	80020e6 <arm_mat_gemm_f32+0xb2>
 80020ca:	fa4f f789 	sxtb.w	r7, r9
 80020ce:	2f00      	cmp	r7, #0
 80020d0:	bf0c      	ite	eq
 80020d2:	4683      	moveq	fp, r0
 80020d4:	46a3      	movne	fp, r4
 80020d6:	f1be 0f00 	cmp.w	lr, #0
 80020da:	bf0c      	ite	eq
 80020dc:	460f      	moveq	r7, r1
 80020de:	4617      	movne	r7, r2
 80020e0:	45bb      	cmp	fp, r7
 80020e2:	f000 808d 	beq.w	8002200 <arm_mat_gemm_f32+0x1cc>
 80020e6:	fb0a f30c 	mul.w	r3, sl, ip
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	f06f 0002 	mvn.w	r0, #2
 80020f0:	f340 8083 	ble.w	80021fa <arm_mat_gemm_f32+0x1c6>
 80020f4:	1c6d      	adds	r5, r5, #1
 80020f6:	2100      	movs	r1, #0
 80020f8:	b2aa      	uxth	r2, r5
 80020fa:	6031      	str	r1, [r6, #0]
 80020fc:	429a      	cmp	r2, r3
 80020fe:	bfbf      	itttt	lt
 8002100:	6071      	strlt	r1, [r6, #4]
 8002102:	1c6d      	addlt	r5, r5, #1
 8002104:	b2aa      	uxthlt	r2, r5
 8002106:	429a      	cmplt	r2, r3
 8002108:	da77      	bge.n	80021fa <arm_mat_gemm_f32+0x1c6>
 800210a:	1c6d      	adds	r5, r5, #1
 800210c:	b2aa      	uxth	r2, r5
 800210e:	429a      	cmp	r2, r3
 8002110:	60b1      	str	r1, [r6, #8]
 8002112:	da72      	bge.n	80021fa <arm_mat_gemm_f32+0x1c6>
 8002114:	60f1      	str	r1, [r6, #12]
 8002116:	1c6d      	adds	r5, r5, #1
 8002118:	3610      	adds	r6, #16
 800211a:	b2aa      	uxth	r2, r5
 800211c:	429a      	cmp	r2, r3
 800211e:	dbe9      	blt.n	80020f4 <arm_mat_gemm_f32+0xc0>
 8002120:	b00a      	add	sp, #40	; 0x28
 8002122:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002126:	9d06      	ldr	r5, [sp, #24]
 8002128:	0097      	lsls	r7, r2, #2
 800212a:	9708      	str	r7, [sp, #32]
 800212c:	0087      	lsls	r7, r0, #2
 800212e:	9707      	str	r7, [sp, #28]
 8002130:	f8cd c00c 	str.w	ip, [sp, #12]
 8002134:	f8ad 4008 	strh.w	r4, [sp, #8]
 8002138:	ea4f 0408 	mov.w	r4, r8
 800213c:	f8dd c014 	ldr.w	ip, [sp, #20]
 8002140:	fa4f f789 	sxtb.w	r7, r9
 8002144:	2f00      	cmp	r7, #0
 8002146:	bf0c      	ite	eq
 8002148:	4682      	moveq	sl, r0
 800214a:	f8bd a008 	ldrhne.w	sl, [sp, #8]
 800214e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8002152:	f1ba 0f00 	cmp.w	sl, #0
 8002156:	ed9f 1ab4 	vldr	s2, [pc, #720]	; 8002428 <.text_21>
 800215a:	d018      	beq.n	800218e <arm_mat_gemm_f32+0x15a>
 800215c:	fa4f f789 	sxtb.w	r7, r9
 8002160:	2f00      	cmp	r7, #0
 8002162:	bf0c      	ite	eq
 8002164:	2704      	moveq	r7, #4
 8002166:	9f07      	ldrne	r7, [sp, #28]
 8002168:	f1be 0f00 	cmp.w	lr, #0
 800216c:	f1aa 0a01 	sub.w	sl, sl, #1
 8002170:	edd8 1a00 	vldr	s3, [r8]
 8002174:	ed95 2a00 	vldr	s4, [r5]
 8002178:	44b8      	add	r8, r7
 800217a:	bf0c      	ite	eq
 800217c:	9f08      	ldreq	r7, [sp, #32]
 800217e:	2704      	movne	r7, #4
 8002180:	19ed      	adds	r5, r5, r7
 8002182:	fa1f f78a 	uxth.w	r7, sl
 8002186:	2f00      	cmp	r7, #0
 8002188:	ee01 1a82 	vmla.f32	s2, s3, s4
 800218c:	d1e6      	bne.n	800215c <arm_mat_gemm_f32+0x128>
 800218e:	ee20 1a01 	vmul.f32	s2, s0, s2
 8002192:	eddb 1a00 	vldr	s3, [fp]
 8002196:	ee00 1aa1 	vmla.f32	s2, s1, s3
 800219a:	ed86 1a00 	vstr	s2, [r6]
 800219e:	1d36      	adds	r6, r6, #4
 80021a0:	1e64      	subs	r4, r4, #1
 80021a2:	b2a4      	uxth	r4, r4
 80021a4:	f1be 0f00 	cmp.w	lr, #0
 80021a8:	bf0e      	itee	eq
 80021aa:	1b15      	subeq	r5, r2, r4
 80021ac:	1b0d      	subne	r5, r1, r4
 80021ae:	4355      	mulne	r5, r2
 80021b0:	2c00      	cmp	r4, #0
 80021b2:	449b      	add	fp, r3
 80021b4:	eb0c 0585 	add.w	r5, ip, r5, lsl #2
 80021b8:	d1c2      	bne.n	8002140 <arm_mat_gemm_f32+0x10c>
 80021ba:	f8bd 6002 	ldrh.w	r6, [sp, #2]
 80021be:	9d03      	ldr	r5, [sp, #12]
 80021c0:	f8bd 4008 	ldrh.w	r4, [sp, #8]
 80021c4:	f8cd c014 	str.w	ip, [sp, #20]
 80021c8:	9f01      	ldr	r7, [sp, #4]
 80021ca:	443e      	add	r6, r7
 80021cc:	f8ad 6002 	strh.w	r6, [sp, #2]
 80021d0:	fa4f f689 	sxtb.w	r6, r9
 80021d4:	2e00      	cmp	r6, #0
 80021d6:	bf0c      	ite	eq
 80021d8:	ea4f 0c80 	moveq.w	ip, r0, lsl #2
 80021dc:	f04f 0c04 	movne.w	ip, #4
 80021e0:	44ac      	add	ip, r5
 80021e2:	9d04      	ldr	r5, [sp, #16]
 80021e4:	f8bd 6000 	ldrh.w	r6, [sp]
 80021e8:	eb0b 0b85 	add.w	fp, fp, r5, lsl #2
 80021ec:	1e75      	subs	r5, r6, #1
 80021ee:	f8ad 5000 	strh.w	r5, [sp]
 80021f2:	f8bd 5000 	ldrh.w	r5, [sp]
 80021f6:	b965      	cbnz	r5, 8002212 <arm_mat_gemm_f32+0x1de>
 80021f8:	2000      	movs	r0, #0
 80021fa:	b00a      	add	sp, #40	; 0x28
 80021fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002200:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8002204:	f8dd b000 	ldr.w	fp, [sp]
 8002208:	9609      	str	r6, [sp, #36]	; 0x24
 800220a:	f8ad 5002 	strh.w	r5, [sp, #2]
 800220e:	f8ad 8000 	strh.w	r8, [sp]
 8002212:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8002214:	f8bd 5002 	ldrh.w	r5, [sp, #2]
 8002218:	f1be 0f00 	cmp.w	lr, #0
 800221c:	eb07 0685 	add.w	r6, r7, r5, lsl #2
 8002220:	bf0c      	ite	eq
 8002222:	4690      	moveq	r8, r2
 8002224:	4688      	movne	r8, r1
 8002226:	e77e      	b.n	8002126 <arm_mat_gemm_f32+0xf2>

08002228 <forward_gemm>:
 8002228:	b5f0      	push	{r4, r5, r6, r7, lr}
 800222a:	4604      	mov	r4, r0
 800222c:	b08b      	sub	sp, #44	; 0x2c
 800222e:	6960      	ldr	r0, [r4, #20]
 8002230:	6800      	ldr	r0, [r0, #0]
 8002232:	6801      	ldr	r1, [r0, #0]
 8002234:	68c3      	ldr	r3, [r0, #12]
 8002236:	8902      	ldrh	r2, [r0, #8]
 8002238:	2600      	movs	r6, #0
 800223a:	2700      	movs	r7, #0
 800223c:	680d      	ldr	r5, [r1, #0]
 800223e:	f8d3 c000 	ldr.w	ip, [r3]
 8002242:	2a03      	cmp	r2, #3
 8002244:	d102      	bne.n	800224c <forward_gemm+0x24>
 8002246:	684e      	ldr	r6, [r1, #4]
 8002248:	688f      	ldr	r7, [r1, #8]
 800224a:	e00a      	b.n	8002262 <forward_gemm+0x3a>
 800224c:	2a02      	cmp	r2, #2
 800224e:	d103      	bne.n	8002258 <forward_gemm+0x30>
 8002250:	6980      	ldr	r0, [r0, #24]
 8002252:	684e      	ldr	r6, [r1, #4]
 8002254:	6807      	ldr	r7, [r0, #0]
 8002256:	e004      	b.n	8002262 <forward_gemm+0x3a>
 8002258:	2a01      	cmp	r2, #1
 800225a:	d102      	bne.n	8002262 <forward_gemm+0x3a>
 800225c:	6980      	ldr	r0, [r0, #24]
 800225e:	6806      	ldr	r6, [r0, #0]
 8002260:	6847      	ldr	r7, [r0, #4]
 8002262:	f8dc 0000 	ldr.w	r0, [ip]
 8002266:	f8dc 2008 	ldr.w	r2, [ip, #8]
 800226a:	6883      	ldr	r3, [r0, #8]
 800226c:	f8dc 1010 	ldr.w	r1, [ip, #16]
 8002270:	b292      	uxth	r2, r2
 8002272:	b289      	uxth	r1, r1
 8002274:	a808      	add	r0, sp, #32
 8002276:	f002 fbc9 	bl	8004a0c <arm_mat_init_f32>
 800227a:	6829      	ldr	r1, [r5, #0]
 800227c:	688b      	ldr	r3, [r1, #8]
 800227e:	68aa      	ldr	r2, [r5, #8]
 8002280:	6929      	ldr	r1, [r5, #16]
 8002282:	b292      	uxth	r2, r2
 8002284:	b289      	uxth	r1, r1
 8002286:	a806      	add	r0, sp, #24
 8002288:	f002 fbc0 	bl	8004a0c <arm_mat_init_f32>
 800228c:	6830      	ldr	r0, [r6, #0]
 800228e:	68b2      	ldr	r2, [r6, #8]
 8002290:	6883      	ldr	r3, [r0, #8]
 8002292:	6931      	ldr	r1, [r6, #16]
 8002294:	b292      	uxth	r2, r2
 8002296:	b289      	uxth	r1, r1
 8002298:	a804      	add	r0, sp, #16
 800229a:	f002 fbb7 	bl	8004a0c <arm_mat_init_f32>
 800229e:	6838      	ldr	r0, [r7, #0]
 80022a0:	68ba      	ldr	r2, [r7, #8]
 80022a2:	6883      	ldr	r3, [r0, #8]
 80022a4:	6939      	ldr	r1, [r7, #16]
 80022a6:	b292      	uxth	r2, r2
 80022a8:	b289      	uxth	r1, r1
 80022aa:	a802      	add	r0, sp, #8
 80022ac:	f002 fbae 	bl	8004a0c <arm_mat_init_f32>
 80022b0:	a808      	add	r0, sp, #32
 80022b2:	9001      	str	r0, [sp, #4]
 80022b4:	aa02      	add	r2, sp, #8
 80022b6:	f994 1021 	ldrsb.w	r1, [r4, #33]	; 0x21
 80022ba:	9100      	str	r1, [sp, #0]
 80022bc:	a904      	add	r1, sp, #16
 80022be:	f994 3020 	ldrsb.w	r3, [r4, #32]
 80022c2:	edd4 0a07 	vldr	s1, [r4, #28]
 80022c6:	ed94 0a06 	vldr	s0, [r4, #24]
 80022ca:	a806      	add	r0, sp, #24
 80022cc:	f7ff feb2 	bl	8002034 <arm_mat_gemm_f32>
 80022d0:	b00b      	add	sp, #44	; 0x2c
 80022d2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080022d4 <forward_matmul>:
 80022d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80022d8:	b08b      	sub	sp, #44	; 0x2c
 80022da:	6940      	ldr	r0, [r0, #20]
 80022dc:	6801      	ldr	r1, [r0, #0]
 80022de:	680a      	ldr	r2, [r1, #0]
 80022e0:	6810      	ldr	r0, [r2, #0]
 80022e2:	6857      	ldr	r7, [r2, #4]
 80022e4:	68ca      	ldr	r2, [r1, #12]
 80022e6:	6814      	ldr	r4, [r2, #0]
 80022e8:	b90f      	cbnz	r7, 80022ee <forward_matmul+0x1a>
 80022ea:	6989      	ldr	r1, [r1, #24]
 80022ec:	680f      	ldr	r7, [r1, #0]
 80022ee:	68a2      	ldr	r2, [r4, #8]
 80022f0:	f8d0 e004 	ldr.w	lr, [r0, #4]
 80022f4:	687d      	ldr	r5, [r7, #4]
 80022f6:	f8d4 c004 	ldr.w	ip, [r4, #4]
 80022fa:	68c1      	ldr	r1, [r0, #12]
 80022fc:	f8d7 800c 	ldr.w	r8, [r7, #12]
 8002300:	f8d4 b00c 	ldr.w	fp, [r4, #12]
 8002304:	6923      	ldr	r3, [r4, #16]
 8002306:	9306      	str	r3, [sp, #24]
 8002308:	fb01 fa0e 	mul.w	sl, r1, lr
 800230c:	6824      	ldr	r4, [r4, #0]
 800230e:	68a3      	ldr	r3, [r4, #8]
 8002310:	6904      	ldr	r4, [r0, #16]
 8002312:	434c      	muls	r4, r1
 8002314:	fb0e f404 	mul.w	r4, lr, r4
 8002318:	940a      	str	r4, [sp, #40]	; 0x28
 800231a:	693e      	ldr	r6, [r7, #16]
 800231c:	fb08 f606 	mul.w	r6, r8, r6
 8002320:	436e      	muls	r6, r5
 8002322:	2a00      	cmp	r2, #0
 8002324:	9609      	str	r6, [sp, #36]	; 0x24
 8002326:	fb08 f805 	mul.w	r8, r8, r5
 800232a:	d079      	beq.n	8002420 <forward_matmul+0x14c>
 800232c:	2400      	movs	r4, #0
 800232e:	46a1      	mov	r9, r4
 8002330:	9202      	str	r2, [sp, #8]
 8002332:	9a06      	ldr	r2, [sp, #24]
 8002334:	2a00      	cmp	r2, #0
 8002336:	d069      	beq.n	800240c <forward_matmul+0x138>
 8002338:	2600      	movs	r6, #0
 800233a:	9600      	str	r6, [sp, #0]
 800233c:	f8cd a014 	str.w	sl, [sp, #20]
 8002340:	f8cd b00c 	str.w	fp, [sp, #12]
 8002344:	9a06      	ldr	r2, [sp, #24]
 8002346:	f8dd a000 	ldr.w	sl, [sp]
 800234a:	9201      	str	r2, [sp, #4]
 800234c:	9a03      	ldr	r2, [sp, #12]
 800234e:	2a00      	cmp	r2, #0
 8002350:	d052      	beq.n	80023f8 <forward_matmul+0x124>
 8002352:	9507      	str	r5, [sp, #28]
 8002354:	f04f 0b00 	mov.w	fp, #0
 8002358:	f8cd c010 	str.w	ip, [sp, #16]
 800235c:	9200      	str	r2, [sp, #0]
 800235e:	9a04      	ldr	r2, [sp, #16]
 8002360:	2a00      	cmp	r2, #0
 8002362:	d03f      	beq.n	80023e4 <forward_matmul+0x110>
 8002364:	f04f 0c00 	mov.w	ip, #0
 8002368:	9008      	str	r0, [sp, #32]
 800236a:	9808      	ldr	r0, [sp, #32]
 800236c:	6805      	ldr	r5, [r0, #0]
 800236e:	6838      	ldr	r0, [r7, #0]
 8002370:	68ae      	ldr	r6, [r5, #8]
 8002372:	6880      	ldr	r0, [r0, #8]
 8002374:	1936      	adds	r6, r6, r4
 8002376:	4456      	add	r6, sl
 8002378:	4448      	add	r0, r9
 800237a:	eb06 050c 	add.w	r5, r6, ip
 800237e:	4458      	add	r0, fp
 8002380:	eb00 060c 	add.w	r6, r0, ip
 8002384:	ed9f 0a28 	vldr	s0, [pc, #160]	; 8002428 <.text_21>
 8002388:	b321      	cbz	r1, 80023d4 <forward_matmul+0x100>
 800238a:	07c8      	lsls	r0, r1, #31
 800238c:	d509      	bpl.n	80023a2 <forward_matmul+0xce>
 800238e:	edd5 0a00 	vldr	s1, [r5]
 8002392:	ed96 1a00 	vldr	s2, [r6]
 8002396:	ee00 0a81 	vmla.f32	s0, s1, s2
 800239a:	eb05 058e 	add.w	r5, r5, lr, lsl #2
 800239e:	eb06 0688 	add.w	r6, r6, r8, lsl #2
 80023a2:	0848      	lsrs	r0, r1, #1
 80023a4:	f000 8016 	beq.w	80023d4 <forward_matmul+0x100>
 80023a8:	edd5 0a00 	vldr	s1, [r5]
 80023ac:	ed96 1a00 	vldr	s2, [r6]
 80023b0:	eb05 058e 	add.w	r5, r5, lr, lsl #2
 80023b4:	eb06 0688 	add.w	r6, r6, r8, lsl #2
 80023b8:	ee00 0a81 	vmla.f32	s0, s1, s2
 80023bc:	edd5 0a00 	vldr	s1, [r5]
 80023c0:	ed96 1a00 	vldr	s2, [r6]
 80023c4:	1e40      	subs	r0, r0, #1
 80023c6:	ee00 0a81 	vmla.f32	s0, s1, s2
 80023ca:	eb05 058e 	add.w	r5, r5, lr, lsl #2
 80023ce:	eb06 0688 	add.w	r6, r6, r8, lsl #2
 80023d2:	d1e9      	bne.n	80023a8 <forward_matmul+0xd4>
 80023d4:	ed83 0a00 	vstr	s0, [r3]
 80023d8:	1d1b      	adds	r3, r3, #4
 80023da:	1e52      	subs	r2, r2, #1
 80023dc:	f10c 0c04 	add.w	ip, ip, #4
 80023e0:	d1c3      	bne.n	800236a <forward_matmul+0x96>
 80023e2:	9808      	ldr	r0, [sp, #32]
 80023e4:	9d00      	ldr	r5, [sp, #0]
 80023e6:	9a07      	ldr	r2, [sp, #28]
 80023e8:	1e6d      	subs	r5, r5, #1
 80023ea:	eb0b 0b82 	add.w	fp, fp, r2, lsl #2
 80023ee:	9500      	str	r5, [sp, #0]
 80023f0:	d1b5      	bne.n	800235e <forward_matmul+0x8a>
 80023f2:	4615      	mov	r5, r2
 80023f4:	f8dd c010 	ldr.w	ip, [sp, #16]
 80023f8:	9e01      	ldr	r6, [sp, #4]
 80023fa:	9a05      	ldr	r2, [sp, #20]
 80023fc:	1e76      	subs	r6, r6, #1
 80023fe:	eb0a 0a82 	add.w	sl, sl, r2, lsl #2
 8002402:	9601      	str	r6, [sp, #4]
 8002404:	d1a2      	bne.n	800234c <forward_matmul+0x78>
 8002406:	4692      	mov	sl, r2
 8002408:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800240c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800240e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8002410:	eb09 0982 	add.w	r9, r9, r2, lsl #2
 8002414:	9a02      	ldr	r2, [sp, #8]
 8002416:	1e52      	subs	r2, r2, #1
 8002418:	eb04 0486 	add.w	r4, r4, r6, lsl #2
 800241c:	9202      	str	r2, [sp, #8]
 800241e:	d188      	bne.n	8002332 <forward_matmul+0x5e>
 8002420:	b00b      	add	sp, #44	; 0x2c
 8002422:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08002428 <.text_21>:
 8002428:	00000000 	.word	0x00000000

0800242c <.text_22>:
 800242c:	0800138d 	.word	0x0800138d

08002430 <nl_func_sm_channel_f32>:
 8002430:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002434:	460f      	mov	r7, r1
 8002436:	4614      	mov	r4, r2
 8002438:	ed2d 8b02 	vpush	{d8}
 800243c:	2c02      	cmp	r4, #2
 800243e:	4606      	mov	r6, r0
 8002440:	ed97 8a00 	vldr	s16, [r7]
 8002444:	eddf 8ac5 	vldr	s17, [pc, #788]	; 800275c <.text_12>
 8002448:	d33d      	bcc.n	80024c6 <nl_func_sm_channel_f32+0x96>
 800244a:	1e61      	subs	r1, r4, #1
 800244c:	1d3a      	adds	r2, r7, #4
 800244e:	f011 0003 	ands.w	r0, r1, #3
 8002452:	d00c      	beq.n	800246e <nl_func_sm_channel_f32+0x3e>
 8002454:	ed92 0a00 	vldr	s0, [r2]
 8002458:	eeb4 0a48 	vcmp.f32	s0, s16
 800245c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002460:	bf58      	it	pl
 8002462:	eeb0 8a40 	vmovpl.f32	s16, s0
 8002466:	1e40      	subs	r0, r0, #1
 8002468:	f102 0204 	add.w	r2, r2, #4
 800246c:	d1f2      	bne.n	8002454 <nl_func_sm_channel_f32+0x24>
 800246e:	0889      	lsrs	r1, r1, #2
 8002470:	f000 802b 	beq.w	80024ca <nl_func_sm_channel_f32+0x9a>
 8002474:	ed92 0a00 	vldr	s0, [r2]
 8002478:	eeb4 0a48 	vcmp.f32	s0, s16
 800247c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002480:	bf58      	it	pl
 8002482:	eeb0 8a40 	vmovpl.f32	s16, s0
 8002486:	ed92 0a01 	vldr	s0, [r2, #4]
 800248a:	eeb4 0a48 	vcmp.f32	s0, s16
 800248e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002492:	bf58      	it	pl
 8002494:	eeb0 8a40 	vmovpl.f32	s16, s0
 8002498:	ed92 0a02 	vldr	s0, [r2, #8]
 800249c:	eeb4 0a48 	vcmp.f32	s0, s16
 80024a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024a4:	bf58      	it	pl
 80024a6:	eeb0 8a40 	vmovpl.f32	s16, s0
 80024aa:	ed92 0a03 	vldr	s0, [r2, #12]
 80024ae:	eeb4 0a48 	vcmp.f32	s0, s16
 80024b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024b6:	bf58      	it	pl
 80024b8:	eeb0 8a40 	vmovpl.f32	s16, s0
 80024bc:	1e49      	subs	r1, r1, #1
 80024be:	f102 0210 	add.w	r2, r2, #16
 80024c2:	d1d7      	bne.n	8002474 <nl_func_sm_channel_f32+0x44>
 80024c4:	e001      	b.n	80024ca <nl_func_sm_channel_f32+0x9a>
 80024c6:	2c00      	cmp	r4, #0
 80024c8:	d040      	beq.n	800254c <nl_func_sm_channel_f32+0x11c>
 80024ca:	46b0      	mov	r8, r6
 80024cc:	ea4f 0504 	mov.w	r5, r4
 80024d0:	ed97 0a00 	vldr	s0, [r7]
 80024d4:	ee30 0a48 	vsub.f32	s0, s0, s16
 80024d8:	f006 fcc4 	bl	8008e64 <expf>
 80024dc:	1d3f      	adds	r7, r7, #4
 80024de:	ed88 0a00 	vstr	s0, [r8]
 80024e2:	1e6d      	subs	r5, r5, #1
 80024e4:	ee78 8a80 	vadd.f32	s17, s17, s0
 80024e8:	f108 0804 	add.w	r8, r8, #4
 80024ec:	d1f0      	bne.n	80024d0 <nl_func_sm_channel_f32+0xa0>
 80024ee:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80024f2:	f014 0003 	ands.w	r0, r4, #3
 80024f6:	ee80 0a28 	vdiv.f32	s0, s0, s17
 80024fa:	d009      	beq.n	8002510 <nl_func_sm_channel_f32+0xe0>
 80024fc:	edd6 0a00 	vldr	s1, [r6]
 8002500:	ee60 0a80 	vmul.f32	s1, s1, s0
 8002504:	edc6 0a00 	vstr	s1, [r6]
 8002508:	1e40      	subs	r0, r0, #1
 800250a:	f106 0604 	add.w	r6, r6, #4
 800250e:	d1f5      	bne.n	80024fc <nl_func_sm_channel_f32+0xcc>
 8002510:	08a4      	lsrs	r4, r4, #2
 8002512:	d01b      	beq.n	800254c <nl_func_sm_channel_f32+0x11c>
 8002514:	edd6 0a00 	vldr	s1, [r6]
 8002518:	ee60 0a80 	vmul.f32	s1, s1, s0
 800251c:	edc6 0a00 	vstr	s1, [r6]
 8002520:	1e64      	subs	r4, r4, #1
 8002522:	ed96 1a01 	vldr	s2, [r6, #4]
 8002526:	edd6 0a02 	vldr	s1, [r6, #8]
 800252a:	ee21 1a00 	vmul.f32	s2, s2, s0
 800252e:	ed86 1a01 	vstr	s2, [r6, #4]
 8002532:	ee60 0a80 	vmul.f32	s1, s1, s0
 8002536:	ed96 1a03 	vldr	s2, [r6, #12]
 800253a:	edc6 0a02 	vstr	s1, [r6, #8]
 800253e:	ee21 1a00 	vmul.f32	s2, s2, s0
 8002542:	ed86 1a03 	vstr	s2, [r6, #12]
 8002546:	f106 0610 	add.w	r6, r6, #16
 800254a:	d1e3      	bne.n	8002514 <nl_func_sm_channel_f32+0xe4>
 800254c:	ecbd 8b02 	vpop	{d8}
 8002550:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002554 <nl_func_sm_array_f32>:
 8002554:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002558:	b081      	sub	sp, #4
 800255a:	460c      	mov	r4, r1
 800255c:	9f08      	ldr	r7, [sp, #32]
 800255e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8002560:	00bf      	lsls	r7, r7, #2
 8002562:	427f      	negs	r7, r7
 8002564:	eb04 0182 	add.w	r1, r4, r2, lsl #2
 8002568:	19cd      	adds	r5, r1, r7
 800256a:	00b6      	lsls	r6, r6, #2
 800256c:	4276      	negs	r6, r6
 800256e:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8002572:	42a5      	cmp	r5, r4
 8002574:	4698      	mov	r8, r3
 8002576:	eb00 0906 	add.w	r9, r0, r6
 800257a:	d309      	bcc.n	8002590 <nl_func_sm_array_f32+0x3c>
 800257c:	2300      	movs	r3, #0
 800257e:	4642      	mov	r2, r8
 8002580:	4629      	mov	r1, r5
 8002582:	4648      	mov	r0, r9
 8002584:	f7ff ff54 	bl	8002430 <nl_func_sm_channel_f32>
 8002588:	19ed      	adds	r5, r5, r7
 800258a:	42a5      	cmp	r5, r4
 800258c:	44b1      	add	r9, r6
 800258e:	d2f5      	bcs.n	800257c <nl_func_sm_array_f32+0x28>
 8002590:	b001      	add	sp, #4
 8002592:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

08002598 <nl_func_tanh_array_f32>:
 8002598:	b570      	push	{r4, r5, r6, lr}
 800259a:	460c      	mov	r4, r1
 800259c:	eb04 0182 	add.w	r1, r4, r2, lsl #2
 80025a0:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 80025a4:	1f0d      	subs	r5, r1, #4
 80025a6:	1f06      	subs	r6, r0, #4
 80025a8:	42a5      	cmp	r5, r4
 80025aa:	d309      	bcc.n	80025c0 <nl_func_tanh_array_f32+0x28>
 80025ac:	ed95 0a00 	vldr	s0, [r5]
 80025b0:	f006 fc06 	bl	8008dc0 <tanhf>
 80025b4:	ed86 0a00 	vstr	s0, [r6]
 80025b8:	1f2d      	subs	r5, r5, #4
 80025ba:	1f36      	subs	r6, r6, #4
 80025bc:	42a5      	cmp	r5, r4
 80025be:	d2f5      	bcs.n	80025ac <nl_func_tanh_array_f32+0x14>
 80025c0:	bd70      	pop	{r4, r5, r6, pc}
	...

080025c4 <nl_func_sigmoid_array_f32>:
 80025c4:	b570      	push	{r4, r5, r6, lr}
 80025c6:	460c      	mov	r4, r1
 80025c8:	eb04 0182 	add.w	r1, r4, r2, lsl #2
 80025cc:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 80025d0:	1f0d      	subs	r5, r1, #4
 80025d2:	1f06      	subs	r6, r0, #4
 80025d4:	42a5      	cmp	r5, r4
 80025d6:	d313      	bcc.n	8002600 <nl_func_sigmoid_array_f32+0x3c>
 80025d8:	ed95 0a00 	vldr	s0, [r5]
 80025dc:	eeb1 0a40 	vneg.f32	s0, s0
 80025e0:	f006 fc40 	bl	8008e64 <expf>
 80025e4:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80025e8:	ee70 0a20 	vadd.f32	s1, s0, s1
 80025ec:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80025f0:	ee80 0a20 	vdiv.f32	s0, s0, s1
 80025f4:	ed86 0a00 	vstr	s0, [r6]
 80025f8:	1f2d      	subs	r5, r5, #4
 80025fa:	1f36      	subs	r6, r6, #4
 80025fc:	42a5      	cmp	r5, r4
 80025fe:	d2eb      	bcs.n	80025d8 <nl_func_sigmoid_array_f32+0x14>
 8002600:	bd70      	pop	{r4, r5, r6, pc}
	...

08002604 <nl_func_hard_sigmoid_array_f32>:
 8002604:	eb01 0382 	add.w	r3, r1, r2, lsl #2
 8002608:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 800260c:	1f1b      	subs	r3, r3, #4
 800260e:	1f00      	subs	r0, r0, #4
 8002610:	428b      	cmp	r3, r1
 8002612:	d321      	bcc.n	8002658 <nl_func_hard_sigmoid_array_f32+0x54>
 8002614:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8002618:	eddf 0aa6 	vldr	s1, [pc, #664]	; 80028b4 <.text_16>
 800261c:	edd3 1a00 	vldr	s3, [r3]
 8002620:	ed9f 2aa5 	vldr	s4, [pc, #660]	; 80028b8 <.text_17>
 8002624:	eeb6 1a00 	vmov.f32	s2, #96	; 0x3f000000  0.5
 8002628:	ee01 1a82 	vmla.f32	s2, s3, s4
 800262c:	eeb4 1a60 	vcmp.f32	s2, s1
 8002630:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002634:	da08      	bge.n	8002648 <nl_func_hard_sigmoid_array_f32+0x44>
 8002636:	eeb5 1a40 	vcmp.f32	s2, #0.0
 800263a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800263e:	d505      	bpl.n	800264c <nl_func_hard_sigmoid_array_f32+0x48>
 8002640:	ed9f 1a46 	vldr	s2, [pc, #280]	; 800275c <.text_12>
 8002644:	e002      	b.n	800264c <nl_func_hard_sigmoid_array_f32+0x48>
 8002646:	bf00      	nop
 8002648:	eeb0 1a40 	vmov.f32	s2, s0
 800264c:	ed80 1a00 	vstr	s2, [r0]
 8002650:	1f1b      	subs	r3, r3, #4
 8002652:	1f00      	subs	r0, r0, #4
 8002654:	428b      	cmp	r3, r1
 8002656:	d2e1      	bcs.n	800261c <nl_func_hard_sigmoid_array_f32+0x18>
 8002658:	4770      	bx	lr
	...

0800265c <nl_func_exp_array_f32>:
 800265c:	b570      	push	{r4, r5, r6, lr}
 800265e:	460c      	mov	r4, r1
 8002660:	eb04 0182 	add.w	r1, r4, r2, lsl #2
 8002664:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8002668:	1f0d      	subs	r5, r1, #4
 800266a:	1f06      	subs	r6, r0, #4
 800266c:	42a5      	cmp	r5, r4
 800266e:	d309      	bcc.n	8002684 <nl_func_exp_array_f32+0x28>
 8002670:	ed95 0a00 	vldr	s0, [r5]
 8002674:	f006 fbf6 	bl	8008e64 <expf>
 8002678:	ed86 0a00 	vstr	s0, [r6]
 800267c:	1f2d      	subs	r5, r5, #4
 800267e:	1f36      	subs	r6, r6, #4
 8002680:	42a5      	cmp	r5, r4
 8002682:	d2f5      	bcs.n	8002670 <nl_func_exp_array_f32+0x14>
 8002684:	bd70      	pop	{r4, r5, r6, pc}
	...

08002688 <nl_func_sqrt_array_f32>:
 8002688:	b570      	push	{r4, r5, r6, lr}
 800268a:	460c      	mov	r4, r1
 800268c:	eb04 0182 	add.w	r1, r4, r2, lsl #2
 8002690:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8002694:	1f0d      	subs	r5, r1, #4
 8002696:	1f06      	subs	r6, r0, #4
 8002698:	42a5      	cmp	r5, r4
 800269a:	d309      	bcc.n	80026b0 <nl_func_sqrt_array_f32+0x28>
 800269c:	ed95 0a00 	vldr	s0, [r5]
 80026a0:	f001 f9a8 	bl	80039f4 <ai_math_sqrt>
 80026a4:	ed86 0a00 	vstr	s0, [r6]
 80026a8:	1f2d      	subs	r5, r5, #4
 80026aa:	1f36      	subs	r6, r6, #4
 80026ac:	42a5      	cmp	r5, r4
 80026ae:	d2f5      	bcs.n	800269c <nl_func_sqrt_array_f32+0x14>
 80026b0:	bd70      	pop	{r4, r5, r6, pc}
	...

080026b4 <nl_func_soft_plus_array_f32>:
 80026b4:	b570      	push	{r4, r5, r6, lr}
 80026b6:	460c      	mov	r4, r1
 80026b8:	eb04 0182 	add.w	r1, r4, r2, lsl #2
 80026bc:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 80026c0:	1f0d      	subs	r5, r1, #4
 80026c2:	1f06      	subs	r6, r0, #4
 80026c4:	42a5      	cmp	r5, r4
 80026c6:	d30f      	bcc.n	80026e8 <nl_func_soft_plus_array_f32+0x34>
 80026c8:	ed95 0a00 	vldr	s0, [r5]
 80026cc:	f006 fbca 	bl	8008e64 <expf>
 80026d0:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80026d4:	ee30 0a20 	vadd.f32	s0, s0, s1
 80026d8:	f006 fc3e 	bl	8008f58 <logf>
 80026dc:	ed86 0a00 	vstr	s0, [r6]
 80026e0:	1f2d      	subs	r5, r5, #4
 80026e2:	1f36      	subs	r6, r6, #4
 80026e4:	42a5      	cmp	r5, r4
 80026e6:	d2ef      	bcs.n	80026c8 <nl_func_soft_plus_array_f32+0x14>
 80026e8:	bd70      	pop	{r4, r5, r6, pc}
	...

080026ec <nl_func_soft_sign_array_f32>:
 80026ec:	eb01 0382 	add.w	r3, r1, r2, lsl #2
 80026f0:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 80026f4:	1f1b      	subs	r3, r3, #4
 80026f6:	1f00      	subs	r0, r0, #4
 80026f8:	428b      	cmp	r3, r1
 80026fa:	d30f      	bcc.n	800271c <nl_func_soft_sign_array_f32+0x30>
 80026fc:	ed93 0a00 	vldr	s0, [r3]
 8002700:	eef0 0ac0 	vabs.f32	s1, s0
 8002704:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 8002708:	ee70 0a81 	vadd.f32	s1, s1, s2
 800270c:	ee80 0a20 	vdiv.f32	s0, s0, s1
 8002710:	ed80 0a00 	vstr	s0, [r0]
 8002714:	1f1b      	subs	r3, r3, #4
 8002716:	1f00      	subs	r0, r0, #4
 8002718:	428b      	cmp	r3, r1
 800271a:	d2ef      	bcs.n	80026fc <nl_func_soft_sign_array_f32+0x10>
 800271c:	4770      	bx	lr
	...

08002720 <nl_func_sign_array_f32>:
 8002720:	eb01 0382 	add.w	r3, r1, r2, lsl #2
 8002724:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8002728:	1f1b      	subs	r3, r3, #4
 800272a:	1f00      	subs	r0, r0, #4
 800272c:	428b      	cmp	r3, r1
 800272e:	d314      	bcc.n	800275a <nl_func_sign_array_f32+0x3a>
 8002730:	f04f 32ff 	mov.w	r2, #4294967295
 8002734:	ed93 0a00 	vldr	s0, [r3]
 8002738:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800273c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002740:	bfcc      	ite	gt
 8002742:	ed9f 0ab9 	vldrgt	s0, [pc, #740]	; 8002a28 <.text_21>
 8002746:	ee00 2a10 	vmovle	s0, r2
 800274a:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 800274e:	ed80 0a00 	vstr	s0, [r0]
 8002752:	1f1b      	subs	r3, r3, #4
 8002754:	1f00      	subs	r0, r0, #4
 8002756:	428b      	cmp	r3, r1
 8002758:	d2ec      	bcs.n	8002734 <nl_func_sign_array_f32+0x14>
 800275a:	4770      	bx	lr

0800275c <.text_12>:
 800275c:	00000000 	.word	0x00000000

08002760 <nl_func_clip_array_f32>:
 8002760:	ed93 0a00 	vldr	s0, [r3]
 8002764:	edd3 0a01 	vldr	s1, [r3, #4]
 8002768:	eb01 0382 	add.w	r3, r1, r2, lsl #2
 800276c:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8002770:	1f1b      	subs	r3, r3, #4
 8002772:	1f00      	subs	r0, r0, #4
 8002774:	428b      	cmp	r3, r1
 8002776:	d315      	bcc.n	80027a4 <nl_func_clip_array_f32+0x44>
 8002778:	ed93 1a00 	vldr	s2, [r3]
 800277c:	eeb4 0a41 	vcmp.f32	s0, s2
 8002780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002784:	bf58      	it	pl
 8002786:	eeb0 1a40 	vmovpl.f32	s2, s0
 800278a:	eeb4 1a60 	vcmp.f32	s2, s1
 800278e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002792:	bf58      	it	pl
 8002794:	eeb0 1a60 	vmovpl.f32	s2, s1
 8002798:	ed80 1a00 	vstr	s2, [r0]
 800279c:	1f1b      	subs	r3, r3, #4
 800279e:	1f00      	subs	r0, r0, #4
 80027a0:	428b      	cmp	r3, r1
 80027a2:	d2e9      	bcs.n	8002778 <nl_func_clip_array_f32+0x18>
 80027a4:	4770      	bx	lr
	...

080027a8 <nl_func_hardmax_array_f32>:
 80027a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80027ac:	6856      	ldr	r6, [r2, #4]
 80027ae:	68d4      	ldr	r4, [r2, #12]
 80027b0:	4688      	mov	r8, r1
 80027b2:	4374      	muls	r4, r6
 80027b4:	4605      	mov	r5, r0
 80027b6:	00a1      	lsls	r1, r4, #2
 80027b8:	f004 fa33 	bl	8006c22 <__aeabi_memclr>
 80027bc:	2200      	movs	r2, #0
 80027be:	2c00      	cmp	r4, #0
 80027c0:	4643      	mov	r3, r8
 80027c2:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80027c6:	d05a      	beq.n	800287e <nl_func_hardmax_array_f32+0xd6>
 80027c8:	f102 0c01 	add.w	ip, r2, #1
 80027cc:	eb06 0e02 	add.w	lr, r6, r2
 80027d0:	45f4      	cmp	ip, lr
 80027d2:	edd3 0a00 	vldr	s1, [r3]
 80027d6:	d249      	bcs.n	800286c <nl_func_hardmax_array_f32+0xc4>
 80027d8:	1e71      	subs	r1, r6, #1
 80027da:	f011 0003 	ands.w	r0, r1, #3
 80027de:	eb08 078c 	add.w	r7, r8, ip, lsl #2
 80027e2:	d00f      	beq.n	8002804 <nl_func_hardmax_array_f32+0x5c>
 80027e4:	ed97 1a00 	vldr	s2, [r7]
 80027e8:	eef4 0a41 	vcmp.f32	s1, s2
 80027ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027f0:	bf44      	itt	mi
 80027f2:	eef0 0a41 	vmovmi.f32	s1, s2
 80027f6:	4662      	movmi	r2, ip
 80027f8:	1e40      	subs	r0, r0, #1
 80027fa:	f10c 0c01 	add.w	ip, ip, #1
 80027fe:	f107 0704 	add.w	r7, r7, #4
 8002802:	d1ef      	bne.n	80027e4 <nl_func_hardmax_array_f32+0x3c>
 8002804:	0889      	lsrs	r1, r1, #2
 8002806:	d031      	beq.n	800286c <nl_func_hardmax_array_f32+0xc4>
 8002808:	ed97 1a00 	vldr	s2, [r7]
 800280c:	eef4 0a41 	vcmp.f32	s1, s2
 8002810:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002814:	bf44      	itt	mi
 8002816:	eef0 0a41 	vmovmi.f32	s1, s2
 800281a:	4662      	movmi	r2, ip
 800281c:	ed97 1a01 	vldr	s2, [r7, #4]
 8002820:	eef4 0a41 	vcmp.f32	s1, s2
 8002824:	f10c 0001 	add.w	r0, ip, #1
 8002828:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800282c:	bf44      	itt	mi
 800282e:	eef0 0a41 	vmovmi.f32	s1, s2
 8002832:	4602      	movmi	r2, r0
 8002834:	ed97 1a02 	vldr	s2, [r7, #8]
 8002838:	1c40      	adds	r0, r0, #1
 800283a:	eef4 0a41 	vcmp.f32	s1, s2
 800283e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002842:	bf44      	itt	mi
 8002844:	eef0 0a41 	vmovmi.f32	s1, s2
 8002848:	4602      	movmi	r2, r0
 800284a:	ed97 1a03 	vldr	s2, [r7, #12]
 800284e:	1c40      	adds	r0, r0, #1
 8002850:	eef4 0a41 	vcmp.f32	s1, s2
 8002854:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002858:	bf44      	itt	mi
 800285a:	eef0 0a41 	vmovmi.f32	s1, s2
 800285e:	4602      	movmi	r2, r0
 8002860:	1e49      	subs	r1, r1, #1
 8002862:	f100 0c01 	add.w	ip, r0, #1
 8002866:	f107 0710 	add.w	r7, r7, #16
 800286a:	d1cd      	bne.n	8002808 <nl_func_hardmax_array_f32+0x60>
 800286c:	eb05 0082 	add.w	r0, r5, r2, lsl #2
 8002870:	4672      	mov	r2, lr
 8002872:	42a2      	cmp	r2, r4
 8002874:	ed80 0a00 	vstr	s0, [r0]
 8002878:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800287c:	d3a4      	bcc.n	80027c8 <nl_func_hardmax_array_f32+0x20>
 800287e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08002884 <nl_func_relu_array_f32>:
 8002884:	eb01 0382 	add.w	r3, r1, r2, lsl #2
 8002888:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 800288c:	1f1b      	subs	r3, r3, #4
 800288e:	1f00      	subs	r0, r0, #4
 8002890:	428b      	cmp	r3, r1
 8002892:	d30e      	bcc.n	80028b2 <nl_func_relu_array_f32+0x2e>
 8002894:	ed93 0a00 	vldr	s0, [r3]
 8002898:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800289c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028a0:	bf48      	it	mi
 80028a2:	ed9f 0ab9 	vldrmi	s0, [pc, #740]	; 8002b88 <.text_25>
 80028a6:	ed80 0a00 	vstr	s0, [r0]
 80028aa:	1f1b      	subs	r3, r3, #4
 80028ac:	1f00      	subs	r0, r0, #4
 80028ae:	428b      	cmp	r3, r1
 80028b0:	d2f0      	bcs.n	8002894 <nl_func_relu_array_f32+0x10>
 80028b2:	4770      	bx	lr

080028b4 <.text_16>:
 80028b4:	3f800001 	.word	0x3f800001

080028b8 <.text_17>:
 80028b8:	3e4ccccd 	.word	0x3e4ccccd

080028bc <nl_func_relu_generic_array_f32>:
 80028bc:	ed93 0a00 	vldr	s0, [r3]
 80028c0:	edd3 0a01 	vldr	s1, [r3, #4]
 80028c4:	ed93 1a02 	vldr	s2, [r3, #8]
 80028c8:	1f00      	subs	r0, r0, #4
 80028ca:	eeb5 1a40 	vcmp.f32	s2, #0.0
 80028ce:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 80028d2:	1f0b      	subs	r3, r1, #4
 80028d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028d8:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 80028dc:	d52a      	bpl.n	8002934 <nl_func_relu_generic_array_f32+0x78>
 80028de:	eef5 0a40 	vcmp.f32	s1, #0.0
 80028e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028e6:	d013      	beq.n	8002910 <nl_func_relu_generic_array_f32+0x54>
 80028e8:	428a      	cmp	r2, r1
 80028ea:	d310      	bcc.n	800290e <nl_func_relu_generic_array_f32+0x52>
 80028ec:	ed92 1a00 	vldr	s2, [r2]
 80028f0:	eeb4 1a40 	vcmp.f32	s2, s0
 80028f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028f8:	bf44      	itt	mi
 80028fa:	ee31 1a40 	vsubmi.f32	s2, s2, s0
 80028fe:	ee21 1a20 	vmulmi.f32	s2, s2, s1
 8002902:	ed80 1a00 	vstr	s2, [r0]
 8002906:	1f12      	subs	r2, r2, #4
 8002908:	1f00      	subs	r0, r0, #4
 800290a:	428a      	cmp	r2, r1
 800290c:	d2ee      	bcs.n	80028ec <nl_func_relu_generic_array_f32+0x30>
 800290e:	4770      	bx	lr
 8002910:	428a      	cmp	r2, r1
 8002912:	d3fc      	bcc.n	800290e <nl_func_relu_generic_array_f32+0x52>
 8002914:	edd2 0a00 	vldr	s1, [r2]
 8002918:	eef4 0a40 	vcmp.f32	s1, s0
 800291c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002920:	bf48      	it	mi
 8002922:	eddf 0a99 	vldrmi	s1, [pc, #612]	; 8002b88 <.text_25>
 8002926:	edc0 0a00 	vstr	s1, [r0]
 800292a:	1f12      	subs	r2, r2, #4
 800292c:	1f00      	subs	r0, r0, #4
 800292e:	428a      	cmp	r2, r1
 8002930:	d2f0      	bcs.n	8002914 <nl_func_relu_generic_array_f32+0x58>
 8002932:	4770      	bx	lr
 8002934:	428a      	cmp	r2, r1
 8002936:	d3ea      	bcc.n	800290e <nl_func_relu_generic_array_f32+0x52>
 8002938:	edd2 1a00 	vldr	s3, [r2]
 800293c:	eef4 1a41 	vcmp.f32	s3, s2
 8002940:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002944:	d50a      	bpl.n	800295c <nl_func_relu_generic_array_f32+0xa0>
 8002946:	eef4 1a40 	vcmp.f32	s3, s0
 800294a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800294e:	d507      	bpl.n	8002960 <nl_func_relu_generic_array_f32+0xa4>
 8002950:	ee71 1ac0 	vsub.f32	s3, s3, s0
 8002954:	ee61 1aa0 	vmul.f32	s3, s3, s1
 8002958:	e002      	b.n	8002960 <nl_func_relu_generic_array_f32+0xa4>
 800295a:	bf00      	nop
 800295c:	eef0 1a41 	vmov.f32	s3, s2
 8002960:	edc0 1a00 	vstr	s3, [r0]
 8002964:	1f12      	subs	r2, r2, #4
 8002966:	1f00      	subs	r0, r0, #4
 8002968:	428a      	cmp	r2, r1
 800296a:	d2e5      	bcs.n	8002938 <nl_func_relu_generic_array_f32+0x7c>
 800296c:	4770      	bx	lr
	...

08002970 <nl_func_relu_thresholded_array_f32>:
 8002970:	ed93 0a00 	vldr	s0, [r3]
 8002974:	eb01 0382 	add.w	r3, r1, r2, lsl #2
 8002978:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 800297c:	1f1b      	subs	r3, r3, #4
 800297e:	1f00      	subs	r0, r0, #4
 8002980:	428b      	cmp	r3, r1
 8002982:	d30e      	bcc.n	80029a2 <nl_func_relu_thresholded_array_f32+0x32>
 8002984:	edd3 0a00 	vldr	s1, [r3]
 8002988:	eef4 0a40 	vcmp.f32	s1, s0
 800298c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002990:	bf48      	it	mi
 8002992:	eddf 0a7d 	vldrmi	s1, [pc, #500]	; 8002b88 <.text_25>
 8002996:	edc0 0a00 	vstr	s1, [r0]
 800299a:	1f1b      	subs	r3, r3, #4
 800299c:	1f00      	subs	r0, r0, #4
 800299e:	428b      	cmp	r3, r1
 80029a0:	d2f0      	bcs.n	8002984 <nl_func_relu_thresholded_array_f32+0x14>
 80029a2:	4770      	bx	lr

080029a4 <nl_func_elu_array_f32>:
 80029a4:	b570      	push	{r4, r5, r6, lr}
 80029a6:	460c      	mov	r4, r1
 80029a8:	eb04 0182 	add.w	r1, r4, r2, lsl #2
 80029ac:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 80029b0:	1f0d      	subs	r5, r1, #4
 80029b2:	1f06      	subs	r6, r0, #4
 80029b4:	ed2d 8b04 	vpush	{d8-d9}
 80029b8:	42a5      	cmp	r5, r4
 80029ba:	ed93 8a00 	vldr	s16, [r3]
 80029be:	d32f      	bcc.n	8002a20 <nl_func_elu_array_f32+0x7c>
 80029c0:	edd5 8a00 	vldr	s17, [r5]
 80029c4:	eef5 8a40 	vcmp.f32	s17, #0.0
 80029c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029cc:	bf4c      	ite	mi
 80029ce:	ed9f 9a6e 	vldrmi	s18, [pc, #440]	; 8002b88 <.text_25>
 80029d2:	eeb0 9a68 	vmovpl.f32	s18, s17
 80029d6:	eeb0 0a68 	vmov.f32	s0, s17
 80029da:	f006 fa43 	bl	8008e64 <expf>
 80029de:	eeff 0a00 	vmov.f32	s1, #240	; 0xbf800000 -1.0
 80029e2:	ee30 0a20 	vadd.f32	s0, s0, s1
 80029e6:	ee20 0a08 	vmul.f32	s0, s0, s16
 80029ea:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80029ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029f2:	dd05      	ble.n	8002a00 <nl_func_elu_array_f32+0x5c>
 80029f4:	ed9f 1a64 	vldr	s2, [pc, #400]	; 8002b88 <.text_25>
 80029f8:	ee39 9a01 	vadd.f32	s18, s18, s2
 80029fc:	e00a      	b.n	8002a14 <nl_func_elu_array_f32+0x70>
 80029fe:	bf00      	nop
 8002a00:	eeb0 0a68 	vmov.f32	s0, s17
 8002a04:	f006 fa2e 	bl	8008e64 <expf>
 8002a08:	eeff 0a00 	vmov.f32	s1, #240	; 0xbf800000 -1.0
 8002a0c:	ee30 0a20 	vadd.f32	s0, s0, s1
 8002a10:	ee00 9a08 	vmla.f32	s18, s0, s16
 8002a14:	ed86 9a00 	vstr	s18, [r6]
 8002a18:	1f2d      	subs	r5, r5, #4
 8002a1a:	1f36      	subs	r6, r6, #4
 8002a1c:	42a5      	cmp	r5, r4
 8002a1e:	d2cf      	bcs.n	80029c0 <nl_func_elu_array_f32+0x1c>
 8002a20:	ecbd 8b04 	vpop	{d8-d9}
 8002a24:	bd70      	pop	{r4, r5, r6, pc}
	...

08002a28 <.text_21>:
 8002a28:	00000001 	.word	0x00000001

08002a2c <nl_func_selu_array_f32>:
 8002a2c:	b570      	push	{r4, r5, r6, lr}
 8002a2e:	460c      	mov	r4, r1
 8002a30:	eb04 0182 	add.w	r1, r4, r2, lsl #2
 8002a34:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8002a38:	1f0d      	subs	r5, r1, #4
 8002a3a:	1f06      	subs	r6, r0, #4
 8002a3c:	ed2d 8b04 	vpush	{d8-d9}
 8002a40:	42a5      	cmp	r5, r4
 8002a42:	ed93 8a00 	vldr	s16, [r3]
 8002a46:	edd3 8a01 	vldr	s17, [r3, #4]
 8002a4a:	d331      	bcc.n	8002ab0 <nl_func_selu_array_f32+0x84>
 8002a4c:	ed95 9a00 	vldr	s18, [r5]
 8002a50:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8002a54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a58:	bf4c      	ite	mi
 8002a5a:	eddf 9a4b 	vldrmi	s19, [pc, #300]	; 8002b88 <.text_25>
 8002a5e:	eef0 9a49 	vmovpl.f32	s19, s18
 8002a62:	eeb0 0a49 	vmov.f32	s0, s18
 8002a66:	f006 f9fd 	bl	8008e64 <expf>
 8002a6a:	eeff 0a00 	vmov.f32	s1, #240	; 0xbf800000 -1.0
 8002a6e:	ee30 0a20 	vadd.f32	s0, s0, s1
 8002a72:	ee20 0a08 	vmul.f32	s0, s0, s16
 8002a76:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8002a7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a7e:	dd05      	ble.n	8002a8c <nl_func_selu_array_f32+0x60>
 8002a80:	ed9f 1a41 	vldr	s2, [pc, #260]	; 8002b88 <.text_25>
 8002a84:	ee79 9a81 	vadd.f32	s19, s19, s2
 8002a88:	e00a      	b.n	8002aa0 <nl_func_selu_array_f32+0x74>
 8002a8a:	bf00      	nop
 8002a8c:	eeb0 0a49 	vmov.f32	s0, s18
 8002a90:	f006 f9e8 	bl	8008e64 <expf>
 8002a94:	eeff 0a00 	vmov.f32	s1, #240	; 0xbf800000 -1.0
 8002a98:	ee30 0a20 	vadd.f32	s0, s0, s1
 8002a9c:	ee40 9a08 	vmla.f32	s19, s0, s16
 8002aa0:	ee28 0aa9 	vmul.f32	s0, s17, s19
 8002aa4:	ed86 0a00 	vstr	s0, [r6]
 8002aa8:	1f2d      	subs	r5, r5, #4
 8002aaa:	1f36      	subs	r6, r6, #4
 8002aac:	42a5      	cmp	r5, r4
 8002aae:	d2cd      	bcs.n	8002a4c <nl_func_selu_array_f32+0x20>
 8002ab0:	ecbd 8b04 	vpop	{d8-d9}
 8002ab4:	bd70      	pop	{r4, r5, r6, pc}
	...

08002ab8 <nl_func_prelu_array_f32>:
 8002ab8:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8002abc:	eb01 0c82 	add.w	ip, r1, r2, lsl #2
 8002ac0:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8002ac4:	1f1b      	subs	r3, r3, #4
 8002ac6:	f1ac 0c04 	sub.w	ip, ip, #4
 8002aca:	1f00      	subs	r0, r0, #4
 8002acc:	458c      	cmp	ip, r1
 8002ace:	d320      	bcc.n	8002b12 <nl_func_prelu_array_f32+0x5a>
 8002ad0:	ed9c 0a00 	vldr	s0, [ip]
 8002ad4:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8002ad8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002adc:	bf4c      	ite	mi
 8002ade:	eddf 0a2a 	vldrmi	s1, [pc, #168]	; 8002b88 <.text_25>
 8002ae2:	eef0 0a40 	vmovpl.f32	s1, s0
 8002ae6:	461a      	mov	r2, r3
 8002ae8:	eeb1 0a40 	vneg.f32	s0, s0
 8002aec:	1f13      	subs	r3, r2, #4
 8002aee:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8002af2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002af6:	bf48      	it	mi
 8002af8:	ed9f 0a23 	vldrmi	s0, [pc, #140]	; 8002b88 <.text_25>
 8002afc:	ed92 1a00 	vldr	s2, [r2]
 8002b00:	ee41 0a40 	vmls.f32	s1, s2, s0
 8002b04:	edc0 0a00 	vstr	s1, [r0]
 8002b08:	f1ac 0c04 	sub.w	ip, ip, #4
 8002b0c:	1f00      	subs	r0, r0, #4
 8002b0e:	458c      	cmp	ip, r1
 8002b10:	d2de      	bcs.n	8002ad0 <nl_func_prelu_array_f32+0x18>
 8002b12:	4770      	bx	lr

08002b14 <forward_relu>:
 8002b14:	b430      	push	{r4, r5}
 8002b16:	4602      	mov	r2, r0
 8002b18:	6950      	ldr	r0, [r2, #20]
 8002b1a:	6800      	ldr	r0, [r0, #0]
 8002b1c:	6801      	ldr	r1, [r0, #0]
 8002b1e:	68c0      	ldr	r0, [r0, #12]
 8002b20:	680b      	ldr	r3, [r1, #0]
 8002b22:	6805      	ldr	r5, [r0, #0]
 8002b24:	685c      	ldr	r4, [r3, #4]
 8002b26:	6898      	ldr	r0, [r3, #8]
 8002b28:	68d9      	ldr	r1, [r3, #12]
 8002b2a:	682d      	ldr	r5, [r5, #0]
 8002b2c:	6992      	ldr	r2, [r2, #24]
 8002b2e:	4344      	muls	r4, r0
 8002b30:	6918      	ldr	r0, [r3, #16]
 8002b32:	434c      	muls	r4, r1
 8002b34:	6819      	ldr	r1, [r3, #0]
 8002b36:	6889      	ldr	r1, [r1, #8]
 8002b38:	4344      	muls	r4, r0
 8002b3a:	68a8      	ldr	r0, [r5, #8]
 8002b3c:	b9ca      	cbnz	r2, 8002b72 <forward_relu+0x5e>
 8002b3e:	eb01 0284 	add.w	r2, r1, r4, lsl #2
 8002b42:	eb00 0084 	add.w	r0, r0, r4, lsl #2
 8002b46:	1f12      	subs	r2, r2, #4
 8002b48:	1f00      	subs	r0, r0, #4
 8002b4a:	428a      	cmp	r2, r1
 8002b4c:	f0c0 801a 	bcc.w	8002b84 <forward_relu+0x70>
 8002b50:	ed92 0a00 	vldr	s0, [r2]
 8002b54:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8002b58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b5c:	bf48      	it	mi
 8002b5e:	ed9f 0a0a 	vldrmi	s0, [pc, #40]	; 8002b88 <.text_25>
 8002b62:	ed80 0a00 	vstr	s0, [r0]
 8002b66:	1f12      	subs	r2, r2, #4
 8002b68:	1f00      	subs	r0, r0, #4
 8002b6a:	428a      	cmp	r2, r1
 8002b6c:	d2f0      	bcs.n	8002b50 <forward_relu+0x3c>
 8002b6e:	bc30      	pop	{r4, r5}
 8002b70:	4770      	bx	lr
 8002b72:	6893      	ldr	r3, [r2, #8]
 8002b74:	6852      	ldr	r2, [r2, #4]
 8002b76:	2a01      	cmp	r2, #1
 8002b78:	4622      	mov	r2, r4
 8002b7a:	d101      	bne.n	8002b80 <forward_relu+0x6c>
 8002b7c:	bc30      	pop	{r4, r5}
 8002b7e:	e6f7      	b.n	8002970 <nl_func_relu_thresholded_array_f32>
 8002b80:	bc30      	pop	{r4, r5}
 8002b82:	e69b      	b.n	80028bc <nl_func_relu_generic_array_f32>
 8002b84:	bc30      	pop	{r4, r5}
 8002b86:	4770      	bx	lr

08002b88 <.text_25>:
 8002b88:	00000000 	.word	0x00000000

08002b8c <forward_relu_thresholded>:
 8002b8c:	b430      	push	{r4, r5}
 8002b8e:	6941      	ldr	r1, [r0, #20]
 8002b90:	6980      	ldr	r0, [r0, #24]
 8002b92:	680c      	ldr	r4, [r1, #0]
 8002b94:	6822      	ldr	r2, [r4, #0]
 8002b96:	6815      	ldr	r5, [r2, #0]
 8002b98:	686b      	ldr	r3, [r5, #4]
 8002b9a:	68a9      	ldr	r1, [r5, #8]
 8002b9c:	68ea      	ldr	r2, [r5, #12]
 8002b9e:	434b      	muls	r3, r1
 8002ba0:	6929      	ldr	r1, [r5, #16]
 8002ba2:	682d      	ldr	r5, [r5, #0]
 8002ba4:	4353      	muls	r3, r2
 8002ba6:	6882      	ldr	r2, [r0, #8]
 8002ba8:	ed92 0a00 	vldr	s0, [r2]
 8002bac:	68e2      	ldr	r2, [r4, #12]
 8002bae:	6814      	ldr	r4, [r2, #0]
 8002bb0:	434b      	muls	r3, r1
 8002bb2:	68a9      	ldr	r1, [r5, #8]
 8002bb4:	6825      	ldr	r5, [r4, #0]
 8002bb6:	68aa      	ldr	r2, [r5, #8]
 8002bb8:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8002bbc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8002bc0:	1f00      	subs	r0, r0, #4
 8002bc2:	1f1a      	subs	r2, r3, #4
 8002bc4:	4288      	cmp	r0, r1
 8002bc6:	d30e      	bcc.n	8002be6 <forward_relu_thresholded+0x5a>
 8002bc8:	edd0 0a00 	vldr	s1, [r0]
 8002bcc:	eef4 0a40 	vcmp.f32	s1, s0
 8002bd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bd4:	bf48      	it	mi
 8002bd6:	eddf 0ac1 	vldrmi	s1, [pc, #772]	; 8002edc <.text_34>
 8002bda:	edc2 0a00 	vstr	s1, [r2]
 8002bde:	1f00      	subs	r0, r0, #4
 8002be0:	1f12      	subs	r2, r2, #4
 8002be2:	4288      	cmp	r0, r1
 8002be4:	d2f0      	bcs.n	8002bc8 <forward_relu_thresholded+0x3c>
 8002be6:	bc30      	pop	{r4, r5}
 8002be8:	4770      	bx	lr
	...

08002bec <forward_elu>:
 8002bec:	b570      	push	{r4, r5, r6, lr}
 8002bee:	ed2d 8b04 	vpush	{d8-d9}
 8002bf2:	6941      	ldr	r1, [r0, #20]
 8002bf4:	680e      	ldr	r6, [r1, #0]
 8002bf6:	6832      	ldr	r2, [r6, #0]
 8002bf8:	6814      	ldr	r4, [r2, #0]
 8002bfa:	6863      	ldr	r3, [r4, #4]
 8002bfc:	68a1      	ldr	r1, [r4, #8]
 8002bfe:	68e2      	ldr	r2, [r4, #12]
 8002c00:	6980      	ldr	r0, [r0, #24]
 8002c02:	434b      	muls	r3, r1
 8002c04:	6921      	ldr	r1, [r4, #16]
 8002c06:	6824      	ldr	r4, [r4, #0]
 8002c08:	68a4      	ldr	r4, [r4, #8]
 8002c0a:	4353      	muls	r3, r2
 8002c0c:	434b      	muls	r3, r1
 8002c0e:	6881      	ldr	r1, [r0, #8]
 8002c10:	ed91 8a00 	vldr	s16, [r1]
 8002c14:	68f1      	ldr	r1, [r6, #12]
 8002c16:	eb04 0083 	add.w	r0, r4, r3, lsl #2
 8002c1a:	1f05      	subs	r5, r0, #4
 8002c1c:	6808      	ldr	r0, [r1, #0]
 8002c1e:	6802      	ldr	r2, [r0, #0]
 8002c20:	6891      	ldr	r1, [r2, #8]
 8002c22:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8002c26:	1f06      	subs	r6, r0, #4
 8002c28:	42a5      	cmp	r5, r4
 8002c2a:	d32f      	bcc.n	8002c8c <forward_elu+0xa0>
 8002c2c:	edd5 8a00 	vldr	s17, [r5]
 8002c30:	eef5 8a40 	vcmp.f32	s17, #0.0
 8002c34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c38:	bf4c      	ite	mi
 8002c3a:	ed9f 9aa8 	vldrmi	s18, [pc, #672]	; 8002edc <.text_34>
 8002c3e:	eeb0 9a68 	vmovpl.f32	s18, s17
 8002c42:	eeb0 0a68 	vmov.f32	s0, s17
 8002c46:	f006 f90d 	bl	8008e64 <expf>
 8002c4a:	eeff 0a00 	vmov.f32	s1, #240	; 0xbf800000 -1.0
 8002c4e:	ee30 0a20 	vadd.f32	s0, s0, s1
 8002c52:	ee20 0a08 	vmul.f32	s0, s0, s16
 8002c56:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8002c5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c5e:	dd05      	ble.n	8002c6c <forward_elu+0x80>
 8002c60:	ed9f 1a9e 	vldr	s2, [pc, #632]	; 8002edc <.text_34>
 8002c64:	ee39 9a01 	vadd.f32	s18, s18, s2
 8002c68:	e00a      	b.n	8002c80 <forward_elu+0x94>
 8002c6a:	bf00      	nop
 8002c6c:	eeb0 0a68 	vmov.f32	s0, s17
 8002c70:	f006 f8f8 	bl	8008e64 <expf>
 8002c74:	eeff 0a00 	vmov.f32	s1, #240	; 0xbf800000 -1.0
 8002c78:	ee30 0a20 	vadd.f32	s0, s0, s1
 8002c7c:	ee00 9a08 	vmla.f32	s18, s0, s16
 8002c80:	ed86 9a00 	vstr	s18, [r6]
 8002c84:	1f2d      	subs	r5, r5, #4
 8002c86:	1f36      	subs	r6, r6, #4
 8002c88:	42a5      	cmp	r5, r4
 8002c8a:	d2cf      	bcs.n	8002c2c <forward_elu+0x40>
 8002c8c:	ecbd 8b04 	vpop	{d8-d9}
 8002c90:	bd70      	pop	{r4, r5, r6, pc}

08002c92 <forward_selu>:
 8002c92:	b430      	push	{r4, r5}
 8002c94:	6941      	ldr	r1, [r0, #20]
 8002c96:	680c      	ldr	r4, [r1, #0]
 8002c98:	6822      	ldr	r2, [r4, #0]
 8002c9a:	6980      	ldr	r0, [r0, #24]
 8002c9c:	6815      	ldr	r5, [r2, #0]
 8002c9e:	6883      	ldr	r3, [r0, #8]
 8002ca0:	686a      	ldr	r2, [r5, #4]
 8002ca2:	68a8      	ldr	r0, [r5, #8]
 8002ca4:	68e9      	ldr	r1, [r5, #12]
 8002ca6:	4342      	muls	r2, r0
 8002ca8:	6928      	ldr	r0, [r5, #16]
 8002caa:	682d      	ldr	r5, [r5, #0]
 8002cac:	434a      	muls	r2, r1
 8002cae:	4342      	muls	r2, r0
 8002cb0:	68e0      	ldr	r0, [r4, #12]
 8002cb2:	6804      	ldr	r4, [r0, #0]
 8002cb4:	68a9      	ldr	r1, [r5, #8]
 8002cb6:	6825      	ldr	r5, [r4, #0]
 8002cb8:	68a8      	ldr	r0, [r5, #8]
 8002cba:	bc30      	pop	{r4, r5}
 8002cbc:	e6b6      	b.n	8002a2c <nl_func_selu_array_f32>

08002cbe <forward_prelu>:
 8002cbe:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002cc2:	b081      	sub	sp, #4
 8002cc4:	6940      	ldr	r0, [r0, #20]
 8002cc6:	6800      	ldr	r0, [r0, #0]
 8002cc8:	6801      	ldr	r1, [r0, #0]
 8002cca:	68c2      	ldr	r2, [r0, #12]
 8002ccc:	6980      	ldr	r0, [r0, #24]
 8002cce:	6804      	ldr	r4, [r0, #0]
 8002cd0:	6820      	ldr	r0, [r4, #0]
 8002cd2:	680d      	ldr	r5, [r1, #0]
 8002cd4:	6817      	ldr	r7, [r2, #0]
 8002cd6:	f8d0 8008 	ldr.w	r8, [r0, #8]
 8002cda:	b12c      	cbz	r4, 8002ce8 <forward_prelu+0x2a>
 8002cdc:	6841      	ldr	r1, [r0, #4]
 8002cde:	6800      	ldr	r0, [r0, #0]
 8002ce0:	f000 fd32 	bl	8003748 <ai_array_get_byte_size>
 8002ce4:	4681      	mov	r9, r0
 8002ce6:	e001      	b.n	8002cec <forward_prelu+0x2e>
 8002ce8:	f04f 0901 	mov.w	r9, #1
 8002cec:	6828      	ldr	r0, [r5, #0]
 8002cee:	6841      	ldr	r1, [r0, #4]
 8002cf0:	6800      	ldr	r0, [r0, #0]
 8002cf2:	f000 fd29 	bl	8003748 <ai_array_get_byte_size>
 8002cf6:	6829      	ldr	r1, [r5, #0]
 8002cf8:	683a      	ldr	r2, [r7, #0]
 8002cfa:	688e      	ldr	r6, [r1, #8]
 8002cfc:	6895      	ldr	r5, [r2, #8]
 8002cfe:	1837      	adds	r7, r6, r0
 8002d00:	42be      	cmp	r6, r7
 8002d02:	d20f      	bcs.n	8002d24 <forward_prelu+0x66>
 8002d04:	6862      	ldr	r2, [r4, #4]
 8002d06:	68a0      	ldr	r0, [r4, #8]
 8002d08:	68e1      	ldr	r1, [r4, #12]
 8002d0a:	4342      	muls	r2, r0
 8002d0c:	6920      	ldr	r0, [r4, #16]
 8002d0e:	434a      	muls	r2, r1
 8002d10:	4342      	muls	r2, r0
 8002d12:	4643      	mov	r3, r8
 8002d14:	4631      	mov	r1, r6
 8002d16:	4628      	mov	r0, r5
 8002d18:	f7ff fece 	bl	8002ab8 <nl_func_prelu_array_f32>
 8002d1c:	444e      	add	r6, r9
 8002d1e:	42be      	cmp	r6, r7
 8002d20:	444d      	add	r5, r9
 8002d22:	d3ef      	bcc.n	8002d04 <forward_prelu+0x46>
 8002d24:	b001      	add	sp, #4
 8002d26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

08002d2c <forward_sign>:
 8002d2c:	b430      	push	{r4, r5}
 8002d2e:	6940      	ldr	r0, [r0, #20]
 8002d30:	6802      	ldr	r2, [r0, #0]
 8002d32:	6811      	ldr	r1, [r2, #0]
 8002d34:	68d2      	ldr	r2, [r2, #12]
 8002d36:	680b      	ldr	r3, [r1, #0]
 8002d38:	685c      	ldr	r4, [r3, #4]
 8002d3a:	6898      	ldr	r0, [r3, #8]
 8002d3c:	68d9      	ldr	r1, [r3, #12]
 8002d3e:	4344      	muls	r4, r0
 8002d40:	6918      	ldr	r0, [r3, #16]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	434c      	muls	r4, r1
 8002d46:	4344      	muls	r4, r0
 8002d48:	6898      	ldr	r0, [r3, #8]
 8002d4a:	6813      	ldr	r3, [r2, #0]
 8002d4c:	681d      	ldr	r5, [r3, #0]
 8002d4e:	68aa      	ldr	r2, [r5, #8]
 8002d50:	eb00 0184 	add.w	r1, r0, r4, lsl #2
 8002d54:	eb02 0384 	add.w	r3, r2, r4, lsl #2
 8002d58:	1f09      	subs	r1, r1, #4
 8002d5a:	1f1a      	subs	r2, r3, #4
 8002d5c:	4281      	cmp	r1, r0
 8002d5e:	d314      	bcc.n	8002d8a <forward_sign+0x5e>
 8002d60:	f04f 33ff 	mov.w	r3, #4294967295
 8002d64:	ed91 0a00 	vldr	s0, [r1]
 8002d68:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8002d6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d70:	bfcc      	ite	gt
 8002d72:	ed9f 0a5b 	vldrgt	s0, [pc, #364]	; 8002ee0 <.text_35>
 8002d76:	ee00 3a10 	vmovle	s0, r3
 8002d7a:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8002d7e:	ed82 0a00 	vstr	s0, [r2]
 8002d82:	1f09      	subs	r1, r1, #4
 8002d84:	1f12      	subs	r2, r2, #4
 8002d86:	4281      	cmp	r1, r0
 8002d88:	d2ec      	bcs.n	8002d64 <forward_sign+0x38>
 8002d8a:	bc30      	pop	{r4, r5}
 8002d8c:	4770      	bx	lr
	...

08002d90 <forward_clip>:
 8002d90:	b430      	push	{r4, r5}
 8002d92:	6941      	ldr	r1, [r0, #20]
 8002d94:	680c      	ldr	r4, [r1, #0]
 8002d96:	6822      	ldr	r2, [r4, #0]
 8002d98:	6815      	ldr	r5, [r2, #0]
 8002d9a:	686b      	ldr	r3, [r5, #4]
 8002d9c:	68a9      	ldr	r1, [r5, #8]
 8002d9e:	68ea      	ldr	r2, [r5, #12]
 8002da0:	6980      	ldr	r0, [r0, #24]
 8002da2:	434b      	muls	r3, r1
 8002da4:	6929      	ldr	r1, [r5, #16]
 8002da6:	4353      	muls	r3, r2
 8002da8:	434b      	muls	r3, r1
 8002daa:	682a      	ldr	r2, [r5, #0]
 8002dac:	6881      	ldr	r1, [r0, #8]
 8002dae:	6890      	ldr	r0, [r2, #8]
 8002db0:	68e2      	ldr	r2, [r4, #12]
 8002db2:	ed91 0a00 	vldr	s0, [r1]
 8002db6:	6814      	ldr	r4, [r2, #0]
 8002db8:	edd1 0a01 	vldr	s1, [r1, #4]
 8002dbc:	6825      	ldr	r5, [r4, #0]
 8002dbe:	68aa      	ldr	r2, [r5, #8]
 8002dc0:	eb00 0183 	add.w	r1, r0, r3, lsl #2
 8002dc4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8002dc8:	1f09      	subs	r1, r1, #4
 8002dca:	1f1a      	subs	r2, r3, #4
 8002dcc:	4281      	cmp	r1, r0
 8002dce:	d315      	bcc.n	8002dfc <forward_clip+0x6c>
 8002dd0:	ed91 1a00 	vldr	s2, [r1]
 8002dd4:	eeb4 0a41 	vcmp.f32	s0, s2
 8002dd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ddc:	bf58      	it	pl
 8002dde:	eeb0 1a40 	vmovpl.f32	s2, s0
 8002de2:	eeb4 1a60 	vcmp.f32	s2, s1
 8002de6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dea:	bf58      	it	pl
 8002dec:	eeb0 1a60 	vmovpl.f32	s2, s1
 8002df0:	ed82 1a00 	vstr	s2, [r2]
 8002df4:	1f09      	subs	r1, r1, #4
 8002df6:	1f12      	subs	r2, r2, #4
 8002df8:	4281      	cmp	r1, r0
 8002dfa:	d2e9      	bcs.n	8002dd0 <forward_clip+0x40>
 8002dfc:	bc30      	pop	{r4, r5}
 8002dfe:	4770      	bx	lr

08002e00 <forward_sigmoid>:
 8002e00:	b570      	push	{r4, r5, r6, lr}
 8002e02:	6940      	ldr	r0, [r0, #20]
 8002e04:	6802      	ldr	r2, [r0, #0]
 8002e06:	6811      	ldr	r1, [r2, #0]
 8002e08:	680b      	ldr	r3, [r1, #0]
 8002e0a:	685e      	ldr	r6, [r3, #4]
 8002e0c:	6898      	ldr	r0, [r3, #8]
 8002e0e:	68d9      	ldr	r1, [r3, #12]
 8002e10:	4346      	muls	r6, r0
 8002e12:	6918      	ldr	r0, [r3, #16]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	689c      	ldr	r4, [r3, #8]
 8002e18:	434e      	muls	r6, r1
 8002e1a:	4346      	muls	r6, r0
 8002e1c:	68d1      	ldr	r1, [r2, #12]
 8002e1e:	eb04 0086 	add.w	r0, r4, r6, lsl #2
 8002e22:	1f05      	subs	r5, r0, #4
 8002e24:	6808      	ldr	r0, [r1, #0]
 8002e26:	6802      	ldr	r2, [r0, #0]
 8002e28:	6891      	ldr	r1, [r2, #8]
 8002e2a:	eb01 0086 	add.w	r0, r1, r6, lsl #2
 8002e2e:	1f06      	subs	r6, r0, #4
 8002e30:	42a5      	cmp	r5, r4
 8002e32:	d313      	bcc.n	8002e5c <forward_sigmoid+0x5c>
 8002e34:	ed95 0a00 	vldr	s0, [r5]
 8002e38:	eeb1 0a40 	vneg.f32	s0, s0
 8002e3c:	f006 f812 	bl	8008e64 <expf>
 8002e40:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8002e44:	ee70 0a20 	vadd.f32	s1, s0, s1
 8002e48:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8002e4c:	ee80 0a20 	vdiv.f32	s0, s0, s1
 8002e50:	ed86 0a00 	vstr	s0, [r6]
 8002e54:	1f2d      	subs	r5, r5, #4
 8002e56:	1f36      	subs	r6, r6, #4
 8002e58:	42a5      	cmp	r5, r4
 8002e5a:	d2eb      	bcs.n	8002e34 <forward_sigmoid+0x34>
 8002e5c:	bd70      	pop	{r4, r5, r6, pc}
	...

08002e60 <forward_hard_sigmoid>:
 8002e60:	b430      	push	{r4, r5}
 8002e62:	6940      	ldr	r0, [r0, #20]
 8002e64:	6802      	ldr	r2, [r0, #0]
 8002e66:	6811      	ldr	r1, [r2, #0]
 8002e68:	68d2      	ldr	r2, [r2, #12]
 8002e6a:	680b      	ldr	r3, [r1, #0]
 8002e6c:	685c      	ldr	r4, [r3, #4]
 8002e6e:	6898      	ldr	r0, [r3, #8]
 8002e70:	68d9      	ldr	r1, [r3, #12]
 8002e72:	4344      	muls	r4, r0
 8002e74:	6918      	ldr	r0, [r3, #16]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	434c      	muls	r4, r1
 8002e7a:	4344      	muls	r4, r0
 8002e7c:	6898      	ldr	r0, [r3, #8]
 8002e7e:	6813      	ldr	r3, [r2, #0]
 8002e80:	681d      	ldr	r5, [r3, #0]
 8002e82:	68aa      	ldr	r2, [r5, #8]
 8002e84:	eb00 0184 	add.w	r1, r0, r4, lsl #2
 8002e88:	eb02 0384 	add.w	r3, r2, r4, lsl #2
 8002e8c:	1f09      	subs	r1, r1, #4
 8002e8e:	1f1a      	subs	r2, r3, #4
 8002e90:	4281      	cmp	r1, r0
 8002e92:	d321      	bcc.n	8002ed8 <forward_hard_sigmoid+0x78>
 8002e94:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8002e98:	eddf 0a12 	vldr	s1, [pc, #72]	; 8002ee4 <.text_36>
 8002e9c:	edd1 1a00 	vldr	s3, [r1]
 8002ea0:	ed9f 2a11 	vldr	s4, [pc, #68]	; 8002ee8 <.text_37>
 8002ea4:	eeb6 1a00 	vmov.f32	s2, #96	; 0x3f000000  0.5
 8002ea8:	ee01 1a82 	vmla.f32	s2, s3, s4
 8002eac:	eeb4 1a60 	vcmp.f32	s2, s1
 8002eb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eb4:	da08      	bge.n	8002ec8 <forward_hard_sigmoid+0x68>
 8002eb6:	eeb5 1a40 	vcmp.f32	s2, #0.0
 8002eba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ebe:	d505      	bpl.n	8002ecc <forward_hard_sigmoid+0x6c>
 8002ec0:	ed9f 1a06 	vldr	s2, [pc, #24]	; 8002edc <.text_34>
 8002ec4:	e002      	b.n	8002ecc <forward_hard_sigmoid+0x6c>
 8002ec6:	bf00      	nop
 8002ec8:	eeb0 1a40 	vmov.f32	s2, s0
 8002ecc:	ed82 1a00 	vstr	s2, [r2]
 8002ed0:	1f09      	subs	r1, r1, #4
 8002ed2:	1f12      	subs	r2, r2, #4
 8002ed4:	4281      	cmp	r1, r0
 8002ed6:	d2e1      	bcs.n	8002e9c <forward_hard_sigmoid+0x3c>
 8002ed8:	bc30      	pop	{r4, r5}
 8002eda:	4770      	bx	lr

08002edc <.text_34>:
 8002edc:	00000000 	.word	0x00000000

08002ee0 <.text_35>:
 8002ee0:	00000001 	.word	0x00000001

08002ee4 <.text_36>:
 8002ee4:	3f800001 	.word	0x3f800001

08002ee8 <.text_37>:
 8002ee8:	3e4ccccd 	.word	0x3e4ccccd

08002eec <forward_exp>:
 8002eec:	b570      	push	{r4, r5, r6, lr}
 8002eee:	6940      	ldr	r0, [r0, #20]
 8002ef0:	6802      	ldr	r2, [r0, #0]
 8002ef2:	6811      	ldr	r1, [r2, #0]
 8002ef4:	680b      	ldr	r3, [r1, #0]
 8002ef6:	685e      	ldr	r6, [r3, #4]
 8002ef8:	6898      	ldr	r0, [r3, #8]
 8002efa:	68d9      	ldr	r1, [r3, #12]
 8002efc:	4346      	muls	r6, r0
 8002efe:	6918      	ldr	r0, [r3, #16]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	689c      	ldr	r4, [r3, #8]
 8002f04:	434e      	muls	r6, r1
 8002f06:	4346      	muls	r6, r0
 8002f08:	68d1      	ldr	r1, [r2, #12]
 8002f0a:	eb04 0086 	add.w	r0, r4, r6, lsl #2
 8002f0e:	1f05      	subs	r5, r0, #4
 8002f10:	6808      	ldr	r0, [r1, #0]
 8002f12:	6802      	ldr	r2, [r0, #0]
 8002f14:	6891      	ldr	r1, [r2, #8]
 8002f16:	eb01 0086 	add.w	r0, r1, r6, lsl #2
 8002f1a:	1f06      	subs	r6, r0, #4
 8002f1c:	42a5      	cmp	r5, r4
 8002f1e:	d309      	bcc.n	8002f34 <forward_exp+0x48>
 8002f20:	ed95 0a00 	vldr	s0, [r5]
 8002f24:	f005 ff9e 	bl	8008e64 <expf>
 8002f28:	ed86 0a00 	vstr	s0, [r6]
 8002f2c:	1f2d      	subs	r5, r5, #4
 8002f2e:	1f36      	subs	r6, r6, #4
 8002f30:	42a5      	cmp	r5, r4
 8002f32:	d2f5      	bcs.n	8002f20 <forward_exp+0x34>
 8002f34:	bd70      	pop	{r4, r5, r6, pc}
	...

08002f38 <forward_sqrt>:
 8002f38:	b570      	push	{r4, r5, r6, lr}
 8002f3a:	6940      	ldr	r0, [r0, #20]
 8002f3c:	6802      	ldr	r2, [r0, #0]
 8002f3e:	6811      	ldr	r1, [r2, #0]
 8002f40:	680b      	ldr	r3, [r1, #0]
 8002f42:	685e      	ldr	r6, [r3, #4]
 8002f44:	6898      	ldr	r0, [r3, #8]
 8002f46:	68d9      	ldr	r1, [r3, #12]
 8002f48:	4346      	muls	r6, r0
 8002f4a:	6918      	ldr	r0, [r3, #16]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	689c      	ldr	r4, [r3, #8]
 8002f50:	434e      	muls	r6, r1
 8002f52:	4346      	muls	r6, r0
 8002f54:	68d1      	ldr	r1, [r2, #12]
 8002f56:	eb04 0086 	add.w	r0, r4, r6, lsl #2
 8002f5a:	1f05      	subs	r5, r0, #4
 8002f5c:	6808      	ldr	r0, [r1, #0]
 8002f5e:	6802      	ldr	r2, [r0, #0]
 8002f60:	6891      	ldr	r1, [r2, #8]
 8002f62:	eb01 0086 	add.w	r0, r1, r6, lsl #2
 8002f66:	1f06      	subs	r6, r0, #4
 8002f68:	42a5      	cmp	r5, r4
 8002f6a:	d309      	bcc.n	8002f80 <forward_sqrt+0x48>
 8002f6c:	ed95 0a00 	vldr	s0, [r5]
 8002f70:	f000 fd40 	bl	80039f4 <ai_math_sqrt>
 8002f74:	ed86 0a00 	vstr	s0, [r6]
 8002f78:	1f2d      	subs	r5, r5, #4
 8002f7a:	1f36      	subs	r6, r6, #4
 8002f7c:	42a5      	cmp	r5, r4
 8002f7e:	d2f5      	bcs.n	8002f6c <forward_sqrt+0x34>
 8002f80:	bd70      	pop	{r4, r5, r6, pc}
	...

08002f84 <forward_soft_plus>:
 8002f84:	b570      	push	{r4, r5, r6, lr}
 8002f86:	6940      	ldr	r0, [r0, #20]
 8002f88:	6802      	ldr	r2, [r0, #0]
 8002f8a:	6811      	ldr	r1, [r2, #0]
 8002f8c:	680b      	ldr	r3, [r1, #0]
 8002f8e:	685e      	ldr	r6, [r3, #4]
 8002f90:	6898      	ldr	r0, [r3, #8]
 8002f92:	68d9      	ldr	r1, [r3, #12]
 8002f94:	4346      	muls	r6, r0
 8002f96:	6918      	ldr	r0, [r3, #16]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	689c      	ldr	r4, [r3, #8]
 8002f9c:	434e      	muls	r6, r1
 8002f9e:	4346      	muls	r6, r0
 8002fa0:	68d1      	ldr	r1, [r2, #12]
 8002fa2:	eb04 0086 	add.w	r0, r4, r6, lsl #2
 8002fa6:	1f05      	subs	r5, r0, #4
 8002fa8:	6808      	ldr	r0, [r1, #0]
 8002faa:	6802      	ldr	r2, [r0, #0]
 8002fac:	6891      	ldr	r1, [r2, #8]
 8002fae:	eb01 0086 	add.w	r0, r1, r6, lsl #2
 8002fb2:	1f06      	subs	r6, r0, #4
 8002fb4:	42a5      	cmp	r5, r4
 8002fb6:	d30f      	bcc.n	8002fd8 <forward_soft_plus+0x54>
 8002fb8:	ed95 0a00 	vldr	s0, [r5]
 8002fbc:	f005 ff52 	bl	8008e64 <expf>
 8002fc0:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8002fc4:	ee30 0a20 	vadd.f32	s0, s0, s1
 8002fc8:	f005 ffc6 	bl	8008f58 <logf>
 8002fcc:	ed86 0a00 	vstr	s0, [r6]
 8002fd0:	1f2d      	subs	r5, r5, #4
 8002fd2:	1f36      	subs	r6, r6, #4
 8002fd4:	42a5      	cmp	r5, r4
 8002fd6:	d2ef      	bcs.n	8002fb8 <forward_soft_plus+0x34>
 8002fd8:	bd70      	pop	{r4, r5, r6, pc}
	...

08002fdc <forward_soft_sign>:
 8002fdc:	b430      	push	{r4, r5}
 8002fde:	6940      	ldr	r0, [r0, #20]
 8002fe0:	6802      	ldr	r2, [r0, #0]
 8002fe2:	6811      	ldr	r1, [r2, #0]
 8002fe4:	68d2      	ldr	r2, [r2, #12]
 8002fe6:	680b      	ldr	r3, [r1, #0]
 8002fe8:	685c      	ldr	r4, [r3, #4]
 8002fea:	6898      	ldr	r0, [r3, #8]
 8002fec:	68d9      	ldr	r1, [r3, #12]
 8002fee:	4344      	muls	r4, r0
 8002ff0:	6918      	ldr	r0, [r3, #16]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	434c      	muls	r4, r1
 8002ff6:	4344      	muls	r4, r0
 8002ff8:	6898      	ldr	r0, [r3, #8]
 8002ffa:	6813      	ldr	r3, [r2, #0]
 8002ffc:	681d      	ldr	r5, [r3, #0]
 8002ffe:	68aa      	ldr	r2, [r5, #8]
 8003000:	eb00 0184 	add.w	r1, r0, r4, lsl #2
 8003004:	eb02 0384 	add.w	r3, r2, r4, lsl #2
 8003008:	1f09      	subs	r1, r1, #4
 800300a:	1f1a      	subs	r2, r3, #4
 800300c:	4281      	cmp	r1, r0
 800300e:	d30f      	bcc.n	8003030 <forward_soft_sign+0x54>
 8003010:	ed91 0a00 	vldr	s0, [r1]
 8003014:	eef0 0ac0 	vabs.f32	s1, s0
 8003018:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 800301c:	ee70 0a81 	vadd.f32	s1, s1, s2
 8003020:	ee80 0a20 	vdiv.f32	s0, s0, s1
 8003024:	ed82 0a00 	vstr	s0, [r2]
 8003028:	1f09      	subs	r1, r1, #4
 800302a:	1f12      	subs	r2, r2, #4
 800302c:	4281      	cmp	r1, r0
 800302e:	d2ef      	bcs.n	8003010 <forward_soft_sign+0x34>
 8003030:	bc30      	pop	{r4, r5}
 8003032:	4770      	bx	lr

08003034 <forward_tanh>:
 8003034:	b570      	push	{r4, r5, r6, lr}
 8003036:	6940      	ldr	r0, [r0, #20]
 8003038:	6802      	ldr	r2, [r0, #0]
 800303a:	6811      	ldr	r1, [r2, #0]
 800303c:	680b      	ldr	r3, [r1, #0]
 800303e:	685e      	ldr	r6, [r3, #4]
 8003040:	6898      	ldr	r0, [r3, #8]
 8003042:	68d9      	ldr	r1, [r3, #12]
 8003044:	4346      	muls	r6, r0
 8003046:	6918      	ldr	r0, [r3, #16]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	689c      	ldr	r4, [r3, #8]
 800304c:	434e      	muls	r6, r1
 800304e:	4346      	muls	r6, r0
 8003050:	68d1      	ldr	r1, [r2, #12]
 8003052:	eb04 0086 	add.w	r0, r4, r6, lsl #2
 8003056:	1f05      	subs	r5, r0, #4
 8003058:	6808      	ldr	r0, [r1, #0]
 800305a:	6802      	ldr	r2, [r0, #0]
 800305c:	6891      	ldr	r1, [r2, #8]
 800305e:	eb01 0086 	add.w	r0, r1, r6, lsl #2
 8003062:	1f06      	subs	r6, r0, #4
 8003064:	42a5      	cmp	r5, r4
 8003066:	d309      	bcc.n	800307c <forward_tanh+0x48>
 8003068:	ed95 0a00 	vldr	s0, [r5]
 800306c:	f005 fea8 	bl	8008dc0 <tanhf>
 8003070:	ed86 0a00 	vstr	s0, [r6]
 8003074:	1f2d      	subs	r5, r5, #4
 8003076:	1f36      	subs	r6, r6, #4
 8003078:	42a5      	cmp	r5, r4
 800307a:	d2f5      	bcs.n	8003068 <forward_tanh+0x34>
 800307c:	bd70      	pop	{r4, r5, r6, pc}

0800307e <forward_sm>:
 800307e:	b570      	push	{r4, r5, r6, lr}
 8003080:	b082      	sub	sp, #8
 8003082:	6940      	ldr	r0, [r0, #20]
 8003084:	6800      	ldr	r0, [r0, #0]
 8003086:	6801      	ldr	r1, [r0, #0]
 8003088:	68c0      	ldr	r0, [r0, #12]
 800308a:	680c      	ldr	r4, [r1, #0]
 800308c:	6805      	ldr	r5, [r0, #0]
 800308e:	68a2      	ldr	r2, [r4, #8]
 8003090:	68a8      	ldr	r0, [r5, #8]
 8003092:	9001      	str	r0, [sp, #4]
 8003094:	9200      	str	r2, [sp, #0]
 8003096:	4613      	mov	r3, r2
 8003098:	6866      	ldr	r6, [r4, #4]
 800309a:	68e1      	ldr	r1, [r4, #12]
 800309c:	6920      	ldr	r0, [r4, #16]
 800309e:	6824      	ldr	r4, [r4, #0]
 80030a0:	4372      	muls	r2, r6
 80030a2:	434a      	muls	r2, r1
 80030a4:	4342      	muls	r2, r0
 80030a6:	6828      	ldr	r0, [r5, #0]
 80030a8:	68a1      	ldr	r1, [r4, #8]
 80030aa:	6880      	ldr	r0, [r0, #8]
 80030ac:	f7ff fa52 	bl	8002554 <nl_func_sm_array_f32>
 80030b0:	b002      	add	sp, #8
 80030b2:	bd70      	pop	{r4, r5, r6, pc}

080030b4 <forward_hardmax>:
 80030b4:	b430      	push	{r4, r5}
 80030b6:	6941      	ldr	r1, [r0, #20]
 80030b8:	680c      	ldr	r4, [r1, #0]
 80030ba:	6980      	ldr	r0, [r0, #24]
 80030bc:	6822      	ldr	r2, [r4, #0]
 80030be:	6883      	ldr	r3, [r0, #8]
 80030c0:	6811      	ldr	r1, [r2, #0]
 80030c2:	6808      	ldr	r0, [r1, #0]
 80030c4:	1d0a      	adds	r2, r1, #4
 80030c6:	6881      	ldr	r1, [r0, #8]
 80030c8:	68e0      	ldr	r0, [r4, #12]
 80030ca:	6804      	ldr	r4, [r0, #0]
 80030cc:	6825      	ldr	r5, [r4, #0]
 80030ce:	68a8      	ldr	r0, [r5, #8]
 80030d0:	bc30      	pop	{r4, r5}
 80030d2:	f7ff bb69 	b.w	80027a8 <nl_func_hardmax_array_f32>
	...

080030d8 <ai_array_fmt_name>:
 80030d8:	f020 407e 	bic.w	r0, r0, #4261412864	; 0xfe000000
 80030dc:	f1b0 0140 	subs.w	r1, r0, #64	; 0x40
 80030e0:	d062      	beq.n	80031a8 <ai_array_fmt_name+0xd0>
 80030e2:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80030e6:	1a89      	subs	r1, r1, r2
 80030e8:	f000 8094 	beq.w	8003214 <ai_array_fmt_name+0x13c>
 80030ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80030f0:	1a89      	subs	r1, r1, r2
 80030f2:	d071      	beq.n	80031d8 <ai_array_fmt_name+0x100>
 80030f4:	1a89      	subs	r1, r1, r2
 80030f6:	d063      	beq.n	80031c0 <ai_array_fmt_name+0xe8>
 80030f8:	1fc9      	subs	r1, r1, #7
 80030fa:	f000 808e 	beq.w	800321a <ai_array_fmt_name+0x142>
 80030fe:	f240 32f9 	movw	r2, #1017	; 0x3f9
 8003102:	1a89      	subs	r1, r1, r2
 8003104:	d05f      	beq.n	80031c6 <ai_array_fmt_name+0xee>
 8003106:	390f      	subs	r1, #15
 8003108:	f000 808a 	beq.w	8003220 <ai_array_fmt_name+0x148>
 800310c:	f240 72f1 	movw	r2, #2033	; 0x7f1
 8003110:	1a89      	subs	r1, r1, r2
 8003112:	d05b      	beq.n	80031cc <ai_array_fmt_name+0xf4>
 8003114:	391f      	subs	r1, #31
 8003116:	f000 8086 	beq.w	8003226 <ai_array_fmt_name+0x14e>
 800311a:	f640 72e1 	movw	r2, #4065	; 0xfe1
 800311e:	1a89      	subs	r1, r1, r2
 8003120:	d057      	beq.n	80031d2 <ai_array_fmt_name+0xfa>
 8003122:	f8df 25d4 	ldr.w	r2, [pc, #1492]	; 80036f8 <.text_15>
 8003126:	1a89      	subs	r1, r1, r2
 8003128:	f000 808f 	beq.w	800324a <ai_array_fmt_name+0x172>
 800312c:	f44f 12c0 	mov.w	r2, #1572864	; 0x180000
 8003130:	1a89      	subs	r1, r1, r2
 8003132:	f000 8087 	beq.w	8003244 <ai_array_fmt_name+0x16c>
 8003136:	f8df 25c4 	ldr.w	r2, [pc, #1476]	; 80036fc <.text_16>
 800313a:	1a89      	subs	r1, r1, r2
 800313c:	d05e      	beq.n	80031fc <ai_array_fmt_name+0x124>
 800313e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003142:	1a89      	subs	r1, r1, r2
 8003144:	d057      	beq.n	80031f6 <ai_array_fmt_name+0x11e>
 8003146:	1a89      	subs	r1, r1, r2
 8003148:	d049      	beq.n	80031de <ai_array_fmt_name+0x106>
 800314a:	1fc9      	subs	r1, r1, #7
 800314c:	d059      	beq.n	8003202 <ai_array_fmt_name+0x12a>
 800314e:	f240 32f9 	movw	r2, #1017	; 0x3f9
 8003152:	1a89      	subs	r1, r1, r2
 8003154:	d046      	beq.n	80031e4 <ai_array_fmt_name+0x10c>
 8003156:	390f      	subs	r1, #15
 8003158:	d056      	beq.n	8003208 <ai_array_fmt_name+0x130>
 800315a:	f240 72f1 	movw	r2, #2033	; 0x7f1
 800315e:	1a89      	subs	r1, r1, r2
 8003160:	d043      	beq.n	80031ea <ai_array_fmt_name+0x112>
 8003162:	391f      	subs	r1, #31
 8003164:	d053      	beq.n	800320e <ai_array_fmt_name+0x136>
 8003166:	f640 72e1 	movw	r2, #4065	; 0xfe1
 800316a:	1a89      	subs	r1, r1, r2
 800316c:	d040      	beq.n	80031f0 <ai_array_fmt_name+0x118>
 800316e:	f8df 2588 	ldr.w	r2, [pc, #1416]	; 80036f8 <.text_15>
 8003172:	1a89      	subs	r1, r1, r2
 8003174:	d063      	beq.n	800323e <ai_array_fmt_name+0x166>
 8003176:	f44f 12c0 	mov.w	r2, #1572864	; 0x180000
 800317a:	1a89      	subs	r1, r1, r2
 800317c:	d05c      	beq.n	8003238 <ai_array_fmt_name+0x160>
 800317e:	f8df 2580 	ldr.w	r2, [pc, #1408]	; 8003700 <.text_17>
 8003182:	1a89      	subs	r1, r1, r2
 8003184:	d019      	beq.n	80031ba <ai_array_fmt_name+0xe2>
 8003186:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800318a:	1a89      	subs	r1, r1, r2
 800318c:	d00f      	beq.n	80031ae <ai_array_fmt_name+0xd6>
 800318e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003192:	1a89      	subs	r1, r1, r2
 8003194:	d00e      	beq.n	80031b4 <ai_array_fmt_name+0xdc>
 8003196:	f8df 256c 	ldr.w	r2, [pc, #1388]	; 8003704 <.text_18>
 800319a:	1a89      	subs	r1, r1, r2
 800319c:	d049      	beq.n	8003232 <ai_array_fmt_name+0x15a>
 800319e:	f44f 12c0 	mov.w	r2, #1572864	; 0x180000
 80031a2:	1a89      	subs	r1, r1, r2
 80031a4:	d042      	beq.n	800322c <ai_array_fmt_name+0x154>
 80031a6:	e053      	b.n	8003250 <ai_array_fmt_name+0x178>
 80031a8:	f20f 6074 	addw	r0, pc, #1652	; 0x674
 80031ac:	4770      	bx	lr
 80031ae:	f20f 607c 	addw	r0, pc, #1660	; 0x67c
 80031b2:	4770      	bx	lr
 80031b4:	f20f 6080 	addw	r0, pc, #1664	; 0x680
 80031b8:	4770      	bx	lr
 80031ba:	f20f 6088 	addw	r0, pc, #1672	; 0x688
 80031be:	4770      	bx	lr
 80031c0:	f20f 608c 	addw	r0, pc, #1676	; 0x68c
 80031c4:	4770      	bx	lr
 80031c6:	f20f 6090 	addw	r0, pc, #1680	; 0x690
 80031ca:	4770      	bx	lr
 80031cc:	f20f 6090 	addw	r0, pc, #1680	; 0x690
 80031d0:	4770      	bx	lr
 80031d2:	f20f 6094 	addw	r0, pc, #1684	; 0x694
 80031d6:	4770      	bx	lr
 80031d8:	f20f 6094 	addw	r0, pc, #1684	; 0x694
 80031dc:	4770      	bx	lr
 80031de:	f20f 6098 	addw	r0, pc, #1688	; 0x698
 80031e2:	4770      	bx	lr
 80031e4:	f20f 6098 	addw	r0, pc, #1688	; 0x698
 80031e8:	4770      	bx	lr
 80031ea:	f20f 609c 	addw	r0, pc, #1692	; 0x69c
 80031ee:	4770      	bx	lr
 80031f0:	f20f 609c 	addw	r0, pc, #1692	; 0x69c
 80031f4:	4770      	bx	lr
 80031f6:	f20f 60a0 	addw	r0, pc, #1696	; 0x6a0
 80031fa:	4770      	bx	lr
 80031fc:	f20f 60a0 	addw	r0, pc, #1696	; 0x6a0
 8003200:	4770      	bx	lr
 8003202:	f20f 60a4 	addw	r0, pc, #1700	; 0x6a4
 8003206:	4770      	bx	lr
 8003208:	f20f 60a4 	addw	r0, pc, #1700	; 0x6a4
 800320c:	4770      	bx	lr
 800320e:	f20f 60a8 	addw	r0, pc, #1704	; 0x6a8
 8003212:	4770      	bx	lr
 8003214:	f20f 60a8 	addw	r0, pc, #1704	; 0x6a8
 8003218:	4770      	bx	lr
 800321a:	f20f 60ac 	addw	r0, pc, #1708	; 0x6ac
 800321e:	4770      	bx	lr
 8003220:	f20f 60ac 	addw	r0, pc, #1708	; 0x6ac
 8003224:	4770      	bx	lr
 8003226:	f20f 60b4 	addw	r0, pc, #1716	; 0x6b4
 800322a:	4770      	bx	lr
 800322c:	f20f 60b8 	addw	r0, pc, #1720	; 0x6b8
 8003230:	4770      	bx	lr
 8003232:	f20f 60c4 	addw	r0, pc, #1732	; 0x6c4
 8003236:	4770      	bx	lr
 8003238:	f20f 60cc 	addw	r0, pc, #1740	; 0x6cc
 800323c:	4770      	bx	lr
 800323e:	f20f 60d8 	addw	r0, pc, #1752	; 0x6d8
 8003242:	4770      	bx	lr
 8003244:	f20f 60e0 	addw	r0, pc, #1760	; 0x6e0
 8003248:	4770      	bx	lr
 800324a:	f20f 60ec 	addw	r0, pc, #1772	; 0x6ec
 800324e:	4770      	bx	lr
 8003250:	f36f 000d 	bfc	r0, #0, #14
 8003254:	f040 0040 	orr.w	r0, r0, #64	; 0x40
 8003258:	2840      	cmp	r0, #64	; 0x40
 800325a:	d009      	beq.n	8003270 <ai_array_fmt_name+0x198>
 800325c:	f8df 14a8 	ldr.w	r1, [pc, #1192]	; 8003708 <.text_19>
 8003260:	4288      	cmp	r0, r1
 8003262:	d00b      	beq.n	800327c <ai_array_fmt_name+0x1a4>
 8003264:	f8df 14a4 	ldr.w	r1, [pc, #1188]	; 800370c <.text_20>
 8003268:	4288      	cmp	r0, r1
 800326a:	d004      	beq.n	8003276 <ai_array_fmt_name+0x19e>
 800326c:	a07a      	add	r0, pc, #488	; (adr r0, 8003458 <.text_8>)
 800326e:	4770      	bx	lr
 8003270:	f20f 60d4 	addw	r0, pc, #1748	; 0x6d4
 8003274:	4770      	bx	lr
 8003276:	f20f 60e8 	addw	r0, pc, #1768	; 0x6e8
 800327a:	4770      	bx	lr
 800327c:	f20f 60f4 	addw	r0, pc, #1780	; 0x6f4
 8003280:	4770      	bx	lr

08003282 <ai_array_fmt_exported>:
 8003282:	f020 407e 	bic.w	r0, r0, #4261412864	; 0xfe000000
 8003286:	f1b0 0140 	subs.w	r1, r0, #64	; 0x40
 800328a:	d068      	beq.n	800335e <ai_array_fmt_exported+0xdc>
 800328c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8003290:	1a89      	subs	r1, r1, r2
 8003292:	d064      	beq.n	800335e <ai_array_fmt_exported+0xdc>
 8003294:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003298:	1a89      	subs	r1, r1, r2
 800329a:	d062      	beq.n	8003362 <ai_array_fmt_exported+0xe0>
 800329c:	1a89      	subs	r1, r1, r2
 800329e:	d05e      	beq.n	800335e <ai_array_fmt_exported+0xdc>
 80032a0:	1fc9      	subs	r1, r1, #7
 80032a2:	d05c      	beq.n	800335e <ai_array_fmt_exported+0xdc>
 80032a4:	f240 32f9 	movw	r2, #1017	; 0x3f9
 80032a8:	1a89      	subs	r1, r1, r2
 80032aa:	d058      	beq.n	800335e <ai_array_fmt_exported+0xdc>
 80032ac:	390f      	subs	r1, #15
 80032ae:	d056      	beq.n	800335e <ai_array_fmt_exported+0xdc>
 80032b0:	f240 72f1 	movw	r2, #2033	; 0x7f1
 80032b4:	1a89      	subs	r1, r1, r2
 80032b6:	d054      	beq.n	8003362 <ai_array_fmt_exported+0xe0>
 80032b8:	391f      	subs	r1, #31
 80032ba:	d052      	beq.n	8003362 <ai_array_fmt_exported+0xe0>
 80032bc:	f640 72e1 	movw	r2, #4065	; 0xfe1
 80032c0:	1a89      	subs	r1, r1, r2
 80032c2:	d04e      	beq.n	8003362 <ai_array_fmt_exported+0xe0>
 80032c4:	f8df 2430 	ldr.w	r2, [pc, #1072]	; 80036f8 <.text_15>
 80032c8:	1a89      	subs	r1, r1, r2
 80032ca:	d04a      	beq.n	8003362 <ai_array_fmt_exported+0xe0>
 80032cc:	f44f 12c0 	mov.w	r2, #1572864	; 0x180000
 80032d0:	1a89      	subs	r1, r1, r2
 80032d2:	d046      	beq.n	8003362 <ai_array_fmt_exported+0xe0>
 80032d4:	f8df 2424 	ldr.w	r2, [pc, #1060]	; 80036fc <.text_16>
 80032d8:	1a89      	subs	r1, r1, r2
 80032da:	d040      	beq.n	800335e <ai_array_fmt_exported+0xdc>
 80032dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80032e0:	1a89      	subs	r1, r1, r2
 80032e2:	d03e      	beq.n	8003362 <ai_array_fmt_exported+0xe0>
 80032e4:	1a89      	subs	r1, r1, r2
 80032e6:	d03a      	beq.n	800335e <ai_array_fmt_exported+0xdc>
 80032e8:	1fc9      	subs	r1, r1, #7
 80032ea:	d038      	beq.n	800335e <ai_array_fmt_exported+0xdc>
 80032ec:	f240 32f9 	movw	r2, #1017	; 0x3f9
 80032f0:	1a89      	subs	r1, r1, r2
 80032f2:	d034      	beq.n	800335e <ai_array_fmt_exported+0xdc>
 80032f4:	390f      	subs	r1, #15
 80032f6:	d032      	beq.n	800335e <ai_array_fmt_exported+0xdc>
 80032f8:	f240 72f1 	movw	r2, #2033	; 0x7f1
 80032fc:	1a89      	subs	r1, r1, r2
 80032fe:	d030      	beq.n	8003362 <ai_array_fmt_exported+0xe0>
 8003300:	391f      	subs	r1, #31
 8003302:	d02e      	beq.n	8003362 <ai_array_fmt_exported+0xe0>
 8003304:	f640 72e1 	movw	r2, #4065	; 0xfe1
 8003308:	1a89      	subs	r1, r1, r2
 800330a:	d02a      	beq.n	8003362 <ai_array_fmt_exported+0xe0>
 800330c:	f8df 23e8 	ldr.w	r2, [pc, #1000]	; 80036f8 <.text_15>
 8003310:	1a89      	subs	r1, r1, r2
 8003312:	d026      	beq.n	8003362 <ai_array_fmt_exported+0xe0>
 8003314:	f44f 12c0 	mov.w	r2, #1572864	; 0x180000
 8003318:	1a89      	subs	r1, r1, r2
 800331a:	d022      	beq.n	8003362 <ai_array_fmt_exported+0xe0>
 800331c:	f8df 23e0 	ldr.w	r2, [pc, #992]	; 8003700 <.text_17>
 8003320:	1a89      	subs	r1, r1, r2
 8003322:	d01e      	beq.n	8003362 <ai_array_fmt_exported+0xe0>
 8003324:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003328:	1a89      	subs	r1, r1, r2
 800332a:	d018      	beq.n	800335e <ai_array_fmt_exported+0xdc>
 800332c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003330:	1a89      	subs	r1, r1, r2
 8003332:	d016      	beq.n	8003362 <ai_array_fmt_exported+0xe0>
 8003334:	f8df 23cc 	ldr.w	r2, [pc, #972]	; 8003704 <.text_18>
 8003338:	1a89      	subs	r1, r1, r2
 800333a:	d012      	beq.n	8003362 <ai_array_fmt_exported+0xe0>
 800333c:	f44f 12c0 	mov.w	r2, #1572864	; 0x180000
 8003340:	1a89      	subs	r1, r1, r2
 8003342:	d00e      	beq.n	8003362 <ai_array_fmt_exported+0xe0>
 8003344:	f36f 000d 	bfc	r0, #0, #14
 8003348:	f040 0040 	orr.w	r0, r0, #64	; 0x40
 800334c:	2840      	cmp	r0, #64	; 0x40
 800334e:	bf1f      	itttt	ne
 8003350:	f8df 33b4 	ldrne.w	r3, [pc, #948]	; 8003708 <.text_19>
 8003354:	4298      	cmpne	r0, r3
 8003356:	f8df 33b4 	ldrne.w	r3, [pc, #948]	; 800370c <.text_20>
 800335a:	4298      	cmpne	r0, r3
 800335c:	d101      	bne.n	8003362 <ai_array_fmt_exported+0xe0>
 800335e:	2001      	movs	r0, #1
 8003360:	4770      	bx	lr
 8003362:	2000      	movs	r0, #0
 8003364:	4770      	bx	lr

08003366 <ai_array_fmt_valid>:
 8003366:	f020 407e 	bic.w	r0, r0, #4261412864	; 0xfe000000
 800336a:	f1b0 0140 	subs.w	r1, r0, #64	; 0x40
 800336e:	d069      	beq.n	8003444 <ai_array_fmt_valid+0xde>
 8003370:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8003374:	1a89      	subs	r1, r1, r2
 8003376:	d065      	beq.n	8003444 <ai_array_fmt_valid+0xde>
 8003378:	f44f 7200 	mov.w	r2, #512	; 0x200
 800337c:	1a89      	subs	r1, r1, r2
 800337e:	d061      	beq.n	8003444 <ai_array_fmt_valid+0xde>
 8003380:	1a89      	subs	r1, r1, r2
 8003382:	d05f      	beq.n	8003444 <ai_array_fmt_valid+0xde>
 8003384:	1fc9      	subs	r1, r1, #7
 8003386:	d05d      	beq.n	8003444 <ai_array_fmt_valid+0xde>
 8003388:	f240 32f9 	movw	r2, #1017	; 0x3f9
 800338c:	1a89      	subs	r1, r1, r2
 800338e:	d059      	beq.n	8003444 <ai_array_fmt_valid+0xde>
 8003390:	390f      	subs	r1, #15
 8003392:	d057      	beq.n	8003444 <ai_array_fmt_valid+0xde>
 8003394:	f240 72f1 	movw	r2, #2033	; 0x7f1
 8003398:	1a89      	subs	r1, r1, r2
 800339a:	d053      	beq.n	8003444 <ai_array_fmt_valid+0xde>
 800339c:	391f      	subs	r1, #31
 800339e:	d051      	beq.n	8003444 <ai_array_fmt_valid+0xde>
 80033a0:	f640 72e1 	movw	r2, #4065	; 0xfe1
 80033a4:	1a89      	subs	r1, r1, r2
 80033a6:	d04d      	beq.n	8003444 <ai_array_fmt_valid+0xde>
 80033a8:	f8df 234c 	ldr.w	r2, [pc, #844]	; 80036f8 <.text_15>
 80033ac:	1a89      	subs	r1, r1, r2
 80033ae:	d049      	beq.n	8003444 <ai_array_fmt_valid+0xde>
 80033b0:	f44f 12c0 	mov.w	r2, #1572864	; 0x180000
 80033b4:	1a89      	subs	r1, r1, r2
 80033b6:	d045      	beq.n	8003444 <ai_array_fmt_valid+0xde>
 80033b8:	f8df 2340 	ldr.w	r2, [pc, #832]	; 80036fc <.text_16>
 80033bc:	1a89      	subs	r1, r1, r2
 80033be:	d041      	beq.n	8003444 <ai_array_fmt_valid+0xde>
 80033c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80033c4:	1a89      	subs	r1, r1, r2
 80033c6:	d03d      	beq.n	8003444 <ai_array_fmt_valid+0xde>
 80033c8:	1a89      	subs	r1, r1, r2
 80033ca:	d03b      	beq.n	8003444 <ai_array_fmt_valid+0xde>
 80033cc:	1fc9      	subs	r1, r1, #7
 80033ce:	d039      	beq.n	8003444 <ai_array_fmt_valid+0xde>
 80033d0:	f240 32f9 	movw	r2, #1017	; 0x3f9
 80033d4:	1a89      	subs	r1, r1, r2
 80033d6:	d035      	beq.n	8003444 <ai_array_fmt_valid+0xde>
 80033d8:	390f      	subs	r1, #15
 80033da:	d033      	beq.n	8003444 <ai_array_fmt_valid+0xde>
 80033dc:	f240 72f1 	movw	r2, #2033	; 0x7f1
 80033e0:	1a89      	subs	r1, r1, r2
 80033e2:	d02f      	beq.n	8003444 <ai_array_fmt_valid+0xde>
 80033e4:	391f      	subs	r1, #31
 80033e6:	d02d      	beq.n	8003444 <ai_array_fmt_valid+0xde>
 80033e8:	f640 72e1 	movw	r2, #4065	; 0xfe1
 80033ec:	1a89      	subs	r1, r1, r2
 80033ee:	d029      	beq.n	8003444 <ai_array_fmt_valid+0xde>
 80033f0:	f8df 2304 	ldr.w	r2, [pc, #772]	; 80036f8 <.text_15>
 80033f4:	1a89      	subs	r1, r1, r2
 80033f6:	d025      	beq.n	8003444 <ai_array_fmt_valid+0xde>
 80033f8:	f44f 12c0 	mov.w	r2, #1572864	; 0x180000
 80033fc:	1a89      	subs	r1, r1, r2
 80033fe:	d021      	beq.n	8003444 <ai_array_fmt_valid+0xde>
 8003400:	f8df 22fc 	ldr.w	r2, [pc, #764]	; 8003700 <.text_17>
 8003404:	1a89      	subs	r1, r1, r2
 8003406:	d01d      	beq.n	8003444 <ai_array_fmt_valid+0xde>
 8003408:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800340c:	1a89      	subs	r1, r1, r2
 800340e:	d019      	beq.n	8003444 <ai_array_fmt_valid+0xde>
 8003410:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003414:	1a89      	subs	r1, r1, r2
 8003416:	d015      	beq.n	8003444 <ai_array_fmt_valid+0xde>
 8003418:	f8df 22e8 	ldr.w	r2, [pc, #744]	; 8003704 <.text_18>
 800341c:	1a89      	subs	r1, r1, r2
 800341e:	d011      	beq.n	8003444 <ai_array_fmt_valid+0xde>
 8003420:	f44f 12c0 	mov.w	r2, #1572864	; 0x180000
 8003424:	1a89      	subs	r1, r1, r2
 8003426:	bf1e      	ittt	ne
 8003428:	f36f 000d 	bfcne	r0, #0, #14
 800342c:	f040 0040 	orrne.w	r0, r0, #64	; 0x40
 8003430:	2840      	cmpne	r0, #64	; 0x40
 8003432:	d007      	beq.n	8003444 <ai_array_fmt_valid+0xde>
 8003434:	f8df 32d0 	ldr.w	r3, [pc, #720]	; 8003708 <.text_19>
 8003438:	4298      	cmp	r0, r3
 800343a:	bf1c      	itt	ne
 800343c:	f8df 32cc 	ldrne.w	r3, [pc, #716]	; 800370c <.text_20>
 8003440:	4298      	cmpne	r0, r3
 8003442:	d101      	bne.n	8003448 <ai_array_fmt_valid+0xe2>
 8003444:	2001      	movs	r0, #1
 8003446:	4770      	bx	lr
 8003448:	2000      	movs	r0, #0
 800344a:	4770      	bx	lr

0800344c <ai_array_fmt_get_formats>:
 800344c:	f8df 12c0 	ldr.w	r1, [pc, #704]	; 8003710 <.text_21>
 8003450:	6001      	str	r1, [r0, #0]
 8003452:	201c      	movs	r0, #28
 8003454:	4770      	bx	lr
	...

08003458 <.text_8>:
 8003458:	00000000 	.word	0x00000000

0800345c <ai_buffer_fmt_name>:
 800345c:	f020 407e 	bic.w	r0, r0, #4261412864	; 0xfe000000
 8003460:	f1b0 0140 	subs.w	r1, r0, #64	; 0x40
 8003464:	d022      	beq.n	80034ac <ai_buffer_fmt_name+0x50>
 8003466:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800346a:	1a89      	subs	r1, r1, r2
 800346c:	d039      	beq.n	80034e2 <ai_buffer_fmt_name+0x86>
 800346e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003472:	1a89      	subs	r1, r1, r2
 8003474:	d020      	beq.n	80034b8 <ai_buffer_fmt_name+0x5c>
 8003476:	1fc9      	subs	r1, r1, #7
 8003478:	d036      	beq.n	80034e8 <ai_buffer_fmt_name+0x8c>
 800347a:	f240 32f9 	movw	r2, #1017	; 0x3f9
 800347e:	1a89      	subs	r1, r1, r2
 8003480:	d01d      	beq.n	80034be <ai_buffer_fmt_name+0x62>
 8003482:	390f      	subs	r1, #15
 8003484:	d033      	beq.n	80034ee <ai_buffer_fmt_name+0x92>
 8003486:	4aa3      	ldr	r2, [pc, #652]	; (8003714 <.text_22>)
 8003488:	1a89      	subs	r1, r1, r2
 800348a:	d021      	beq.n	80034d0 <ai_buffer_fmt_name+0x74>
 800348c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003490:	1a89      	subs	r1, r1, r2
 8003492:	d017      	beq.n	80034c4 <ai_buffer_fmt_name+0x68>
 8003494:	1fc9      	subs	r1, r1, #7
 8003496:	d01e      	beq.n	80034d6 <ai_buffer_fmt_name+0x7a>
 8003498:	f240 32f9 	movw	r2, #1017	; 0x3f9
 800349c:	1a89      	subs	r1, r1, r2
 800349e:	d014      	beq.n	80034ca <ai_buffer_fmt_name+0x6e>
 80034a0:	390f      	subs	r1, #15
 80034a2:	d01b      	beq.n	80034dc <ai_buffer_fmt_name+0x80>
 80034a4:	4a9c      	ldr	r2, [pc, #624]	; (8003718 <.text_23>)
 80034a6:	1a89      	subs	r1, r1, r2
 80034a8:	d003      	beq.n	80034b2 <ai_buffer_fmt_name+0x56>
 80034aa:	e023      	b.n	80034f4 <ai_buffer_fmt_name+0x98>
 80034ac:	f20f 3070 	addw	r0, pc, #880	; 0x370
 80034b0:	4770      	bx	lr
 80034b2:	f20f 3078 	addw	r0, pc, #888	; 0x378
 80034b6:	4770      	bx	lr
 80034b8:	f20f 3094 	addw	r0, pc, #916	; 0x394
 80034bc:	4770      	bx	lr
 80034be:	f20f 3098 	addw	r0, pc, #920	; 0x398
 80034c2:	4770      	bx	lr
 80034c4:	f20f 30b0 	addw	r0, pc, #944	; 0x3b0
 80034c8:	4770      	bx	lr
 80034ca:	f20f 30b4 	addw	r0, pc, #948	; 0x3b4
 80034ce:	4770      	bx	lr
 80034d0:	f20f 30cc 	addw	r0, pc, #972	; 0x3cc
 80034d4:	4770      	bx	lr
 80034d6:	f20f 30d0 	addw	r0, pc, #976	; 0x3d0
 80034da:	4770      	bx	lr
 80034dc:	f20f 30d0 	addw	r0, pc, #976	; 0x3d0
 80034e0:	4770      	bx	lr
 80034e2:	f20f 30dc 	addw	r0, pc, #988	; 0x3dc
 80034e6:	4770      	bx	lr
 80034e8:	f20f 30dc 	addw	r0, pc, #988	; 0x3dc
 80034ec:	4770      	bx	lr
 80034ee:	f20f 30e0 	addw	r0, pc, #992	; 0x3e0
 80034f2:	4770      	bx	lr
 80034f4:	0b80      	lsrs	r0, r0, #14
 80034f6:	0380      	lsls	r0, r0, #14
 80034f8:	f040 0040 	orr.w	r0, r0, #64	; 0x40
 80034fc:	2840      	cmp	r0, #64	; 0x40
 80034fe:	d007      	beq.n	8003510 <ai_buffer_fmt_name+0xb4>
 8003500:	4981      	ldr	r1, [pc, #516]	; (8003708 <.text_19>)
 8003502:	4288      	cmp	r0, r1
 8003504:	d00a      	beq.n	800351c <ai_buffer_fmt_name+0xc0>
 8003506:	4981      	ldr	r1, [pc, #516]	; (800370c <.text_20>)
 8003508:	4288      	cmp	r0, r1
 800350a:	d004      	beq.n	8003516 <ai_buffer_fmt_name+0xba>
 800350c:	a079      	add	r0, pc, #484	; (adr r0, 80036f4 <.text_14>)
 800350e:	4770      	bx	lr
 8003510:	f20f 4074 	addw	r0, pc, #1140	; 0x474
 8003514:	4770      	bx	lr
 8003516:	f20f 4088 	addw	r0, pc, #1160	; 0x488
 800351a:	4770      	bx	lr
 800351c:	f20f 4094 	addw	r0, pc, #1172	; 0x494
 8003520:	4770      	bx	lr

08003522 <ai_buffer_fmt_valid>:
 8003522:	f020 407e 	bic.w	r0, r0, #4261412864	; 0xfe000000
 8003526:	f1b0 0140 	subs.w	r1, r0, #64	; 0x40
 800352a:	d02d      	beq.n	8003588 <ai_buffer_fmt_valid+0x66>
 800352c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8003530:	1a89      	subs	r1, r1, r2
 8003532:	d029      	beq.n	8003588 <ai_buffer_fmt_valid+0x66>
 8003534:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003538:	1a89      	subs	r1, r1, r2
 800353a:	d025      	beq.n	8003588 <ai_buffer_fmt_valid+0x66>
 800353c:	1fc9      	subs	r1, r1, #7
 800353e:	d023      	beq.n	8003588 <ai_buffer_fmt_valid+0x66>
 8003540:	f240 32f9 	movw	r2, #1017	; 0x3f9
 8003544:	1a89      	subs	r1, r1, r2
 8003546:	d01f      	beq.n	8003588 <ai_buffer_fmt_valid+0x66>
 8003548:	390f      	subs	r1, #15
 800354a:	d01d      	beq.n	8003588 <ai_buffer_fmt_valid+0x66>
 800354c:	4a71      	ldr	r2, [pc, #452]	; (8003714 <.text_22>)
 800354e:	1a89      	subs	r1, r1, r2
 8003550:	d01a      	beq.n	8003588 <ai_buffer_fmt_valid+0x66>
 8003552:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003556:	1a89      	subs	r1, r1, r2
 8003558:	d016      	beq.n	8003588 <ai_buffer_fmt_valid+0x66>
 800355a:	1fc9      	subs	r1, r1, #7
 800355c:	d014      	beq.n	8003588 <ai_buffer_fmt_valid+0x66>
 800355e:	f240 32f9 	movw	r2, #1017	; 0x3f9
 8003562:	1a89      	subs	r1, r1, r2
 8003564:	d010      	beq.n	8003588 <ai_buffer_fmt_valid+0x66>
 8003566:	390f      	subs	r1, #15
 8003568:	d00e      	beq.n	8003588 <ai_buffer_fmt_valid+0x66>
 800356a:	4a6b      	ldr	r2, [pc, #428]	; (8003718 <.text_23>)
 800356c:	1a89      	subs	r1, r1, r2
 800356e:	bf1f      	itttt	ne
 8003570:	0b80      	lsrne	r0, r0, #14
 8003572:	0380      	lslne	r0, r0, #14
 8003574:	f040 0040 	orrne.w	r0, r0, #64	; 0x40
 8003578:	2840      	cmpne	r0, #64	; 0x40
 800357a:	d005      	beq.n	8003588 <ai_buffer_fmt_valid+0x66>
 800357c:	4b62      	ldr	r3, [pc, #392]	; (8003708 <.text_19>)
 800357e:	4298      	cmp	r0, r3
 8003580:	bf1c      	itt	ne
 8003582:	4b62      	ldrne	r3, [pc, #392]	; (800370c <.text_20>)
 8003584:	4298      	cmpne	r0, r3
 8003586:	d101      	bne.n	800358c <ai_buffer_fmt_valid+0x6a>
 8003588:	2001      	movs	r0, #1
 800358a:	4770      	bx	lr
 800358c:	2000      	movs	r0, #0
 800358e:	4770      	bx	lr

08003590 <ai_buffer_fmt_get_formats>:
 8003590:	4962      	ldr	r1, [pc, #392]	; (800371c <.text_24>)
 8003592:	6001      	str	r1, [r0, #0]
 8003594:	200c      	movs	r0, #12
 8003596:	4770      	bx	lr

08003598 <ai_array_to_buffer_fmt>:
 8003598:	4601      	mov	r1, r0
 800359a:	2040      	movs	r0, #64	; 0x40
 800359c:	f3c1 4243 	ubfx	r2, r1, #17, #4
 80035a0:	2a02      	cmp	r2, #2
 80035a2:	d104      	bne.n	80035ae <ai_array_to_buffer_fmt+0x16>
 80035a4:	485e      	ldr	r0, [pc, #376]	; (8003720 <.text_25>)
 80035a6:	4008      	ands	r0, r1
 80035a8:	f440 2080 	orr.w	r0, r0, #262144	; 0x40000
 80035ac:	e037      	b.n	800361e <ai_array_to_buffer_fmt+0x86>
 80035ae:	f021 427e 	bic.w	r2, r1, #4261412864	; 0xfe000000
 80035b2:	4b55      	ldr	r3, [pc, #340]	; (8003708 <.text_19>)
 80035b4:	1ad2      	subs	r2, r2, r3
 80035b6:	d02d      	beq.n	8003614 <ai_array_to_buffer_fmt+0x7c>
 80035b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80035bc:	1ad2      	subs	r2, r2, r3
 80035be:	d01b      	beq.n	80035f8 <ai_array_to_buffer_fmt+0x60>
 80035c0:	1fd2      	subs	r2, r2, #7
 80035c2:	d029      	beq.n	8003618 <ai_array_to_buffer_fmt+0x80>
 80035c4:	f240 33f9 	movw	r3, #1017	; 0x3f9
 80035c8:	1ad2      	subs	r2, r2, r3
 80035ca:	d017      	beq.n	80035fc <ai_array_to_buffer_fmt+0x64>
 80035cc:	3a0f      	subs	r2, #15
 80035ce:	d025      	beq.n	800361c <ai_array_to_buffer_fmt+0x84>
 80035d0:	4b50      	ldr	r3, [pc, #320]	; (8003714 <.text_22>)
 80035d2:	1ad2      	subs	r2, r2, r3
 80035d4:	d018      	beq.n	8003608 <ai_array_to_buffer_fmt+0x70>
 80035d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80035da:	1ad2      	subs	r2, r2, r3
 80035dc:	d010      	beq.n	8003600 <ai_array_to_buffer_fmt+0x68>
 80035de:	1fd2      	subs	r2, r2, #7
 80035e0:	d014      	beq.n	800360c <ai_array_to_buffer_fmt+0x74>
 80035e2:	f240 33f9 	movw	r3, #1017	; 0x3f9
 80035e6:	1ad2      	subs	r2, r2, r3
 80035e8:	d00c      	beq.n	8003604 <ai_array_to_buffer_fmt+0x6c>
 80035ea:	3a0f      	subs	r2, #15
 80035ec:	d010      	beq.n	8003610 <ai_array_to_buffer_fmt+0x78>
 80035ee:	4b4a      	ldr	r3, [pc, #296]	; (8003718 <.text_23>)
 80035f0:	1ad2      	subs	r2, r2, r3
 80035f2:	d114      	bne.n	800361e <ai_array_to_buffer_fmt+0x86>
 80035f4:	484b      	ldr	r0, [pc, #300]	; (8003724 <.text_26>)
 80035f6:	e012      	b.n	800361e <ai_array_to_buffer_fmt+0x86>
 80035f8:	484b      	ldr	r0, [pc, #300]	; (8003728 <.text_27>)
 80035fa:	e010      	b.n	800361e <ai_array_to_buffer_fmt+0x86>
 80035fc:	484b      	ldr	r0, [pc, #300]	; (800372c <.text_28>)
 80035fe:	e00e      	b.n	800361e <ai_array_to_buffer_fmt+0x86>
 8003600:	484b      	ldr	r0, [pc, #300]	; (8003730 <.text_29>)
 8003602:	e00c      	b.n	800361e <ai_array_to_buffer_fmt+0x86>
 8003604:	484b      	ldr	r0, [pc, #300]	; (8003734 <.text_30>)
 8003606:	e00a      	b.n	800361e <ai_array_to_buffer_fmt+0x86>
 8003608:	4840      	ldr	r0, [pc, #256]	; (800370c <.text_20>)
 800360a:	e008      	b.n	800361e <ai_array_to_buffer_fmt+0x86>
 800360c:	484a      	ldr	r0, [pc, #296]	; (8003738 <.text_31>)
 800360e:	e006      	b.n	800361e <ai_array_to_buffer_fmt+0x86>
 8003610:	484a      	ldr	r0, [pc, #296]	; (800373c <.text_32>)
 8003612:	e004      	b.n	800361e <ai_array_to_buffer_fmt+0x86>
 8003614:	4618      	mov	r0, r3
 8003616:	e002      	b.n	800361e <ai_array_to_buffer_fmt+0x86>
 8003618:	4849      	ldr	r0, [pc, #292]	; (8003740 <.text_33>)
 800361a:	e000      	b.n	800361e <ai_array_to_buffer_fmt+0x86>
 800361c:	4849      	ldr	r0, [pc, #292]	; (8003744 <.text_34>)
 800361e:	004a      	lsls	r2, r1, #1
 8003620:	bf4c      	ite	mi
 8003622:	f04f 4280 	movmi.w	r2, #1073741824	; 0x40000000
 8003626:	2200      	movpl	r2, #0
 8003628:	4310      	orrs	r0, r2
 800362a:	008a      	lsls	r2, r1, #2
 800362c:	bf4c      	ite	mi
 800362e:	f04f 5200 	movmi.w	r2, #536870912	; 0x20000000
 8003632:	2200      	movpl	r2, #0
 8003634:	4310      	orrs	r0, r2
 8003636:	0109      	lsls	r1, r1, #4
 8003638:	bf4c      	ite	mi
 800363a:	f04f 6100 	movmi.w	r1, #134217728	; 0x8000000
 800363e:	2100      	movpl	r1, #0
 8003640:	4308      	orrs	r0, r1
 8003642:	4770      	bx	lr

08003644 <ai_buffer_to_array_fmt>:
 8003644:	4602      	mov	r2, r0
 8003646:	f022 407e 	bic.w	r0, r2, #4261412864	; 0xfe000000
 800364a:	3840      	subs	r0, #64	; 0x40
 800364c:	d022      	beq.n	8003694 <ai_buffer_to_array_fmt+0x50>
 800364e:	f44f 2180 	mov.w	r1, #262144	; 0x40000
 8003652:	1a40      	subs	r0, r0, r1
 8003654:	d030      	beq.n	80036b8 <ai_buffer_to_array_fmt+0x74>
 8003656:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800365a:	1a40      	subs	r0, r0, r1
 800365c:	d01e      	beq.n	800369c <ai_buffer_to_array_fmt+0x58>
 800365e:	1fc0      	subs	r0, r0, #7
 8003660:	d02c      	beq.n	80036bc <ai_buffer_to_array_fmt+0x78>
 8003662:	f240 31f9 	movw	r1, #1017	; 0x3f9
 8003666:	1a40      	subs	r0, r0, r1
 8003668:	d01a      	beq.n	80036a0 <ai_buffer_to_array_fmt+0x5c>
 800366a:	380f      	subs	r0, #15
 800366c:	d028      	beq.n	80036c0 <ai_buffer_to_array_fmt+0x7c>
 800366e:	4929      	ldr	r1, [pc, #164]	; (8003714 <.text_22>)
 8003670:	1a40      	subs	r0, r0, r1
 8003672:	d01b      	beq.n	80036ac <ai_buffer_to_array_fmt+0x68>
 8003674:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003678:	1a40      	subs	r0, r0, r1
 800367a:	d013      	beq.n	80036a4 <ai_buffer_to_array_fmt+0x60>
 800367c:	1fc0      	subs	r0, r0, #7
 800367e:	d017      	beq.n	80036b0 <ai_buffer_to_array_fmt+0x6c>
 8003680:	f240 31f9 	movw	r1, #1017	; 0x3f9
 8003684:	1a40      	subs	r0, r0, r1
 8003686:	d00f      	beq.n	80036a8 <ai_buffer_to_array_fmt+0x64>
 8003688:	380f      	subs	r0, #15
 800368a:	d013      	beq.n	80036b4 <ai_buffer_to_array_fmt+0x70>
 800368c:	4922      	ldr	r1, [pc, #136]	; (8003718 <.text_23>)
 800368e:	1a40      	subs	r0, r0, r1
 8003690:	d002      	beq.n	8003698 <ai_buffer_to_array_fmt+0x54>
 8003692:	e017      	b.n	80036c4 <ai_buffer_to_array_fmt+0x80>
 8003694:	2040      	movs	r0, #64	; 0x40
 8003696:	e01f      	b.n	80036d8 <ai_buffer_to_array_fmt+0x94>
 8003698:	4822      	ldr	r0, [pc, #136]	; (8003724 <.text_26>)
 800369a:	e01d      	b.n	80036d8 <ai_buffer_to_array_fmt+0x94>
 800369c:	4822      	ldr	r0, [pc, #136]	; (8003728 <.text_27>)
 800369e:	e01b      	b.n	80036d8 <ai_buffer_to_array_fmt+0x94>
 80036a0:	4822      	ldr	r0, [pc, #136]	; (800372c <.text_28>)
 80036a2:	e019      	b.n	80036d8 <ai_buffer_to_array_fmt+0x94>
 80036a4:	4822      	ldr	r0, [pc, #136]	; (8003730 <.text_29>)
 80036a6:	e017      	b.n	80036d8 <ai_buffer_to_array_fmt+0x94>
 80036a8:	4822      	ldr	r0, [pc, #136]	; (8003734 <.text_30>)
 80036aa:	e015      	b.n	80036d8 <ai_buffer_to_array_fmt+0x94>
 80036ac:	4817      	ldr	r0, [pc, #92]	; (800370c <.text_20>)
 80036ae:	e013      	b.n	80036d8 <ai_buffer_to_array_fmt+0x94>
 80036b0:	4821      	ldr	r0, [pc, #132]	; (8003738 <.text_31>)
 80036b2:	e011      	b.n	80036d8 <ai_buffer_to_array_fmt+0x94>
 80036b4:	4821      	ldr	r0, [pc, #132]	; (800373c <.text_32>)
 80036b6:	e00f      	b.n	80036d8 <ai_buffer_to_array_fmt+0x94>
 80036b8:	4813      	ldr	r0, [pc, #76]	; (8003708 <.text_19>)
 80036ba:	e00d      	b.n	80036d8 <ai_buffer_to_array_fmt+0x94>
 80036bc:	4820      	ldr	r0, [pc, #128]	; (8003740 <.text_33>)
 80036be:	e00b      	b.n	80036d8 <ai_buffer_to_array_fmt+0x94>
 80036c0:	4820      	ldr	r0, [pc, #128]	; (8003744 <.text_34>)
 80036c2:	e009      	b.n	80036d8 <ai_buffer_to_array_fmt+0x94>
 80036c4:	f3c2 51c0 	ubfx	r1, r2, #23, #1
 80036c8:	f3c2 000d 	ubfx	r0, r2, #0, #14
 80036cc:	2900      	cmp	r1, #0
 80036ce:	bf14      	ite	ne
 80036d0:	f440 0004 	orrne.w	r0, r0, #8650752	; 0x840000
 80036d4:	f440 2080 	orreq.w	r0, r0, #262144	; 0x40000
 80036d8:	0051      	lsls	r1, r2, #1
 80036da:	bf48      	it	mi
 80036dc:	f040 4080 	orrmi.w	r0, r0, #1073741824	; 0x40000000
 80036e0:	0091      	lsls	r1, r2, #2
 80036e2:	bf48      	it	mi
 80036e4:	f040 5000 	orrmi.w	r0, r0, #536870912	; 0x20000000
 80036e8:	0111      	lsls	r1, r2, #4
 80036ea:	bf48      	it	mi
 80036ec:	f040 6000 	orrmi.w	r0, r0, #134217728	; 0x8000000
 80036f0:	4770      	bx	lr
	...

080036f4 <.text_14>:
 80036f4:	00000000 	.word	0x00000000

080036f8 <.text_15>:
 80036f8:	002be80f 	.word	0x002be80f

080036fc <.text_16>:
 80036fc:	003bf7f1 	.word	0x003bf7f1

08003700 <.text_17>:
 8003700:	00b9fff1 	.word	0x00b9fff1

08003704 <.text_18>:
 8003704:	004df000 	.word	0x004df000

08003708 <.text_19>:
 8003708:	00040040 	.word	0x00040040

0800370c <.text_20>:
 800370c:	00840040 	.word	0x00840040

08003710 <.text_21>:
 8003710:	0800a098 	.word	0x0800a098

08003714 <.text_22>:
 8003714:	007ff7f1 	.word	0x007ff7f1

08003718 <.text_23>:
 8003718:	00fe07f1 	.word	0x00fe07f1

0800371c <.text_24>:
 800371c:	0800a108 	.word	0x0800a108

08003720 <.text_25>:
 8003720:	00803fff 	.word	0x00803fff

08003724 <.text_26>:
 8003724:	01821040 	.word	0x01821040

08003728 <.text_27>:
 8003728:	00040440 	.word	0x00040440

0800372c <.text_28>:
 800372c:	00040840 	.word	0x00040840

08003730 <.text_29>:
 8003730:	00840440 	.word	0x00840440

08003734 <.text_30>:
 8003734:	00840840 	.word	0x00840840

08003738 <.text_31>:
 8003738:	00840447 	.word	0x00840447

0800373c <.text_32>:
 800373c:	0084084f 	.word	0x0084084f

08003740 <.text_33>:
 8003740:	00040447 	.word	0x00040447

08003744 <.text_34>:
 8003744:	0004084f 	.word	0x0004084f

08003748 <ai_array_get_byte_size>:
 8003748:	b909      	cbnz	r1, 800374e <ai_array_get_byte_size+0x6>
 800374a:	2000      	movs	r0, #0
 800374c:	4770      	bx	lr
 800374e:	11c2      	asrs	r2, r0, #7
 8003750:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003754:	f3c0 3382 	ubfx	r3, r0, #14, #3
 8003758:	189b      	adds	r3, r3, r2
 800375a:	4359      	muls	r1, r3
 800375c:	1dc9      	adds	r1, r1, #7
 800375e:	08c9      	lsrs	r1, r1, #3
 8003760:	1543      	asrs	r3, r0, #21
 8003762:	00c9      	lsls	r1, r1, #3
 8003764:	f003 0303 	and.w	r3, r3, #3
 8003768:	ea4f 4c60 	mov.w	ip, r0, asr #17
 800376c:	40d9      	lsrs	r1, r3
 800376e:	f00c 0c0f 	and.w	ip, ip, #15
 8003772:	f1bc 0f04 	cmp.w	ip, #4
 8003776:	d00a      	beq.n	800378e <ai_array_get_byte_size+0x46>
 8003778:	f1bc 0f08 	cmp.w	ip, #8
 800377c:	bf02      	ittt	eq
 800377e:	f3c0 3082 	ubfxeq	r0, r0, #14, #3
 8003782:	1882      	addeq	r2, r0, r2
 8003784:	eb01 2102 	addeq.w	r1, r1, r2, lsl #8
 8003788:	1dc9      	adds	r1, r1, #7
 800378a:	08c8      	lsrs	r0, r1, #3
 800378c:	4770      	bx	lr
 800378e:	f3c0 3082 	ubfx	r0, r0, #14, #3
 8003792:	1882      	adds	r2, r0, r2
 8003794:	eb01 1102 	add.w	r1, r1, r2, lsl #4
 8003798:	1dc9      	adds	r1, r1, #7
 800379a:	08c8      	lsrs	r0, r1, #3
 800379c:	4770      	bx	lr

0800379e <ai_array_get_data_byte_size>:
 800379e:	b909      	cbnz	r1, 80037a4 <ai_array_get_data_byte_size+0x6>
 80037a0:	2000      	movs	r0, #0
 80037a2:	4770      	bx	lr
 80037a4:	11c2      	asrs	r2, r0, #7
 80037a6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80037aa:	f3c0 3382 	ubfx	r3, r0, #14, #3
 80037ae:	189a      	adds	r2, r3, r2
 80037b0:	4351      	muls	r1, r2
 80037b2:	1dc9      	adds	r1, r1, #7
 80037b4:	08c9      	lsrs	r1, r1, #3
 80037b6:	1540      	asrs	r0, r0, #21
 80037b8:	00c9      	lsls	r1, r1, #3
 80037ba:	f000 0003 	and.w	r0, r0, #3
 80037be:	40c1      	lsrs	r1, r0
 80037c0:	1dc9      	adds	r1, r1, #7
 80037c2:	08c8      	lsrs	r0, r1, #3
 80037c4:	4770      	bx	lr

080037c6 <ai_array_get_elems_from_size>:
 80037c6:	b909      	cbnz	r1, 80037cc <ai_array_get_elems_from_size+0x6>
 80037c8:	2000      	movs	r0, #0
 80037ca:	4770      	bx	lr
 80037cc:	1442      	asrs	r2, r0, #17
 80037ce:	00c9      	lsls	r1, r1, #3
 80037d0:	f002 020f 	and.w	r2, r2, #15
 80037d4:	2a04      	cmp	r2, #4
 80037d6:	d002      	beq.n	80037de <ai_array_get_elems_from_size+0x18>
 80037d8:	2a08      	cmp	r2, #8
 80037da:	d009      	beq.n	80037f0 <ai_array_get_elems_from_size+0x2a>
 80037dc:	e010      	b.n	8003800 <ai_array_get_elems_from_size+0x3a>
 80037de:	11c3      	asrs	r3, r0, #7
 80037e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80037e4:	f3c0 3282 	ubfx	r2, r0, #14, #3
 80037e8:	18d2      	adds	r2, r2, r3
 80037ea:	eba1 1102 	sub.w	r1, r1, r2, lsl #4
 80037ee:	e007      	b.n	8003800 <ai_array_get_elems_from_size+0x3a>
 80037f0:	11c2      	asrs	r2, r0, #7
 80037f2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80037f6:	f3c0 3382 	ubfx	r3, r0, #14, #3
 80037fa:	189a      	adds	r2, r3, r2
 80037fc:	eba1 2102 	sub.w	r1, r1, r2, lsl #8
 8003800:	1542      	asrs	r2, r0, #21
 8003802:	f002 0203 	and.w	r2, r2, #3
 8003806:	4091      	lsls	r1, r2
 8003808:	1dc9      	adds	r1, r1, #7
 800380a:	11c2      	asrs	r2, r0, #7
 800380c:	08c9      	lsrs	r1, r1, #3
 800380e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003812:	f3c0 3082 	ubfx	r0, r0, #14, #3
 8003816:	00c9      	lsls	r1, r1, #3
 8003818:	1880      	adds	r0, r0, r2
 800381a:	fbb1 f0f0 	udiv	r0, r1, r0
 800381e:	4770      	bx	lr

08003820 <.text_38>:
 8003820:	5f544d46 	.word	0x5f544d46
 8003824:	454e4f4e 	.word	0x454e4f4e
 8003828:	00000000 	.word	0x00000000

0800382c <.text_39>:
 800382c:	5f544d46 	.word	0x5f544d46
 8003830:	414f4c46 	.word	0x414f4c46
 8003834:	0054      	.short	0x0054
	...

08003838 <.text_40>:
 8003838:	5f544d46 	.word	0x5f544d46
 800383c:	414f4c46 	.word	0x414f4c46
 8003840:	00343654 	.word	0x00343654

08003844 <.text_41>:
 8003844:	5f544d46 	.word	0x5f544d46
 8003848:	414f4c46 	.word	0x414f4c46
 800384c:	00363154 	.word	0x00363154

08003850 <.text_42>:
 8003850:	5f544d46 	.word	0x5f544d46
 8003854:	3855      	.short	0x3855
	...

08003858 <.text_43>:
 8003858:	5f544d46 	.word	0x5f544d46
 800385c:	00363155 	.word	0x00363155

08003860 <.text_44>:
 8003860:	5f544d46 	.word	0x5f544d46
 8003864:	00323355 	.word	0x00323355

08003868 <.text_45>:
 8003868:	5f544d46 	.word	0x5f544d46
 800386c:	00343655 	.word	0x00343655

08003870 <.text_46>:
 8003870:	5f544d46 	.word	0x5f544d46
 8003874:	3455      	.short	0x3455
	...

08003878 <.text_47>:
 8003878:	5f544d46 	.word	0x5f544d46
 800387c:	3853      	.short	0x3853
	...

08003880 <.text_48>:
 8003880:	5f544d46 	.word	0x5f544d46
 8003884:	00363153 	.word	0x00363153

08003888 <.text_49>:
 8003888:	5f544d46 	.word	0x5f544d46
 800388c:	00323353 	.word	0x00323353

08003890 <.text_50>:
 8003890:	5f544d46 	.word	0x5f544d46
 8003894:	00343653 	.word	0x00343653

08003898 <.text_51>:
 8003898:	5f544d46 	.word	0x5f544d46
 800389c:	3453      	.short	0x3453
	...

080038a0 <.text_52>:
 80038a0:	5f544d46 	.word	0x5f544d46
 80038a4:	0051      	.short	0x0051
	...

080038a8 <.text_53>:
 80038a8:	5f544d46 	.word	0x5f544d46
 80038ac:	3751      	.short	0x3751
	...

080038b0 <.text_54>:
 80038b0:	5f544d46 	.word	0x5f544d46
 80038b4:	00353151 	.word	0x00353151

080038b8 <.text_55>:
 80038b8:	5f544d46 	.word	0x5f544d46
 80038bc:	00313351 	.word	0x00313351

080038c0 <.text_56>:
 80038c0:	5f544d46 	.word	0x5f544d46
 80038c4:	5155      	.short	0x5155
	...

080038c8 <.text_57>:
 80038c8:	5f544d46 	.word	0x5f544d46
 80038cc:	00375155 	.word	0x00375155

080038d0 <.text_58>:
 80038d0:	5f544d46 	.word	0x5f544d46
 80038d4:	35315155 	.word	0x35315155
 80038d8:	00000000 	.word	0x00000000

080038dc <.text_59>:
 80038dc:	5f544d46 	.word	0x5f544d46
 80038e0:	31335155 	.word	0x31335155
 80038e4:	00000000 	.word	0x00000000

080038e8 <.text_60>:
 80038e8:	5f544d46 	.word	0x5f544d46
 80038ec:	3454554c 	.word	0x3454554c
 80038f0:	4f4c465f 	.word	0x4f4c465f
 80038f4:	5441      	.short	0x5441
	...

080038f8 <.text_61>:
 80038f8:	5f544d46 	.word	0x5f544d46
 80038fc:	3854554c 	.word	0x3854554c
 8003900:	4f4c465f 	.word	0x4f4c465f
 8003904:	5441      	.short	0x5441
	...

08003908 <.text_62>:
 8003908:	5f544d46 	.word	0x5f544d46
 800390c:	3454554c 	.word	0x3454554c
 8003910:	3531515f 	.word	0x3531515f
 8003914:	00000000 	.word	0x00000000

08003918 <.text_63>:
 8003918:	5f544d46 	.word	0x5f544d46
 800391c:	3854554c 	.word	0x3854554c
 8003920:	3531515f 	.word	0x3531515f
 8003924:	00000000 	.word	0x00000000

08003928 <.text_64>:
 8003928:	5f544d46 	.word	0x5f544d46
 800392c:	3454554c 	.word	0x3454554c
 8003930:	3151555f 	.word	0x3151555f
 8003934:	0035      	.short	0x0035
	...

08003938 <.text_65>:
 8003938:	5f544d46 	.word	0x5f544d46
 800393c:	3854554c 	.word	0x3854554c
 8003940:	3151555f 	.word	0x3151555f
 8003944:	0035      	.short	0x0035
	...

08003948 <.text_66>:
 8003948:	415f4941 	.word	0x415f4941
 800394c:	59415252 	.word	0x59415252
 8003950:	524f465f 	.word	0x524f465f
 8003954:	5f54414d 	.word	0x5f54414d
 8003958:	454e4f4e 	.word	0x454e4f4e
 800395c:	00000000 	.word	0x00000000

08003960 <.text_67>:
 8003960:	415f4941 	.word	0x415f4941
 8003964:	59415252 	.word	0x59415252
 8003968:	524f465f 	.word	0x524f465f
 800396c:	5f54414d 	.word	0x5f54414d
 8003970:	0051      	.short	0x0051
	...

08003974 <.text_68>:
 8003974:	415f4941 	.word	0x415f4941
 8003978:	59415252 	.word	0x59415252
 800397c:	524f465f 	.word	0x524f465f
 8003980:	5f54414d 	.word	0x5f54414d
 8003984:	5155      	.short	0x5155
	...

08003988 <.text_69>:
 8003988:	425f4941 	.word	0x425f4941
 800398c:	45464655 	.word	0x45464655
 8003990:	4f465f52 	.word	0x4f465f52
 8003994:	54414d52 	.word	0x54414d52
 8003998:	4e4f4e5f 	.word	0x4e4f4e5f
 800399c:	0045      	.short	0x0045
	...

080039a0 <.text_70>:
 80039a0:	425f4941 	.word	0x425f4941
 80039a4:	45464655 	.word	0x45464655
 80039a8:	4f465f52 	.word	0x4f465f52
 80039ac:	54414d52 	.word	0x54414d52
 80039b0:	515f      	.short	0x515f
	...

080039b4 <.text_71>:
 80039b4:	425f4941 	.word	0x425f4941
 80039b8:	45464655 	.word	0x45464655
 80039bc:	4f465f52 	.word	0x4f465f52
 80039c0:	54414d52 	.word	0x54414d52
 80039c4:	0051555f 	.word	0x0051555f

080039c8 <ai_math_dot_array>:
 80039c8:	b530      	push	{r4, r5, lr}
 80039ca:	4604      	mov	r4, r0
 80039cc:	4608      	mov	r0, r1
 80039ce:	b081      	sub	sp, #4
 80039d0:	4611      	mov	r1, r2
 80039d2:	461a      	mov	r2, r3
 80039d4:	2500      	movs	r5, #0
 80039d6:	9500      	str	r5, [sp, #0]
 80039d8:	466b      	mov	r3, sp
 80039da:	f000 ff95 	bl	8004908 <arm_dot_prod_f32>
 80039de:	ed94 0a00 	vldr	s0, [r4]
 80039e2:	eddd 0a00 	vldr	s1, [sp]
 80039e6:	ee70 0a20 	vadd.f32	s1, s0, s1
 80039ea:	edc4 0a00 	vstr	s1, [r4]
 80039ee:	b001      	add	sp, #4
 80039f0:	bd30      	pop	{r4, r5, pc}
	...

080039f4 <ai_math_sqrt>:
 80039f4:	eef0 0a40 	vmov.f32	s1, s0
 80039f8:	eef5 0a40 	vcmp.f32	s1, #0.0
 80039fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a00:	ed9f 0a28 	vldr	s0, [pc, #160]	; 8003aa4 <.text_12>
 8003a04:	db01      	blt.n	8003a0a <ai_math_sqrt+0x16>
 8003a06:	eeb1 0ae0 	vsqrt.f32	s0, s1
 8003a0a:	4770      	bx	lr

08003a0c <ai_math_exp>:
 8003a0c:	f005 ba2a 	b.w	8008e64 <expf>

08003a10 <ai_math_pow>:
 8003a10:	f005 bb18 	b.w	8009044 <powf>

08003a14 <ai_math_tanh>:
 8003a14:	f005 b9d4 	b.w	8008dc0 <tanhf>

08003a18 <ai_math_relu>:
 8003a18:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8003a1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a20:	bf48      	it	mi
 8003a22:	ed9f 0a20 	vldrmi	s0, [pc, #128]	; 8003aa4 <.text_12>
 8003a26:	4770      	bx	lr

08003a28 <ai_math_prelu>:
 8003a28:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8003a2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a30:	bf48      	it	mi
 8003a32:	ee20 0a20 	vmulmi.f32	s0, s0, s1
 8003a36:	4770      	bx	lr

08003a38 <ai_math_sigmoid>:
 8003a38:	b500      	push	{lr}
 8003a3a:	b081      	sub	sp, #4
 8003a3c:	eeb1 0a40 	vneg.f32	s0, s0
 8003a40:	f005 fa10 	bl	8008e64 <expf>
 8003a44:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8003a48:	ee30 0a20 	vadd.f32	s0, s0, s1
 8003a4c:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 8003a50:	ee81 0a00 	vdiv.f32	s0, s2, s0
 8003a54:	b001      	add	sp, #4
 8003a56:	bd00      	pop	{pc}

08003a58 <ai_math_hard_sigmoid>:
 8003a58:	eef0 0a40 	vmov.f32	s1, s0
 8003a5c:	ed9f 1a12 	vldr	s2, [pc, #72]	; 8003aa8 <.text_13>
 8003a60:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8003a64:	ee00 0a81 	vmla.f32	s0, s1, s2
 8003a68:	eddf 0a10 	vldr	s1, [pc, #64]	; 8003aac <.text_14>
 8003a6c:	eeb4 0a60 	vcmp.f32	s0, s1
 8003a70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a74:	da07      	bge.n	8003a86 <ai_math_hard_sigmoid+0x2e>
 8003a76:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8003a7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a7e:	d504      	bpl.n	8003a8a <ai_math_hard_sigmoid+0x32>
 8003a80:	ed9f 0a08 	vldr	s0, [pc, #32]	; 8003aa4 <.text_12>
 8003a84:	4770      	bx	lr
 8003a86:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003a8a:	4770      	bx	lr

08003a8c <ai_math_sign>:
 8003a8c:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8003a90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a94:	bfcc      	ite	gt
 8003a96:	ed9f 0a06 	vldrgt	s0, [pc, #24]	; 8003ab0 <.text_15>
 8003a9a:	ed9f 0a06 	vldrle	s0, [pc, #24]	; 8003ab4 <.text_16>
 8003a9e:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8003aa2:	4770      	bx	lr

08003aa4 <.text_12>:
 8003aa4:	00000000 	.word	0x00000000

08003aa8 <.text_13>:
 8003aa8:	3e4ccccd 	.word	0x3e4ccccd

08003aac <.text_14>:
 8003aac:	3f800001 	.word	0x3f800001

08003ab0 <.text_15>:
 8003ab0:	00000001 	.word	0x00000001

08003ab4 <.text_16>:
 8003ab4:	ffffffff 	.word	0xffffffff

08003ab8 <ai_sum>:
 8003ab8:	ee30 0a20 	vadd.f32	s0, s0, s1
 8003abc:	4770      	bx	lr

08003abe <ai_sub>:
 8003abe:	ee30 0a60 	vsub.f32	s0, s0, s1
 8003ac2:	4770      	bx	lr

08003ac4 <ai_mul>:
 8003ac4:	ee20 0a20 	vmul.f32	s0, s0, s1
 8003ac8:	4770      	bx	lr

08003aca <ai_div>:
 8003aca:	ee80 0a20 	vdiv.f32	s0, s0, s1
 8003ace:	4770      	bx	lr

08003ad0 <ai_max>:
 8003ad0:	eef4 0a40 	vcmp.f32	s1, s0
 8003ad4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ad8:	bf58      	it	pl
 8003ada:	eeb0 0a60 	vmovpl.f32	s0, s1
 8003ade:	4770      	bx	lr

08003ae0 <ai_min>:
 8003ae0:	eeb4 0a60 	vcmp.f32	s0, s1
 8003ae4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ae8:	bf58      	it	pl
 8003aea:	eeb0 0a60 	vmovpl.f32	s0, s1
 8003aee:	4770      	bx	lr

08003af0 <__aeabi_memset>:
 8003af0:	b470      	push	{r4, r5, r6}
 8003af2:	0784      	lsls	r4, r0, #30
 8003af4:	d046      	beq.n	8003b84 <__aeabi_memset+0x94>
 8003af6:	1e4c      	subs	r4, r1, #1
 8003af8:	2900      	cmp	r1, #0
 8003afa:	d041      	beq.n	8003b80 <__aeabi_memset+0x90>
 8003afc:	b2d5      	uxtb	r5, r2
 8003afe:	4603      	mov	r3, r0
 8003b00:	e002      	b.n	8003b08 <__aeabi_memset+0x18>
 8003b02:	1e61      	subs	r1, r4, #1
 8003b04:	b3e4      	cbz	r4, 8003b80 <__aeabi_memset+0x90>
 8003b06:	460c      	mov	r4, r1
 8003b08:	f803 5b01 	strb.w	r5, [r3], #1
 8003b0c:	0799      	lsls	r1, r3, #30
 8003b0e:	d1f8      	bne.n	8003b02 <__aeabi_memset+0x12>
 8003b10:	2c03      	cmp	r4, #3
 8003b12:	d92e      	bls.n	8003b72 <__aeabi_memset+0x82>
 8003b14:	b2d5      	uxtb	r5, r2
 8003b16:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8003b1a:	2c0f      	cmp	r4, #15
 8003b1c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8003b20:	d919      	bls.n	8003b56 <__aeabi_memset+0x66>
 8003b22:	4626      	mov	r6, r4
 8003b24:	f103 0110 	add.w	r1, r3, #16
 8003b28:	3e10      	subs	r6, #16
 8003b2a:	2e0f      	cmp	r6, #15
 8003b2c:	f841 5c10 	str.w	r5, [r1, #-16]
 8003b30:	f841 5c0c 	str.w	r5, [r1, #-12]
 8003b34:	f841 5c08 	str.w	r5, [r1, #-8]
 8003b38:	f841 5c04 	str.w	r5, [r1, #-4]
 8003b3c:	f101 0110 	add.w	r1, r1, #16
 8003b40:	d8f2      	bhi.n	8003b28 <__aeabi_memset+0x38>
 8003b42:	f1a4 0110 	sub.w	r1, r4, #16
 8003b46:	f021 010f 	bic.w	r1, r1, #15
 8003b4a:	f004 040f 	and.w	r4, r4, #15
 8003b4e:	3110      	adds	r1, #16
 8003b50:	2c03      	cmp	r4, #3
 8003b52:	440b      	add	r3, r1
 8003b54:	d90d      	bls.n	8003b72 <__aeabi_memset+0x82>
 8003b56:	461e      	mov	r6, r3
 8003b58:	4621      	mov	r1, r4
 8003b5a:	3904      	subs	r1, #4
 8003b5c:	2903      	cmp	r1, #3
 8003b5e:	f846 5b04 	str.w	r5, [r6], #4
 8003b62:	d8fa      	bhi.n	8003b5a <__aeabi_memset+0x6a>
 8003b64:	1f21      	subs	r1, r4, #4
 8003b66:	f021 0103 	bic.w	r1, r1, #3
 8003b6a:	3104      	adds	r1, #4
 8003b6c:	440b      	add	r3, r1
 8003b6e:	f004 0403 	and.w	r4, r4, #3
 8003b72:	b12c      	cbz	r4, 8003b80 <__aeabi_memset+0x90>
 8003b74:	b2d2      	uxtb	r2, r2
 8003b76:	441c      	add	r4, r3
 8003b78:	f803 2b01 	strb.w	r2, [r3], #1
 8003b7c:	42a3      	cmp	r3, r4
 8003b7e:	d1fb      	bne.n	8003b78 <__aeabi_memset+0x88>
 8003b80:	bc70      	pop	{r4, r5, r6}
 8003b82:	4770      	bx	lr
 8003b84:	460c      	mov	r4, r1
 8003b86:	4603      	mov	r3, r0
 8003b88:	e7c2      	b.n	8003b10 <__aeabi_memset+0x20>

08003b8a <strlen>:
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003b90:	2a00      	cmp	r2, #0
 8003b92:	d1fb      	bne.n	8003b8c <strlen+0x2>
 8003b94:	1a18      	subs	r0, r3, r0
 8003b96:	3801      	subs	r0, #1
 8003b98:	4770      	bx	lr
 8003b9a:	0000      	movs	r0, r0
 8003b9c:	0000      	movs	r0, r0
	...

08003ba0 <memchr>:
 8003ba0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8003ba4:	2a10      	cmp	r2, #16
 8003ba6:	db2b      	blt.n	8003c00 <memchr+0x60>
 8003ba8:	f010 0f07 	tst.w	r0, #7
 8003bac:	d008      	beq.n	8003bc0 <memchr+0x20>
 8003bae:	f810 3b01 	ldrb.w	r3, [r0], #1
 8003bb2:	3a01      	subs	r2, #1
 8003bb4:	428b      	cmp	r3, r1
 8003bb6:	d02d      	beq.n	8003c14 <memchr+0x74>
 8003bb8:	f010 0f07 	tst.w	r0, #7
 8003bbc:	b342      	cbz	r2, 8003c10 <memchr+0x70>
 8003bbe:	d1f6      	bne.n	8003bae <memchr+0xe>
 8003bc0:	b4f0      	push	{r4, r5, r6, r7}
 8003bc2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8003bc6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 8003bca:	f022 0407 	bic.w	r4, r2, #7
 8003bce:	f07f 0700 	mvns.w	r7, #0
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8003bd8:	3c08      	subs	r4, #8
 8003bda:	ea85 0501 	eor.w	r5, r5, r1
 8003bde:	ea86 0601 	eor.w	r6, r6, r1
 8003be2:	fa85 f547 	uadd8	r5, r5, r7
 8003be6:	faa3 f587 	sel	r5, r3, r7
 8003bea:	fa86 f647 	uadd8	r6, r6, r7
 8003bee:	faa5 f687 	sel	r6, r5, r7
 8003bf2:	b98e      	cbnz	r6, 8003c18 <memchr+0x78>
 8003bf4:	d1ee      	bne.n	8003bd4 <memchr+0x34>
 8003bf6:	bcf0      	pop	{r4, r5, r6, r7}
 8003bf8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8003bfc:	f002 0207 	and.w	r2, r2, #7
 8003c00:	b132      	cbz	r2, 8003c10 <memchr+0x70>
 8003c02:	f810 3b01 	ldrb.w	r3, [r0], #1
 8003c06:	3a01      	subs	r2, #1
 8003c08:	ea83 0301 	eor.w	r3, r3, r1
 8003c0c:	b113      	cbz	r3, 8003c14 <memchr+0x74>
 8003c0e:	d1f8      	bne.n	8003c02 <memchr+0x62>
 8003c10:	2000      	movs	r0, #0
 8003c12:	4770      	bx	lr
 8003c14:	3801      	subs	r0, #1
 8003c16:	4770      	bx	lr
 8003c18:	2d00      	cmp	r5, #0
 8003c1a:	bf06      	itte	eq
 8003c1c:	4635      	moveq	r5, r6
 8003c1e:	3803      	subeq	r0, #3
 8003c20:	3807      	subne	r0, #7
 8003c22:	f015 0f01 	tst.w	r5, #1
 8003c26:	d107      	bne.n	8003c38 <memchr+0x98>
 8003c28:	3001      	adds	r0, #1
 8003c2a:	f415 7f80 	tst.w	r5, #256	; 0x100
 8003c2e:	bf02      	ittt	eq
 8003c30:	3001      	addeq	r0, #1
 8003c32:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8003c36:	3001      	addeq	r0, #1
 8003c38:	bcf0      	pop	{r4, r5, r6, r7}
 8003c3a:	3801      	subs	r0, #1
 8003c3c:	4770      	bx	lr
 8003c3e:	bf00      	nop

08003c40 <__aeabi_drsub>:
 8003c40:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8003c44:	e002      	b.n	8003c4c <__adddf3>
 8003c46:	bf00      	nop

08003c48 <__aeabi_dsub>:
 8003c48:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08003c4c <__adddf3>:
 8003c4c:	b530      	push	{r4, r5, lr}
 8003c4e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8003c52:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8003c56:	ea94 0f05 	teq	r4, r5
 8003c5a:	bf08      	it	eq
 8003c5c:	ea90 0f02 	teqeq	r0, r2
 8003c60:	bf1f      	itttt	ne
 8003c62:	ea54 0c00 	orrsne.w	ip, r4, r0
 8003c66:	ea55 0c02 	orrsne.w	ip, r5, r2
 8003c6a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8003c6e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8003c72:	f000 80e2 	beq.w	8003e3a <__adddf3+0x1ee>
 8003c76:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8003c7a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8003c7e:	bfb8      	it	lt
 8003c80:	426d      	neglt	r5, r5
 8003c82:	dd0c      	ble.n	8003c9e <__adddf3+0x52>
 8003c84:	442c      	add	r4, r5
 8003c86:	ea80 0202 	eor.w	r2, r0, r2
 8003c8a:	ea81 0303 	eor.w	r3, r1, r3
 8003c8e:	ea82 0000 	eor.w	r0, r2, r0
 8003c92:	ea83 0101 	eor.w	r1, r3, r1
 8003c96:	ea80 0202 	eor.w	r2, r0, r2
 8003c9a:	ea81 0303 	eor.w	r3, r1, r3
 8003c9e:	2d36      	cmp	r5, #54	; 0x36
 8003ca0:	bf88      	it	hi
 8003ca2:	bd30      	pophi	{r4, r5, pc}
 8003ca4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8003ca8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8003cac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8003cb0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8003cb4:	d002      	beq.n	8003cbc <__adddf3+0x70>
 8003cb6:	4240      	negs	r0, r0
 8003cb8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8003cbc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8003cc0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8003cc4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8003cc8:	d002      	beq.n	8003cd0 <__adddf3+0x84>
 8003cca:	4252      	negs	r2, r2
 8003ccc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8003cd0:	ea94 0f05 	teq	r4, r5
 8003cd4:	f000 80a7 	beq.w	8003e26 <__adddf3+0x1da>
 8003cd8:	f1a4 0401 	sub.w	r4, r4, #1
 8003cdc:	f1d5 0e20 	rsbs	lr, r5, #32
 8003ce0:	db0d      	blt.n	8003cfe <__adddf3+0xb2>
 8003ce2:	fa02 fc0e 	lsl.w	ip, r2, lr
 8003ce6:	fa22 f205 	lsr.w	r2, r2, r5
 8003cea:	1880      	adds	r0, r0, r2
 8003cec:	f141 0100 	adc.w	r1, r1, #0
 8003cf0:	fa03 f20e 	lsl.w	r2, r3, lr
 8003cf4:	1880      	adds	r0, r0, r2
 8003cf6:	fa43 f305 	asr.w	r3, r3, r5
 8003cfa:	4159      	adcs	r1, r3
 8003cfc:	e00e      	b.n	8003d1c <__adddf3+0xd0>
 8003cfe:	f1a5 0520 	sub.w	r5, r5, #32
 8003d02:	f10e 0e20 	add.w	lr, lr, #32
 8003d06:	2a01      	cmp	r2, #1
 8003d08:	fa03 fc0e 	lsl.w	ip, r3, lr
 8003d0c:	bf28      	it	cs
 8003d0e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8003d12:	fa43 f305 	asr.w	r3, r3, r5
 8003d16:	18c0      	adds	r0, r0, r3
 8003d18:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8003d1c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8003d20:	d507      	bpl.n	8003d32 <__adddf3+0xe6>
 8003d22:	f04f 0e00 	mov.w	lr, #0
 8003d26:	f1dc 0c00 	rsbs	ip, ip, #0
 8003d2a:	eb7e 0000 	sbcs.w	r0, lr, r0
 8003d2e:	eb6e 0101 	sbc.w	r1, lr, r1
 8003d32:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8003d36:	d31b      	bcc.n	8003d70 <__adddf3+0x124>
 8003d38:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8003d3c:	d30c      	bcc.n	8003d58 <__adddf3+0x10c>
 8003d3e:	0849      	lsrs	r1, r1, #1
 8003d40:	ea5f 0030 	movs.w	r0, r0, rrx
 8003d44:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8003d48:	f104 0401 	add.w	r4, r4, #1
 8003d4c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8003d50:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8003d54:	f080 809a 	bcs.w	8003e8c <__adddf3+0x240>
 8003d58:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8003d5c:	bf08      	it	eq
 8003d5e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8003d62:	f150 0000 	adcs.w	r0, r0, #0
 8003d66:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8003d6a:	ea41 0105 	orr.w	r1, r1, r5
 8003d6e:	bd30      	pop	{r4, r5, pc}
 8003d70:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8003d74:	4140      	adcs	r0, r0
 8003d76:	eb41 0101 	adc.w	r1, r1, r1
 8003d7a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8003d7e:	f1a4 0401 	sub.w	r4, r4, #1
 8003d82:	d1e9      	bne.n	8003d58 <__adddf3+0x10c>
 8003d84:	f091 0f00 	teq	r1, #0
 8003d88:	bf04      	itt	eq
 8003d8a:	4601      	moveq	r1, r0
 8003d8c:	2000      	moveq	r0, #0
 8003d8e:	fab1 f381 	clz	r3, r1
 8003d92:	bf08      	it	eq
 8003d94:	3320      	addeq	r3, #32
 8003d96:	f1a3 030b 	sub.w	r3, r3, #11
 8003d9a:	f1b3 0220 	subs.w	r2, r3, #32
 8003d9e:	da0c      	bge.n	8003dba <__adddf3+0x16e>
 8003da0:	320c      	adds	r2, #12
 8003da2:	dd08      	ble.n	8003db6 <__adddf3+0x16a>
 8003da4:	f102 0c14 	add.w	ip, r2, #20
 8003da8:	f1c2 020c 	rsb	r2, r2, #12
 8003dac:	fa01 f00c 	lsl.w	r0, r1, ip
 8003db0:	fa21 f102 	lsr.w	r1, r1, r2
 8003db4:	e00c      	b.n	8003dd0 <__adddf3+0x184>
 8003db6:	f102 0214 	add.w	r2, r2, #20
 8003dba:	bfd8      	it	le
 8003dbc:	f1c2 0c20 	rsble	ip, r2, #32
 8003dc0:	fa01 f102 	lsl.w	r1, r1, r2
 8003dc4:	fa20 fc0c 	lsr.w	ip, r0, ip
 8003dc8:	bfdc      	itt	le
 8003dca:	ea41 010c 	orrle.w	r1, r1, ip
 8003dce:	4090      	lslle	r0, r2
 8003dd0:	1ae4      	subs	r4, r4, r3
 8003dd2:	bfa2      	ittt	ge
 8003dd4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8003dd8:	4329      	orrge	r1, r5
 8003dda:	bd30      	popge	{r4, r5, pc}
 8003ddc:	ea6f 0404 	mvn.w	r4, r4
 8003de0:	3c1f      	subs	r4, #31
 8003de2:	da1c      	bge.n	8003e1e <__adddf3+0x1d2>
 8003de4:	340c      	adds	r4, #12
 8003de6:	dc0e      	bgt.n	8003e06 <__adddf3+0x1ba>
 8003de8:	f104 0414 	add.w	r4, r4, #20
 8003dec:	f1c4 0220 	rsb	r2, r4, #32
 8003df0:	fa20 f004 	lsr.w	r0, r0, r4
 8003df4:	fa01 f302 	lsl.w	r3, r1, r2
 8003df8:	ea40 0003 	orr.w	r0, r0, r3
 8003dfc:	fa21 f304 	lsr.w	r3, r1, r4
 8003e00:	ea45 0103 	orr.w	r1, r5, r3
 8003e04:	bd30      	pop	{r4, r5, pc}
 8003e06:	f1c4 040c 	rsb	r4, r4, #12
 8003e0a:	f1c4 0220 	rsb	r2, r4, #32
 8003e0e:	fa20 f002 	lsr.w	r0, r0, r2
 8003e12:	fa01 f304 	lsl.w	r3, r1, r4
 8003e16:	ea40 0003 	orr.w	r0, r0, r3
 8003e1a:	4629      	mov	r1, r5
 8003e1c:	bd30      	pop	{r4, r5, pc}
 8003e1e:	fa21 f004 	lsr.w	r0, r1, r4
 8003e22:	4629      	mov	r1, r5
 8003e24:	bd30      	pop	{r4, r5, pc}
 8003e26:	f094 0f00 	teq	r4, #0
 8003e2a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8003e2e:	bf06      	itte	eq
 8003e30:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8003e34:	3401      	addeq	r4, #1
 8003e36:	3d01      	subne	r5, #1
 8003e38:	e74e      	b.n	8003cd8 <__adddf3+0x8c>
 8003e3a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8003e3e:	bf18      	it	ne
 8003e40:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8003e44:	d029      	beq.n	8003e9a <__adddf3+0x24e>
 8003e46:	ea94 0f05 	teq	r4, r5
 8003e4a:	bf08      	it	eq
 8003e4c:	ea90 0f02 	teqeq	r0, r2
 8003e50:	d005      	beq.n	8003e5e <__adddf3+0x212>
 8003e52:	ea54 0c00 	orrs.w	ip, r4, r0
 8003e56:	bf04      	itt	eq
 8003e58:	4619      	moveq	r1, r3
 8003e5a:	4610      	moveq	r0, r2
 8003e5c:	bd30      	pop	{r4, r5, pc}
 8003e5e:	ea91 0f03 	teq	r1, r3
 8003e62:	bf1e      	ittt	ne
 8003e64:	2100      	movne	r1, #0
 8003e66:	2000      	movne	r0, #0
 8003e68:	bd30      	popne	{r4, r5, pc}
 8003e6a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8003e6e:	d105      	bne.n	8003e7c <__adddf3+0x230>
 8003e70:	0040      	lsls	r0, r0, #1
 8003e72:	4149      	adcs	r1, r1
 8003e74:	bf28      	it	cs
 8003e76:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8003e7a:	bd30      	pop	{r4, r5, pc}
 8003e7c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8003e80:	bf3c      	itt	cc
 8003e82:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8003e86:	bd30      	popcc	{r4, r5, pc}
 8003e88:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8003e8c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8003e90:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8003e94:	f04f 0000 	mov.w	r0, #0
 8003e98:	bd30      	pop	{r4, r5, pc}
 8003e9a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8003e9e:	bf1a      	itte	ne
 8003ea0:	4619      	movne	r1, r3
 8003ea2:	4610      	movne	r0, r2
 8003ea4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8003ea8:	bf1c      	itt	ne
 8003eaa:	460b      	movne	r3, r1
 8003eac:	4602      	movne	r2, r0
 8003eae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8003eb2:	bf06      	itte	eq
 8003eb4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8003eb8:	ea91 0f03 	teqeq	r1, r3
 8003ebc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8003ec0:	bd30      	pop	{r4, r5, pc}
 8003ec2:	bf00      	nop

08003ec4 <__aeabi_ui2d>:
 8003ec4:	f090 0f00 	teq	r0, #0
 8003ec8:	bf04      	itt	eq
 8003eca:	2100      	moveq	r1, #0
 8003ecc:	4770      	bxeq	lr
 8003ece:	b530      	push	{r4, r5, lr}
 8003ed0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8003ed4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8003ed8:	f04f 0500 	mov.w	r5, #0
 8003edc:	f04f 0100 	mov.w	r1, #0
 8003ee0:	e750      	b.n	8003d84 <__adddf3+0x138>
 8003ee2:	bf00      	nop

08003ee4 <__aeabi_i2d>:
 8003ee4:	f090 0f00 	teq	r0, #0
 8003ee8:	bf04      	itt	eq
 8003eea:	2100      	moveq	r1, #0
 8003eec:	4770      	bxeq	lr
 8003eee:	b530      	push	{r4, r5, lr}
 8003ef0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8003ef4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8003ef8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8003efc:	bf48      	it	mi
 8003efe:	4240      	negmi	r0, r0
 8003f00:	f04f 0100 	mov.w	r1, #0
 8003f04:	e73e      	b.n	8003d84 <__adddf3+0x138>
 8003f06:	bf00      	nop

08003f08 <__aeabi_f2d>:
 8003f08:	0042      	lsls	r2, r0, #1
 8003f0a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8003f0e:	ea4f 0131 	mov.w	r1, r1, rrx
 8003f12:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8003f16:	bf1f      	itttt	ne
 8003f18:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8003f1c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8003f20:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8003f24:	4770      	bxne	lr
 8003f26:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8003f2a:	bf08      	it	eq
 8003f2c:	4770      	bxeq	lr
 8003f2e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8003f32:	bf04      	itt	eq
 8003f34:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8003f38:	4770      	bxeq	lr
 8003f3a:	b530      	push	{r4, r5, lr}
 8003f3c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8003f40:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8003f44:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8003f48:	e71c      	b.n	8003d84 <__adddf3+0x138>
 8003f4a:	bf00      	nop

08003f4c <__aeabi_ul2d>:
 8003f4c:	ea50 0201 	orrs.w	r2, r0, r1
 8003f50:	bf08      	it	eq
 8003f52:	4770      	bxeq	lr
 8003f54:	b530      	push	{r4, r5, lr}
 8003f56:	f04f 0500 	mov.w	r5, #0
 8003f5a:	e00a      	b.n	8003f72 <__aeabi_l2d+0x16>

08003f5c <__aeabi_l2d>:
 8003f5c:	ea50 0201 	orrs.w	r2, r0, r1
 8003f60:	bf08      	it	eq
 8003f62:	4770      	bxeq	lr
 8003f64:	b530      	push	{r4, r5, lr}
 8003f66:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8003f6a:	d502      	bpl.n	8003f72 <__aeabi_l2d+0x16>
 8003f6c:	4240      	negs	r0, r0
 8003f6e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8003f72:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8003f76:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8003f7a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8003f7e:	f43f aed8 	beq.w	8003d32 <__adddf3+0xe6>
 8003f82:	f04f 0203 	mov.w	r2, #3
 8003f86:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8003f8a:	bf18      	it	ne
 8003f8c:	3203      	addne	r2, #3
 8003f8e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8003f92:	bf18      	it	ne
 8003f94:	3203      	addne	r2, #3
 8003f96:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8003f9a:	f1c2 0320 	rsb	r3, r2, #32
 8003f9e:	fa00 fc03 	lsl.w	ip, r0, r3
 8003fa2:	fa20 f002 	lsr.w	r0, r0, r2
 8003fa6:	fa01 fe03 	lsl.w	lr, r1, r3
 8003faa:	ea40 000e 	orr.w	r0, r0, lr
 8003fae:	fa21 f102 	lsr.w	r1, r1, r2
 8003fb2:	4414      	add	r4, r2
 8003fb4:	e6bd      	b.n	8003d32 <__adddf3+0xe6>
 8003fb6:	bf00      	nop

08003fb8 <__aeabi_dmul>:
 8003fb8:	b570      	push	{r4, r5, r6, lr}
 8003fba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8003fbe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8003fc2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8003fc6:	bf1d      	ittte	ne
 8003fc8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8003fcc:	ea94 0f0c 	teqne	r4, ip
 8003fd0:	ea95 0f0c 	teqne	r5, ip
 8003fd4:	f000 f8de 	bleq	8004194 <__aeabi_dmul+0x1dc>
 8003fd8:	442c      	add	r4, r5
 8003fda:	ea81 0603 	eor.w	r6, r1, r3
 8003fde:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8003fe2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8003fe6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8003fea:	bf18      	it	ne
 8003fec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8003ff0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8003ff4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003ff8:	d038      	beq.n	800406c <__aeabi_dmul+0xb4>
 8003ffa:	fba0 ce02 	umull	ip, lr, r0, r2
 8003ffe:	f04f 0500 	mov.w	r5, #0
 8004002:	fbe1 e502 	umlal	lr, r5, r1, r2
 8004006:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800400a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800400e:	f04f 0600 	mov.w	r6, #0
 8004012:	fbe1 5603 	umlal	r5, r6, r1, r3
 8004016:	f09c 0f00 	teq	ip, #0
 800401a:	bf18      	it	ne
 800401c:	f04e 0e01 	orrne.w	lr, lr, #1
 8004020:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8004024:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8004028:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800402c:	d204      	bcs.n	8004038 <__aeabi_dmul+0x80>
 800402e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8004032:	416d      	adcs	r5, r5
 8004034:	eb46 0606 	adc.w	r6, r6, r6
 8004038:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800403c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8004040:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8004044:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8004048:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800404c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8004050:	bf88      	it	hi
 8004052:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8004056:	d81e      	bhi.n	8004096 <__aeabi_dmul+0xde>
 8004058:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800405c:	bf08      	it	eq
 800405e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8004062:	f150 0000 	adcs.w	r0, r0, #0
 8004066:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800406a:	bd70      	pop	{r4, r5, r6, pc}
 800406c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8004070:	ea46 0101 	orr.w	r1, r6, r1
 8004074:	ea40 0002 	orr.w	r0, r0, r2
 8004078:	ea81 0103 	eor.w	r1, r1, r3
 800407c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8004080:	bfc2      	ittt	gt
 8004082:	ebd4 050c 	rsbsgt	r5, r4, ip
 8004086:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800408a:	bd70      	popgt	{r4, r5, r6, pc}
 800408c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8004090:	f04f 0e00 	mov.w	lr, #0
 8004094:	3c01      	subs	r4, #1
 8004096:	f300 80ab 	bgt.w	80041f0 <__aeabi_dmul+0x238>
 800409a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800409e:	bfde      	ittt	le
 80040a0:	2000      	movle	r0, #0
 80040a2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80040a6:	bd70      	pople	{r4, r5, r6, pc}
 80040a8:	f1c4 0400 	rsb	r4, r4, #0
 80040ac:	3c20      	subs	r4, #32
 80040ae:	da35      	bge.n	800411c <__aeabi_dmul+0x164>
 80040b0:	340c      	adds	r4, #12
 80040b2:	dc1b      	bgt.n	80040ec <__aeabi_dmul+0x134>
 80040b4:	f104 0414 	add.w	r4, r4, #20
 80040b8:	f1c4 0520 	rsb	r5, r4, #32
 80040bc:	fa00 f305 	lsl.w	r3, r0, r5
 80040c0:	fa20 f004 	lsr.w	r0, r0, r4
 80040c4:	fa01 f205 	lsl.w	r2, r1, r5
 80040c8:	ea40 0002 	orr.w	r0, r0, r2
 80040cc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80040d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80040d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80040d8:	fa21 f604 	lsr.w	r6, r1, r4
 80040dc:	eb42 0106 	adc.w	r1, r2, r6
 80040e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80040e4:	bf08      	it	eq
 80040e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80040ea:	bd70      	pop	{r4, r5, r6, pc}
 80040ec:	f1c4 040c 	rsb	r4, r4, #12
 80040f0:	f1c4 0520 	rsb	r5, r4, #32
 80040f4:	fa00 f304 	lsl.w	r3, r0, r4
 80040f8:	fa20 f005 	lsr.w	r0, r0, r5
 80040fc:	fa01 f204 	lsl.w	r2, r1, r4
 8004100:	ea40 0002 	orr.w	r0, r0, r2
 8004104:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8004108:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800410c:	f141 0100 	adc.w	r1, r1, #0
 8004110:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8004114:	bf08      	it	eq
 8004116:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800411a:	bd70      	pop	{r4, r5, r6, pc}
 800411c:	f1c4 0520 	rsb	r5, r4, #32
 8004120:	fa00 f205 	lsl.w	r2, r0, r5
 8004124:	ea4e 0e02 	orr.w	lr, lr, r2
 8004128:	fa20 f304 	lsr.w	r3, r0, r4
 800412c:	fa01 f205 	lsl.w	r2, r1, r5
 8004130:	ea43 0302 	orr.w	r3, r3, r2
 8004134:	fa21 f004 	lsr.w	r0, r1, r4
 8004138:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800413c:	fa21 f204 	lsr.w	r2, r1, r4
 8004140:	ea20 0002 	bic.w	r0, r0, r2
 8004144:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8004148:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800414c:	bf08      	it	eq
 800414e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8004152:	bd70      	pop	{r4, r5, r6, pc}
 8004154:	f094 0f00 	teq	r4, #0
 8004158:	d10f      	bne.n	800417a <__aeabi_dmul+0x1c2>
 800415a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800415e:	0040      	lsls	r0, r0, #1
 8004160:	eb41 0101 	adc.w	r1, r1, r1
 8004164:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8004168:	bf08      	it	eq
 800416a:	3c01      	subeq	r4, #1
 800416c:	d0f7      	beq.n	800415e <__aeabi_dmul+0x1a6>
 800416e:	ea41 0106 	orr.w	r1, r1, r6
 8004172:	f095 0f00 	teq	r5, #0
 8004176:	bf18      	it	ne
 8004178:	4770      	bxne	lr
 800417a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800417e:	0052      	lsls	r2, r2, #1
 8004180:	eb43 0303 	adc.w	r3, r3, r3
 8004184:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8004188:	bf08      	it	eq
 800418a:	3d01      	subeq	r5, #1
 800418c:	d0f7      	beq.n	800417e <__aeabi_dmul+0x1c6>
 800418e:	ea43 0306 	orr.w	r3, r3, r6
 8004192:	4770      	bx	lr
 8004194:	ea94 0f0c 	teq	r4, ip
 8004198:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800419c:	bf18      	it	ne
 800419e:	ea95 0f0c 	teqne	r5, ip
 80041a2:	d00c      	beq.n	80041be <__aeabi_dmul+0x206>
 80041a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80041a8:	bf18      	it	ne
 80041aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80041ae:	d1d1      	bne.n	8004154 <__aeabi_dmul+0x19c>
 80041b0:	ea81 0103 	eor.w	r1, r1, r3
 80041b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80041b8:	f04f 0000 	mov.w	r0, #0
 80041bc:	bd70      	pop	{r4, r5, r6, pc}
 80041be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80041c2:	bf06      	itte	eq
 80041c4:	4610      	moveq	r0, r2
 80041c6:	4619      	moveq	r1, r3
 80041c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80041cc:	d019      	beq.n	8004202 <__aeabi_dmul+0x24a>
 80041ce:	ea94 0f0c 	teq	r4, ip
 80041d2:	d102      	bne.n	80041da <__aeabi_dmul+0x222>
 80041d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80041d8:	d113      	bne.n	8004202 <__aeabi_dmul+0x24a>
 80041da:	ea95 0f0c 	teq	r5, ip
 80041de:	d105      	bne.n	80041ec <__aeabi_dmul+0x234>
 80041e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80041e4:	bf1c      	itt	ne
 80041e6:	4610      	movne	r0, r2
 80041e8:	4619      	movne	r1, r3
 80041ea:	d10a      	bne.n	8004202 <__aeabi_dmul+0x24a>
 80041ec:	ea81 0103 	eor.w	r1, r1, r3
 80041f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80041f4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80041f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80041fc:	f04f 0000 	mov.w	r0, #0
 8004200:	bd70      	pop	{r4, r5, r6, pc}
 8004202:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8004206:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800420a:	bd70      	pop	{r4, r5, r6, pc}

0800420c <__aeabi_ddiv>:
 800420c:	b570      	push	{r4, r5, r6, lr}
 800420e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8004212:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8004216:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800421a:	bf1d      	ittte	ne
 800421c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8004220:	ea94 0f0c 	teqne	r4, ip
 8004224:	ea95 0f0c 	teqne	r5, ip
 8004228:	f000 f8a7 	bleq	800437a <__aeabi_ddiv+0x16e>
 800422c:	eba4 0405 	sub.w	r4, r4, r5
 8004230:	ea81 0e03 	eor.w	lr, r1, r3
 8004234:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8004238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800423c:	f000 8088 	beq.w	8004350 <__aeabi_ddiv+0x144>
 8004240:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8004244:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8004248:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800424c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8004250:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8004254:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8004258:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800425c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8004260:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8004264:	429d      	cmp	r5, r3
 8004266:	bf08      	it	eq
 8004268:	4296      	cmpeq	r6, r2
 800426a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800426e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8004272:	d202      	bcs.n	800427a <__aeabi_ddiv+0x6e>
 8004274:	085b      	lsrs	r3, r3, #1
 8004276:	ea4f 0232 	mov.w	r2, r2, rrx
 800427a:	1ab6      	subs	r6, r6, r2
 800427c:	eb65 0503 	sbc.w	r5, r5, r3
 8004280:	085b      	lsrs	r3, r3, #1
 8004282:	ea4f 0232 	mov.w	r2, r2, rrx
 8004286:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800428a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800428e:	ebb6 0e02 	subs.w	lr, r6, r2
 8004292:	eb75 0e03 	sbcs.w	lr, r5, r3
 8004296:	bf22      	ittt	cs
 8004298:	1ab6      	subcs	r6, r6, r2
 800429a:	4675      	movcs	r5, lr
 800429c:	ea40 000c 	orrcs.w	r0, r0, ip
 80042a0:	085b      	lsrs	r3, r3, #1
 80042a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80042a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80042aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80042ae:	bf22      	ittt	cs
 80042b0:	1ab6      	subcs	r6, r6, r2
 80042b2:	4675      	movcs	r5, lr
 80042b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80042b8:	085b      	lsrs	r3, r3, #1
 80042ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80042be:	ebb6 0e02 	subs.w	lr, r6, r2
 80042c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80042c6:	bf22      	ittt	cs
 80042c8:	1ab6      	subcs	r6, r6, r2
 80042ca:	4675      	movcs	r5, lr
 80042cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80042d0:	085b      	lsrs	r3, r3, #1
 80042d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80042d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80042da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80042de:	bf22      	ittt	cs
 80042e0:	1ab6      	subcs	r6, r6, r2
 80042e2:	4675      	movcs	r5, lr
 80042e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80042e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80042ec:	d018      	beq.n	8004320 <__aeabi_ddiv+0x114>
 80042ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80042f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80042f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80042fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80042fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8004302:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004306:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800430a:	d1c0      	bne.n	800428e <__aeabi_ddiv+0x82>
 800430c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8004310:	d10b      	bne.n	800432a <__aeabi_ddiv+0x11e>
 8004312:	ea41 0100 	orr.w	r1, r1, r0
 8004316:	f04f 0000 	mov.w	r0, #0
 800431a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800431e:	e7b6      	b.n	800428e <__aeabi_ddiv+0x82>
 8004320:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8004324:	bf04      	itt	eq
 8004326:	4301      	orreq	r1, r0
 8004328:	2000      	moveq	r0, #0
 800432a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800432e:	bf88      	it	hi
 8004330:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8004334:	f63f aeaf 	bhi.w	8004096 <__aeabi_dmul+0xde>
 8004338:	ebb5 0c03 	subs.w	ip, r5, r3
 800433c:	bf04      	itt	eq
 800433e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8004342:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8004346:	f150 0000 	adcs.w	r0, r0, #0
 800434a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800434e:	bd70      	pop	{r4, r5, r6, pc}
 8004350:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8004354:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8004358:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800435c:	bfc2      	ittt	gt
 800435e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8004362:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8004366:	bd70      	popgt	{r4, r5, r6, pc}
 8004368:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800436c:	f04f 0e00 	mov.w	lr, #0
 8004370:	3c01      	subs	r4, #1
 8004372:	e690      	b.n	8004096 <__aeabi_dmul+0xde>
 8004374:	ea45 0e06 	orr.w	lr, r5, r6
 8004378:	e68d      	b.n	8004096 <__aeabi_dmul+0xde>
 800437a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800437e:	ea94 0f0c 	teq	r4, ip
 8004382:	bf08      	it	eq
 8004384:	ea95 0f0c 	teqeq	r5, ip
 8004388:	f43f af3b 	beq.w	8004202 <__aeabi_dmul+0x24a>
 800438c:	ea94 0f0c 	teq	r4, ip
 8004390:	d10a      	bne.n	80043a8 <__aeabi_ddiv+0x19c>
 8004392:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8004396:	f47f af34 	bne.w	8004202 <__aeabi_dmul+0x24a>
 800439a:	ea95 0f0c 	teq	r5, ip
 800439e:	f47f af25 	bne.w	80041ec <__aeabi_dmul+0x234>
 80043a2:	4610      	mov	r0, r2
 80043a4:	4619      	mov	r1, r3
 80043a6:	e72c      	b.n	8004202 <__aeabi_dmul+0x24a>
 80043a8:	ea95 0f0c 	teq	r5, ip
 80043ac:	d106      	bne.n	80043bc <__aeabi_ddiv+0x1b0>
 80043ae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80043b2:	f43f aefd 	beq.w	80041b0 <__aeabi_dmul+0x1f8>
 80043b6:	4610      	mov	r0, r2
 80043b8:	4619      	mov	r1, r3
 80043ba:	e722      	b.n	8004202 <__aeabi_dmul+0x24a>
 80043bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80043c0:	bf18      	it	ne
 80043c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80043c6:	f47f aec5 	bne.w	8004154 <__aeabi_dmul+0x19c>
 80043ca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80043ce:	f47f af0d 	bne.w	80041ec <__aeabi_dmul+0x234>
 80043d2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80043d6:	f47f aeeb 	bne.w	80041b0 <__aeabi_dmul+0x1f8>
 80043da:	e712      	b.n	8004202 <__aeabi_dmul+0x24a>

080043dc <__gedf2>:
 80043dc:	f04f 3cff 	mov.w	ip, #4294967295
 80043e0:	e006      	b.n	80043f0 <__cmpdf2+0x4>
 80043e2:	bf00      	nop

080043e4 <__ledf2>:
 80043e4:	f04f 0c01 	mov.w	ip, #1
 80043e8:	e002      	b.n	80043f0 <__cmpdf2+0x4>
 80043ea:	bf00      	nop

080043ec <__cmpdf2>:
 80043ec:	f04f 0c01 	mov.w	ip, #1
 80043f0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80043f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80043f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80043fc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8004400:	bf18      	it	ne
 8004402:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8004406:	d01b      	beq.n	8004440 <__cmpdf2+0x54>
 8004408:	b001      	add	sp, #4
 800440a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800440e:	bf0c      	ite	eq
 8004410:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8004414:	ea91 0f03 	teqne	r1, r3
 8004418:	bf02      	ittt	eq
 800441a:	ea90 0f02 	teqeq	r0, r2
 800441e:	2000      	moveq	r0, #0
 8004420:	4770      	bxeq	lr
 8004422:	f110 0f00 	cmn.w	r0, #0
 8004426:	ea91 0f03 	teq	r1, r3
 800442a:	bf58      	it	pl
 800442c:	4299      	cmppl	r1, r3
 800442e:	bf08      	it	eq
 8004430:	4290      	cmpeq	r0, r2
 8004432:	bf2c      	ite	cs
 8004434:	17d8      	asrcs	r0, r3, #31
 8004436:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800443a:	f040 0001 	orr.w	r0, r0, #1
 800443e:	4770      	bx	lr
 8004440:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8004444:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004448:	d102      	bne.n	8004450 <__cmpdf2+0x64>
 800444a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800444e:	d107      	bne.n	8004460 <__cmpdf2+0x74>
 8004450:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8004454:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004458:	d1d6      	bne.n	8004408 <__cmpdf2+0x1c>
 800445a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800445e:	d0d3      	beq.n	8004408 <__cmpdf2+0x1c>
 8004460:	f85d 0b04 	ldr.w	r0, [sp], #4
 8004464:	4770      	bx	lr
 8004466:	bf00      	nop

08004468 <__aeabi_cdrcmple>:
 8004468:	4684      	mov	ip, r0
 800446a:	4610      	mov	r0, r2
 800446c:	4662      	mov	r2, ip
 800446e:	468c      	mov	ip, r1
 8004470:	4619      	mov	r1, r3
 8004472:	4663      	mov	r3, ip
 8004474:	e000      	b.n	8004478 <__aeabi_cdcmpeq>
 8004476:	bf00      	nop

08004478 <__aeabi_cdcmpeq>:
 8004478:	b501      	push	{r0, lr}
 800447a:	f7ff ffb7 	bl	80043ec <__cmpdf2>
 800447e:	2800      	cmp	r0, #0
 8004480:	bf48      	it	mi
 8004482:	f110 0f00 	cmnmi.w	r0, #0
 8004486:	bd01      	pop	{r0, pc}

08004488 <__aeabi_dcmpeq>:
 8004488:	f84d ed08 	str.w	lr, [sp, #-8]!
 800448c:	f7ff fff4 	bl	8004478 <__aeabi_cdcmpeq>
 8004490:	bf0c      	ite	eq
 8004492:	2001      	moveq	r0, #1
 8004494:	2000      	movne	r0, #0
 8004496:	f85d fb08 	ldr.w	pc, [sp], #8
 800449a:	bf00      	nop

0800449c <__aeabi_dcmplt>:
 800449c:	f84d ed08 	str.w	lr, [sp, #-8]!
 80044a0:	f7ff ffea 	bl	8004478 <__aeabi_cdcmpeq>
 80044a4:	bf34      	ite	cc
 80044a6:	2001      	movcc	r0, #1
 80044a8:	2000      	movcs	r0, #0
 80044aa:	f85d fb08 	ldr.w	pc, [sp], #8
 80044ae:	bf00      	nop

080044b0 <__aeabi_dcmple>:
 80044b0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80044b4:	f7ff ffe0 	bl	8004478 <__aeabi_cdcmpeq>
 80044b8:	bf94      	ite	ls
 80044ba:	2001      	movls	r0, #1
 80044bc:	2000      	movhi	r0, #0
 80044be:	f85d fb08 	ldr.w	pc, [sp], #8
 80044c2:	bf00      	nop

080044c4 <__aeabi_dcmpge>:
 80044c4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80044c8:	f7ff ffce 	bl	8004468 <__aeabi_cdrcmple>
 80044cc:	bf94      	ite	ls
 80044ce:	2001      	movls	r0, #1
 80044d0:	2000      	movhi	r0, #0
 80044d2:	f85d fb08 	ldr.w	pc, [sp], #8
 80044d6:	bf00      	nop

080044d8 <__aeabi_dcmpgt>:
 80044d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80044dc:	f7ff ffc4 	bl	8004468 <__aeabi_cdrcmple>
 80044e0:	bf34      	ite	cc
 80044e2:	2001      	movcc	r0, #1
 80044e4:	2000      	movcs	r0, #0
 80044e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80044ea:	bf00      	nop

080044ec <__aeabi_dcmpun>:
 80044ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80044f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80044f4:	d102      	bne.n	80044fc <__aeabi_dcmpun+0x10>
 80044f6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80044fa:	d10a      	bne.n	8004512 <__aeabi_dcmpun+0x26>
 80044fc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8004500:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004504:	d102      	bne.n	800450c <__aeabi_dcmpun+0x20>
 8004506:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800450a:	d102      	bne.n	8004512 <__aeabi_dcmpun+0x26>
 800450c:	f04f 0000 	mov.w	r0, #0
 8004510:	4770      	bx	lr
 8004512:	f04f 0001 	mov.w	r0, #1
 8004516:	4770      	bx	lr

08004518 <__aeabi_d2iz>:
 8004518:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800451c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8004520:	d215      	bcs.n	800454e <__aeabi_d2iz+0x36>
 8004522:	d511      	bpl.n	8004548 <__aeabi_d2iz+0x30>
 8004524:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8004528:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800452c:	d912      	bls.n	8004554 <__aeabi_d2iz+0x3c>
 800452e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8004532:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004536:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800453a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800453e:	fa23 f002 	lsr.w	r0, r3, r2
 8004542:	bf18      	it	ne
 8004544:	4240      	negne	r0, r0
 8004546:	4770      	bx	lr
 8004548:	f04f 0000 	mov.w	r0, #0
 800454c:	4770      	bx	lr
 800454e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8004552:	d105      	bne.n	8004560 <__aeabi_d2iz+0x48>
 8004554:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8004558:	bf08      	it	eq
 800455a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800455e:	4770      	bx	lr
 8004560:	f04f 0000 	mov.w	r0, #0
 8004564:	4770      	bx	lr
 8004566:	bf00      	nop

08004568 <__aeabi_d2f>:
 8004568:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800456c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8004570:	bf24      	itt	cs
 8004572:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8004576:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800457a:	d90d      	bls.n	8004598 <__aeabi_d2f+0x30>
 800457c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8004580:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8004584:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8004588:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800458c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8004590:	bf08      	it	eq
 8004592:	f020 0001 	biceq.w	r0, r0, #1
 8004596:	4770      	bx	lr
 8004598:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 800459c:	d121      	bne.n	80045e2 <__aeabi_d2f+0x7a>
 800459e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80045a2:	bfbc      	itt	lt
 80045a4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80045a8:	4770      	bxlt	lr
 80045aa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80045ae:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80045b2:	f1c2 0218 	rsb	r2, r2, #24
 80045b6:	f1c2 0c20 	rsb	ip, r2, #32
 80045ba:	fa10 f30c 	lsls.w	r3, r0, ip
 80045be:	fa20 f002 	lsr.w	r0, r0, r2
 80045c2:	bf18      	it	ne
 80045c4:	f040 0001 	orrne.w	r0, r0, #1
 80045c8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80045cc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80045d0:	fa03 fc0c 	lsl.w	ip, r3, ip
 80045d4:	ea40 000c 	orr.w	r0, r0, ip
 80045d8:	fa23 f302 	lsr.w	r3, r3, r2
 80045dc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80045e0:	e7cc      	b.n	800457c <__aeabi_d2f+0x14>
 80045e2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80045e6:	d107      	bne.n	80045f8 <__aeabi_d2f+0x90>
 80045e8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80045ec:	bf1e      	ittt	ne
 80045ee:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80045f2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80045f6:	4770      	bxne	lr
 80045f8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80045fc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8004600:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8004604:	4770      	bx	lr
 8004606:	bf00      	nop

08004608 <__aeabi_uldivmod>:
 8004608:	b953      	cbnz	r3, 8004620 <__aeabi_uldivmod+0x18>
 800460a:	b94a      	cbnz	r2, 8004620 <__aeabi_uldivmod+0x18>
 800460c:	2900      	cmp	r1, #0
 800460e:	bf08      	it	eq
 8004610:	2800      	cmpeq	r0, #0
 8004612:	bf1c      	itt	ne
 8004614:	f04f 31ff 	movne.w	r1, #4294967295
 8004618:	f04f 30ff 	movne.w	r0, #4294967295
 800461c:	f000 b972 	b.w	8004904 <__aeabi_idiv0>
 8004620:	f1ad 0c08 	sub.w	ip, sp, #8
 8004624:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8004628:	f000 f806 	bl	8004638 <__udivmoddi4>
 800462c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8004630:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004634:	b004      	add	sp, #16
 8004636:	4770      	bx	lr

08004638 <__udivmoddi4>:
 8004638:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800463c:	9e08      	ldr	r6, [sp, #32]
 800463e:	4604      	mov	r4, r0
 8004640:	4688      	mov	r8, r1
 8004642:	2b00      	cmp	r3, #0
 8004644:	d14b      	bne.n	80046de <__udivmoddi4+0xa6>
 8004646:	428a      	cmp	r2, r1
 8004648:	4615      	mov	r5, r2
 800464a:	d967      	bls.n	800471c <__udivmoddi4+0xe4>
 800464c:	fab2 f282 	clz	r2, r2
 8004650:	b14a      	cbz	r2, 8004666 <__udivmoddi4+0x2e>
 8004652:	f1c2 0720 	rsb	r7, r2, #32
 8004656:	fa01 f302 	lsl.w	r3, r1, r2
 800465a:	fa20 f707 	lsr.w	r7, r0, r7
 800465e:	4095      	lsls	r5, r2
 8004660:	ea47 0803 	orr.w	r8, r7, r3
 8004664:	4094      	lsls	r4, r2
 8004666:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800466a:	0c23      	lsrs	r3, r4, #16
 800466c:	fbb8 f7fe 	udiv	r7, r8, lr
 8004670:	fa1f fc85 	uxth.w	ip, r5
 8004674:	fb0e 8817 	mls	r8, lr, r7, r8
 8004678:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800467c:	fb07 f10c 	mul.w	r1, r7, ip
 8004680:	4299      	cmp	r1, r3
 8004682:	d909      	bls.n	8004698 <__udivmoddi4+0x60>
 8004684:	18eb      	adds	r3, r5, r3
 8004686:	f107 30ff 	add.w	r0, r7, #4294967295
 800468a:	f080 811b 	bcs.w	80048c4 <__udivmoddi4+0x28c>
 800468e:	4299      	cmp	r1, r3
 8004690:	f240 8118 	bls.w	80048c4 <__udivmoddi4+0x28c>
 8004694:	3f02      	subs	r7, #2
 8004696:	442b      	add	r3, r5
 8004698:	1a5b      	subs	r3, r3, r1
 800469a:	b2a4      	uxth	r4, r4
 800469c:	fbb3 f0fe 	udiv	r0, r3, lr
 80046a0:	fb0e 3310 	mls	r3, lr, r0, r3
 80046a4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80046a8:	fb00 fc0c 	mul.w	ip, r0, ip
 80046ac:	45a4      	cmp	ip, r4
 80046ae:	d909      	bls.n	80046c4 <__udivmoddi4+0x8c>
 80046b0:	192c      	adds	r4, r5, r4
 80046b2:	f100 33ff 	add.w	r3, r0, #4294967295
 80046b6:	f080 8107 	bcs.w	80048c8 <__udivmoddi4+0x290>
 80046ba:	45a4      	cmp	ip, r4
 80046bc:	f240 8104 	bls.w	80048c8 <__udivmoddi4+0x290>
 80046c0:	3802      	subs	r0, #2
 80046c2:	442c      	add	r4, r5
 80046c4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80046c8:	eba4 040c 	sub.w	r4, r4, ip
 80046cc:	2700      	movs	r7, #0
 80046ce:	b11e      	cbz	r6, 80046d8 <__udivmoddi4+0xa0>
 80046d0:	40d4      	lsrs	r4, r2
 80046d2:	2300      	movs	r3, #0
 80046d4:	e9c6 4300 	strd	r4, r3, [r6]
 80046d8:	4639      	mov	r1, r7
 80046da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046de:	428b      	cmp	r3, r1
 80046e0:	d909      	bls.n	80046f6 <__udivmoddi4+0xbe>
 80046e2:	2e00      	cmp	r6, #0
 80046e4:	f000 80eb 	beq.w	80048be <__udivmoddi4+0x286>
 80046e8:	2700      	movs	r7, #0
 80046ea:	e9c6 0100 	strd	r0, r1, [r6]
 80046ee:	4638      	mov	r0, r7
 80046f0:	4639      	mov	r1, r7
 80046f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046f6:	fab3 f783 	clz	r7, r3
 80046fa:	2f00      	cmp	r7, #0
 80046fc:	d147      	bne.n	800478e <__udivmoddi4+0x156>
 80046fe:	428b      	cmp	r3, r1
 8004700:	d302      	bcc.n	8004708 <__udivmoddi4+0xd0>
 8004702:	4282      	cmp	r2, r0
 8004704:	f200 80fa 	bhi.w	80048fc <__udivmoddi4+0x2c4>
 8004708:	1a84      	subs	r4, r0, r2
 800470a:	eb61 0303 	sbc.w	r3, r1, r3
 800470e:	2001      	movs	r0, #1
 8004710:	4698      	mov	r8, r3
 8004712:	2e00      	cmp	r6, #0
 8004714:	d0e0      	beq.n	80046d8 <__udivmoddi4+0xa0>
 8004716:	e9c6 4800 	strd	r4, r8, [r6]
 800471a:	e7dd      	b.n	80046d8 <__udivmoddi4+0xa0>
 800471c:	b902      	cbnz	r2, 8004720 <__udivmoddi4+0xe8>
 800471e:	deff      	udf	#255	; 0xff
 8004720:	fab2 f282 	clz	r2, r2
 8004724:	2a00      	cmp	r2, #0
 8004726:	f040 808f 	bne.w	8004848 <__udivmoddi4+0x210>
 800472a:	1b49      	subs	r1, r1, r5
 800472c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8004730:	fa1f f885 	uxth.w	r8, r5
 8004734:	2701      	movs	r7, #1
 8004736:	fbb1 fcfe 	udiv	ip, r1, lr
 800473a:	0c23      	lsrs	r3, r4, #16
 800473c:	fb0e 111c 	mls	r1, lr, ip, r1
 8004740:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8004744:	fb08 f10c 	mul.w	r1, r8, ip
 8004748:	4299      	cmp	r1, r3
 800474a:	d907      	bls.n	800475c <__udivmoddi4+0x124>
 800474c:	18eb      	adds	r3, r5, r3
 800474e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8004752:	d202      	bcs.n	800475a <__udivmoddi4+0x122>
 8004754:	4299      	cmp	r1, r3
 8004756:	f200 80cd 	bhi.w	80048f4 <__udivmoddi4+0x2bc>
 800475a:	4684      	mov	ip, r0
 800475c:	1a59      	subs	r1, r3, r1
 800475e:	b2a3      	uxth	r3, r4
 8004760:	fbb1 f0fe 	udiv	r0, r1, lr
 8004764:	fb0e 1410 	mls	r4, lr, r0, r1
 8004768:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800476c:	fb08 f800 	mul.w	r8, r8, r0
 8004770:	45a0      	cmp	r8, r4
 8004772:	d907      	bls.n	8004784 <__udivmoddi4+0x14c>
 8004774:	192c      	adds	r4, r5, r4
 8004776:	f100 33ff 	add.w	r3, r0, #4294967295
 800477a:	d202      	bcs.n	8004782 <__udivmoddi4+0x14a>
 800477c:	45a0      	cmp	r8, r4
 800477e:	f200 80b6 	bhi.w	80048ee <__udivmoddi4+0x2b6>
 8004782:	4618      	mov	r0, r3
 8004784:	eba4 0408 	sub.w	r4, r4, r8
 8004788:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800478c:	e79f      	b.n	80046ce <__udivmoddi4+0x96>
 800478e:	f1c7 0c20 	rsb	ip, r7, #32
 8004792:	40bb      	lsls	r3, r7
 8004794:	fa22 fe0c 	lsr.w	lr, r2, ip
 8004798:	ea4e 0e03 	orr.w	lr, lr, r3
 800479c:	fa01 f407 	lsl.w	r4, r1, r7
 80047a0:	fa20 f50c 	lsr.w	r5, r0, ip
 80047a4:	fa21 f30c 	lsr.w	r3, r1, ip
 80047a8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80047ac:	4325      	orrs	r5, r4
 80047ae:	fbb3 f9f8 	udiv	r9, r3, r8
 80047b2:	0c2c      	lsrs	r4, r5, #16
 80047b4:	fb08 3319 	mls	r3, r8, r9, r3
 80047b8:	fa1f fa8e 	uxth.w	sl, lr
 80047bc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80047c0:	fb09 f40a 	mul.w	r4, r9, sl
 80047c4:	429c      	cmp	r4, r3
 80047c6:	fa02 f207 	lsl.w	r2, r2, r7
 80047ca:	fa00 f107 	lsl.w	r1, r0, r7
 80047ce:	d90b      	bls.n	80047e8 <__udivmoddi4+0x1b0>
 80047d0:	eb1e 0303 	adds.w	r3, lr, r3
 80047d4:	f109 30ff 	add.w	r0, r9, #4294967295
 80047d8:	f080 8087 	bcs.w	80048ea <__udivmoddi4+0x2b2>
 80047dc:	429c      	cmp	r4, r3
 80047de:	f240 8084 	bls.w	80048ea <__udivmoddi4+0x2b2>
 80047e2:	f1a9 0902 	sub.w	r9, r9, #2
 80047e6:	4473      	add	r3, lr
 80047e8:	1b1b      	subs	r3, r3, r4
 80047ea:	b2ad      	uxth	r5, r5
 80047ec:	fbb3 f0f8 	udiv	r0, r3, r8
 80047f0:	fb08 3310 	mls	r3, r8, r0, r3
 80047f4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80047f8:	fb00 fa0a 	mul.w	sl, r0, sl
 80047fc:	45a2      	cmp	sl, r4
 80047fe:	d908      	bls.n	8004812 <__udivmoddi4+0x1da>
 8004800:	eb1e 0404 	adds.w	r4, lr, r4
 8004804:	f100 33ff 	add.w	r3, r0, #4294967295
 8004808:	d26b      	bcs.n	80048e2 <__udivmoddi4+0x2aa>
 800480a:	45a2      	cmp	sl, r4
 800480c:	d969      	bls.n	80048e2 <__udivmoddi4+0x2aa>
 800480e:	3802      	subs	r0, #2
 8004810:	4474      	add	r4, lr
 8004812:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8004816:	fba0 8902 	umull	r8, r9, r0, r2
 800481a:	eba4 040a 	sub.w	r4, r4, sl
 800481e:	454c      	cmp	r4, r9
 8004820:	46c2      	mov	sl, r8
 8004822:	464b      	mov	r3, r9
 8004824:	d354      	bcc.n	80048d0 <__udivmoddi4+0x298>
 8004826:	d051      	beq.n	80048cc <__udivmoddi4+0x294>
 8004828:	2e00      	cmp	r6, #0
 800482a:	d069      	beq.n	8004900 <__udivmoddi4+0x2c8>
 800482c:	ebb1 050a 	subs.w	r5, r1, sl
 8004830:	eb64 0403 	sbc.w	r4, r4, r3
 8004834:	fa04 fc0c 	lsl.w	ip, r4, ip
 8004838:	40fd      	lsrs	r5, r7
 800483a:	40fc      	lsrs	r4, r7
 800483c:	ea4c 0505 	orr.w	r5, ip, r5
 8004840:	e9c6 5400 	strd	r5, r4, [r6]
 8004844:	2700      	movs	r7, #0
 8004846:	e747      	b.n	80046d8 <__udivmoddi4+0xa0>
 8004848:	f1c2 0320 	rsb	r3, r2, #32
 800484c:	fa20 f703 	lsr.w	r7, r0, r3
 8004850:	4095      	lsls	r5, r2
 8004852:	fa01 f002 	lsl.w	r0, r1, r2
 8004856:	fa21 f303 	lsr.w	r3, r1, r3
 800485a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800485e:	4338      	orrs	r0, r7
 8004860:	0c01      	lsrs	r1, r0, #16
 8004862:	fbb3 f7fe 	udiv	r7, r3, lr
 8004866:	fa1f f885 	uxth.w	r8, r5
 800486a:	fb0e 3317 	mls	r3, lr, r7, r3
 800486e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8004872:	fb07 f308 	mul.w	r3, r7, r8
 8004876:	428b      	cmp	r3, r1
 8004878:	fa04 f402 	lsl.w	r4, r4, r2
 800487c:	d907      	bls.n	800488e <__udivmoddi4+0x256>
 800487e:	1869      	adds	r1, r5, r1
 8004880:	f107 3cff 	add.w	ip, r7, #4294967295
 8004884:	d22f      	bcs.n	80048e6 <__udivmoddi4+0x2ae>
 8004886:	428b      	cmp	r3, r1
 8004888:	d92d      	bls.n	80048e6 <__udivmoddi4+0x2ae>
 800488a:	3f02      	subs	r7, #2
 800488c:	4429      	add	r1, r5
 800488e:	1acb      	subs	r3, r1, r3
 8004890:	b281      	uxth	r1, r0
 8004892:	fbb3 f0fe 	udiv	r0, r3, lr
 8004896:	fb0e 3310 	mls	r3, lr, r0, r3
 800489a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800489e:	fb00 f308 	mul.w	r3, r0, r8
 80048a2:	428b      	cmp	r3, r1
 80048a4:	d907      	bls.n	80048b6 <__udivmoddi4+0x27e>
 80048a6:	1869      	adds	r1, r5, r1
 80048a8:	f100 3cff 	add.w	ip, r0, #4294967295
 80048ac:	d217      	bcs.n	80048de <__udivmoddi4+0x2a6>
 80048ae:	428b      	cmp	r3, r1
 80048b0:	d915      	bls.n	80048de <__udivmoddi4+0x2a6>
 80048b2:	3802      	subs	r0, #2
 80048b4:	4429      	add	r1, r5
 80048b6:	1ac9      	subs	r1, r1, r3
 80048b8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80048bc:	e73b      	b.n	8004736 <__udivmoddi4+0xfe>
 80048be:	4637      	mov	r7, r6
 80048c0:	4630      	mov	r0, r6
 80048c2:	e709      	b.n	80046d8 <__udivmoddi4+0xa0>
 80048c4:	4607      	mov	r7, r0
 80048c6:	e6e7      	b.n	8004698 <__udivmoddi4+0x60>
 80048c8:	4618      	mov	r0, r3
 80048ca:	e6fb      	b.n	80046c4 <__udivmoddi4+0x8c>
 80048cc:	4541      	cmp	r1, r8
 80048ce:	d2ab      	bcs.n	8004828 <__udivmoddi4+0x1f0>
 80048d0:	ebb8 0a02 	subs.w	sl, r8, r2
 80048d4:	eb69 020e 	sbc.w	r2, r9, lr
 80048d8:	3801      	subs	r0, #1
 80048da:	4613      	mov	r3, r2
 80048dc:	e7a4      	b.n	8004828 <__udivmoddi4+0x1f0>
 80048de:	4660      	mov	r0, ip
 80048e0:	e7e9      	b.n	80048b6 <__udivmoddi4+0x27e>
 80048e2:	4618      	mov	r0, r3
 80048e4:	e795      	b.n	8004812 <__udivmoddi4+0x1da>
 80048e6:	4667      	mov	r7, ip
 80048e8:	e7d1      	b.n	800488e <__udivmoddi4+0x256>
 80048ea:	4681      	mov	r9, r0
 80048ec:	e77c      	b.n	80047e8 <__udivmoddi4+0x1b0>
 80048ee:	3802      	subs	r0, #2
 80048f0:	442c      	add	r4, r5
 80048f2:	e747      	b.n	8004784 <__udivmoddi4+0x14c>
 80048f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80048f8:	442b      	add	r3, r5
 80048fa:	e72f      	b.n	800475c <__udivmoddi4+0x124>
 80048fc:	4638      	mov	r0, r7
 80048fe:	e708      	b.n	8004712 <__udivmoddi4+0xda>
 8004900:	4637      	mov	r7, r6
 8004902:	e6e9      	b.n	80046d8 <__udivmoddi4+0xa0>

08004904 <__aeabi_idiv0>:
 8004904:	4770      	bx	lr
 8004906:	bf00      	nop

08004908 <arm_dot_prod_f32>:
void arm_dot_prod_f32(
  float32_t * pSrcA,
  float32_t * pSrcB,
  uint32_t blockSize,
  float32_t * result)
{
 8004908:	b480      	push	{r7}
 800490a:	b087      	sub	sp, #28
 800490c:	af00      	add	r7, sp, #0
 800490e:	60f8      	str	r0, [r7, #12]
 8004910:	60b9      	str	r1, [r7, #8]
 8004912:	607a      	str	r2, [r7, #4]
 8004914:	603b      	str	r3, [r7, #0]
  float32_t sum = 0.0f;                          /* Temporary result storage */
 8004916:	f04f 0300 	mov.w	r3, #0
 800491a:	617b      	str	r3, [r7, #20]

#if defined (ARM_MATH_DSP)

/* Run the below code for Cortex-M4 and Cortex-M3 */
  /*loop Unrolling */
  blkCnt = blockSize >> 2U;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	089b      	lsrs	r3, r3, #2
 8004920:	613b      	str	r3, [r7, #16]

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
   ** a second loop below computes the remaining 1 to 3 samples. */
  while (blkCnt > 0U)
 8004922:	e04a      	b.n	80049ba <arm_dot_prod_f32+0xb2>
  {
    /* C = A[0]* B[0] + A[1]* B[1] + A[2]* B[2] + .....+ A[blockSize-1]* B[blockSize-1] */
    /* Calculate dot product and then store the result in a temporary buffer */
    sum += (*pSrcA++) * (*pSrcB++);
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	1d1a      	adds	r2, r3, #4
 8004928:	60fa      	str	r2, [r7, #12]
 800492a:	ed93 7a00 	vldr	s14, [r3]
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	1d1a      	adds	r2, r3, #4
 8004932:	60ba      	str	r2, [r7, #8]
 8004934:	edd3 7a00 	vldr	s15, [r3]
 8004938:	ee67 7a27 	vmul.f32	s15, s14, s15
 800493c:	ed97 7a05 	vldr	s14, [r7, #20]
 8004940:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004944:	edc7 7a05 	vstr	s15, [r7, #20]
    sum += (*pSrcA++) * (*pSrcB++);
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	1d1a      	adds	r2, r3, #4
 800494c:	60fa      	str	r2, [r7, #12]
 800494e:	ed93 7a00 	vldr	s14, [r3]
 8004952:	68bb      	ldr	r3, [r7, #8]
 8004954:	1d1a      	adds	r2, r3, #4
 8004956:	60ba      	str	r2, [r7, #8]
 8004958:	edd3 7a00 	vldr	s15, [r3]
 800495c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004960:	ed97 7a05 	vldr	s14, [r7, #20]
 8004964:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004968:	edc7 7a05 	vstr	s15, [r7, #20]
    sum += (*pSrcA++) * (*pSrcB++);
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	1d1a      	adds	r2, r3, #4
 8004970:	60fa      	str	r2, [r7, #12]
 8004972:	ed93 7a00 	vldr	s14, [r3]
 8004976:	68bb      	ldr	r3, [r7, #8]
 8004978:	1d1a      	adds	r2, r3, #4
 800497a:	60ba      	str	r2, [r7, #8]
 800497c:	edd3 7a00 	vldr	s15, [r3]
 8004980:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004984:	ed97 7a05 	vldr	s14, [r7, #20]
 8004988:	ee77 7a27 	vadd.f32	s15, s14, s15
 800498c:	edc7 7a05 	vstr	s15, [r7, #20]
    sum += (*pSrcA++) * (*pSrcB++);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	1d1a      	adds	r2, r3, #4
 8004994:	60fa      	str	r2, [r7, #12]
 8004996:	ed93 7a00 	vldr	s14, [r3]
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	1d1a      	adds	r2, r3, #4
 800499e:	60ba      	str	r2, [r7, #8]
 80049a0:	edd3 7a00 	vldr	s15, [r3]
 80049a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049a8:	ed97 7a05 	vldr	s14, [r7, #20]
 80049ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80049b0:	edc7 7a05 	vstr	s15, [r7, #20]

    /* Decrement the loop counter */
    blkCnt--;
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	3b01      	subs	r3, #1
 80049b8:	613b      	str	r3, [r7, #16]
  while (blkCnt > 0U)
 80049ba:	693b      	ldr	r3, [r7, #16]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d1b1      	bne.n	8004924 <arm_dot_prod_f32+0x1c>
  }

  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
   ** No loop unrolling is used. */
  blkCnt = blockSize % 0x4U;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	f003 0303 	and.w	r3, r3, #3
 80049c6:	613b      	str	r3, [r7, #16]
  blkCnt = blockSize;

#endif /* #if defined (ARM_MATH_DSP) */


  while (blkCnt > 0U)
 80049c8:	e014      	b.n	80049f4 <arm_dot_prod_f32+0xec>
  {
    /* C = A[0]* B[0] + A[1]* B[1] + A[2]* B[2] + .....+ A[blockSize-1]* B[blockSize-1] */
    /* Calculate dot product and then store the result in a temporary buffer. */
    sum += (*pSrcA++) * (*pSrcB++);
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	1d1a      	adds	r2, r3, #4
 80049ce:	60fa      	str	r2, [r7, #12]
 80049d0:	ed93 7a00 	vldr	s14, [r3]
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	1d1a      	adds	r2, r3, #4
 80049d8:	60ba      	str	r2, [r7, #8]
 80049da:	edd3 7a00 	vldr	s15, [r3]
 80049de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049e2:	ed97 7a05 	vldr	s14, [r7, #20]
 80049e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80049ea:	edc7 7a05 	vstr	s15, [r7, #20]

    /* Decrement the loop counter */
    blkCnt--;
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	3b01      	subs	r3, #1
 80049f2:	613b      	str	r3, [r7, #16]
  while (blkCnt > 0U)
 80049f4:	693b      	ldr	r3, [r7, #16]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d1e7      	bne.n	80049ca <arm_dot_prod_f32+0xc2>
  }
  /* Store the result back in the destination buffer */
  *result = sum;
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	697a      	ldr	r2, [r7, #20]
 80049fe:	601a      	str	r2, [r3, #0]
}
 8004a00:	bf00      	nop
 8004a02:	371c      	adds	r7, #28
 8004a04:	46bd      	mov	sp, r7
 8004a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0a:	4770      	bx	lr

08004a0c <arm_mat_init_f32>:
void arm_mat_init_f32(
  arm_matrix_instance_f32 * S,
  uint16_t nRows,
  uint16_t nColumns,
  float32_t * pData)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b085      	sub	sp, #20
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	60f8      	str	r0, [r7, #12]
 8004a14:	607b      	str	r3, [r7, #4]
 8004a16:	460b      	mov	r3, r1
 8004a18:	817b      	strh	r3, [r7, #10]
 8004a1a:	4613      	mov	r3, r2
 8004a1c:	813b      	strh	r3, [r7, #8]
  /* Assign Number of Rows */
  S->numRows = nRows;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	897a      	ldrh	r2, [r7, #10]
 8004a22:	801a      	strh	r2, [r3, #0]

  /* Assign Number of Columns */
  S->numCols = nColumns;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	893a      	ldrh	r2, [r7, #8]
 8004a28:	805a      	strh	r2, [r3, #2]

  /* Assign Data pointer */
  S->pData = pData;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	687a      	ldr	r2, [r7, #4]
 8004a2e:	605a      	str	r2, [r3, #4]
}
 8004a30:	bf00      	nop
 8004a32:	3714      	adds	r7, #20
 8004a34:	46bd      	mov	sp, r7
 8004a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3a:	4770      	bx	lr

08004a3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004a40:	4b0e      	ldr	r3, [pc, #56]	; (8004a7c <HAL_Init+0x40>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a0d      	ldr	r2, [pc, #52]	; (8004a7c <HAL_Init+0x40>)
 8004a46:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004a4a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004a4c:	4b0b      	ldr	r3, [pc, #44]	; (8004a7c <HAL_Init+0x40>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a0a      	ldr	r2, [pc, #40]	; (8004a7c <HAL_Init+0x40>)
 8004a52:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004a56:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004a58:	4b08      	ldr	r3, [pc, #32]	; (8004a7c <HAL_Init+0x40>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	4a07      	ldr	r2, [pc, #28]	; (8004a7c <HAL_Init+0x40>)
 8004a5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a62:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004a64:	2003      	movs	r0, #3
 8004a66:	f000 f92f 	bl	8004cc8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004a6a:	2000      	movs	r0, #0
 8004a6c:	f000 f808 	bl	8004a80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004a70:	f001 ff8c 	bl	800698c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004a74:	2300      	movs	r3, #0
}
 8004a76:	4618      	mov	r0, r3
 8004a78:	bd80      	pop	{r7, pc}
 8004a7a:	bf00      	nop
 8004a7c:	40023c00 	.word	0x40023c00

08004a80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b082      	sub	sp, #8
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004a88:	4b12      	ldr	r3, [pc, #72]	; (8004ad4 <HAL_InitTick+0x54>)
 8004a8a:	681a      	ldr	r2, [r3, #0]
 8004a8c:	4b12      	ldr	r3, [pc, #72]	; (8004ad8 <HAL_InitTick+0x58>)
 8004a8e:	781b      	ldrb	r3, [r3, #0]
 8004a90:	4619      	mov	r1, r3
 8004a92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004a96:	fbb3 f3f1 	udiv	r3, r3, r1
 8004a9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	f000 f939 	bl	8004d16 <HAL_SYSTICK_Config>
 8004aa4:	4603      	mov	r3, r0
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d001      	beq.n	8004aae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004aaa:	2301      	movs	r3, #1
 8004aac:	e00e      	b.n	8004acc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2b0f      	cmp	r3, #15
 8004ab2:	d80a      	bhi.n	8004aca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	6879      	ldr	r1, [r7, #4]
 8004ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8004abc:	f000 f90f 	bl	8004cde <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004ac0:	4a06      	ldr	r2, [pc, #24]	; (8004adc <HAL_InitTick+0x5c>)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	e000      	b.n	8004acc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004aca:	2301      	movs	r3, #1
}
 8004acc:	4618      	mov	r0, r3
 8004ace:	3708      	adds	r7, #8
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bd80      	pop	{r7, pc}
 8004ad4:	20000558 	.word	0x20000558
 8004ad8:	20000004 	.word	0x20000004
 8004adc:	20000000 	.word	0x20000000

08004ae0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004ae4:	4b06      	ldr	r3, [pc, #24]	; (8004b00 <HAL_IncTick+0x20>)
 8004ae6:	781b      	ldrb	r3, [r3, #0]
 8004ae8:	461a      	mov	r2, r3
 8004aea:	4b06      	ldr	r3, [pc, #24]	; (8004b04 <HAL_IncTick+0x24>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4413      	add	r3, r2
 8004af0:	4a04      	ldr	r2, [pc, #16]	; (8004b04 <HAL_IncTick+0x24>)
 8004af2:	6013      	str	r3, [r2, #0]
}
 8004af4:	bf00      	nop
 8004af6:	46bd      	mov	sp, r7
 8004af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afc:	4770      	bx	lr
 8004afe:	bf00      	nop
 8004b00:	20000004 	.word	0x20000004
 8004b04:	200007ec 	.word	0x200007ec

08004b08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004b08:	b480      	push	{r7}
 8004b0a:	af00      	add	r7, sp, #0
  return uwTick;
 8004b0c:	4b03      	ldr	r3, [pc, #12]	; (8004b1c <HAL_GetTick+0x14>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
}
 8004b10:	4618      	mov	r0, r3
 8004b12:	46bd      	mov	sp, r7
 8004b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b18:	4770      	bx	lr
 8004b1a:	bf00      	nop
 8004b1c:	200007ec 	.word	0x200007ec

08004b20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b084      	sub	sp, #16
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004b28:	f7ff ffee 	bl	8004b08 <HAL_GetTick>
 8004b2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b38:	d005      	beq.n	8004b46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004b3a:	4b09      	ldr	r3, [pc, #36]	; (8004b60 <HAL_Delay+0x40>)
 8004b3c:	781b      	ldrb	r3, [r3, #0]
 8004b3e:	461a      	mov	r2, r3
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	4413      	add	r3, r2
 8004b44:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004b46:	bf00      	nop
 8004b48:	f7ff ffde 	bl	8004b08 <HAL_GetTick>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	68bb      	ldr	r3, [r7, #8]
 8004b50:	1ad3      	subs	r3, r2, r3
 8004b52:	68fa      	ldr	r2, [r7, #12]
 8004b54:	429a      	cmp	r2, r3
 8004b56:	d8f7      	bhi.n	8004b48 <HAL_Delay+0x28>
  {
  }
}
 8004b58:	bf00      	nop
 8004b5a:	3710      	adds	r7, #16
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bd80      	pop	{r7, pc}
 8004b60:	20000004 	.word	0x20000004

08004b64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b64:	b480      	push	{r7}
 8004b66:	b085      	sub	sp, #20
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	f003 0307 	and.w	r3, r3, #7
 8004b72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004b74:	4b0c      	ldr	r3, [pc, #48]	; (8004ba8 <__NVIC_SetPriorityGrouping+0x44>)
 8004b76:	68db      	ldr	r3, [r3, #12]
 8004b78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004b7a:	68ba      	ldr	r2, [r7, #8]
 8004b7c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004b80:	4013      	ands	r3, r2
 8004b82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004b88:	68bb      	ldr	r3, [r7, #8]
 8004b8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004b8c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004b90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004b94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004b96:	4a04      	ldr	r2, [pc, #16]	; (8004ba8 <__NVIC_SetPriorityGrouping+0x44>)
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	60d3      	str	r3, [r2, #12]
}
 8004b9c:	bf00      	nop
 8004b9e:	3714      	adds	r7, #20
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba6:	4770      	bx	lr
 8004ba8:	e000ed00 	.word	0xe000ed00

08004bac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004bac:	b480      	push	{r7}
 8004bae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004bb0:	4b04      	ldr	r3, [pc, #16]	; (8004bc4 <__NVIC_GetPriorityGrouping+0x18>)
 8004bb2:	68db      	ldr	r3, [r3, #12]
 8004bb4:	0a1b      	lsrs	r3, r3, #8
 8004bb6:	f003 0307 	and.w	r3, r3, #7
}
 8004bba:	4618      	mov	r0, r3
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc2:	4770      	bx	lr
 8004bc4:	e000ed00 	.word	0xe000ed00

08004bc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004bc8:	b480      	push	{r7}
 8004bca:	b083      	sub	sp, #12
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	4603      	mov	r3, r0
 8004bd0:	6039      	str	r1, [r7, #0]
 8004bd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004bd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	db0a      	blt.n	8004bf2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	b2da      	uxtb	r2, r3
 8004be0:	490c      	ldr	r1, [pc, #48]	; (8004c14 <__NVIC_SetPriority+0x4c>)
 8004be2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004be6:	0112      	lsls	r2, r2, #4
 8004be8:	b2d2      	uxtb	r2, r2
 8004bea:	440b      	add	r3, r1
 8004bec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004bf0:	e00a      	b.n	8004c08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	b2da      	uxtb	r2, r3
 8004bf6:	4908      	ldr	r1, [pc, #32]	; (8004c18 <__NVIC_SetPriority+0x50>)
 8004bf8:	79fb      	ldrb	r3, [r7, #7]
 8004bfa:	f003 030f 	and.w	r3, r3, #15
 8004bfe:	3b04      	subs	r3, #4
 8004c00:	0112      	lsls	r2, r2, #4
 8004c02:	b2d2      	uxtb	r2, r2
 8004c04:	440b      	add	r3, r1
 8004c06:	761a      	strb	r2, [r3, #24]
}
 8004c08:	bf00      	nop
 8004c0a:	370c      	adds	r7, #12
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c12:	4770      	bx	lr
 8004c14:	e000e100 	.word	0xe000e100
 8004c18:	e000ed00 	.word	0xe000ed00

08004c1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b089      	sub	sp, #36	; 0x24
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	60f8      	str	r0, [r7, #12]
 8004c24:	60b9      	str	r1, [r7, #8]
 8004c26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	f003 0307 	and.w	r3, r3, #7
 8004c2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004c30:	69fb      	ldr	r3, [r7, #28]
 8004c32:	f1c3 0307 	rsb	r3, r3, #7
 8004c36:	2b04      	cmp	r3, #4
 8004c38:	bf28      	it	cs
 8004c3a:	2304      	movcs	r3, #4
 8004c3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004c3e:	69fb      	ldr	r3, [r7, #28]
 8004c40:	3304      	adds	r3, #4
 8004c42:	2b06      	cmp	r3, #6
 8004c44:	d902      	bls.n	8004c4c <NVIC_EncodePriority+0x30>
 8004c46:	69fb      	ldr	r3, [r7, #28]
 8004c48:	3b03      	subs	r3, #3
 8004c4a:	e000      	b.n	8004c4e <NVIC_EncodePriority+0x32>
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c50:	f04f 32ff 	mov.w	r2, #4294967295
 8004c54:	69bb      	ldr	r3, [r7, #24]
 8004c56:	fa02 f303 	lsl.w	r3, r2, r3
 8004c5a:	43da      	mvns	r2, r3
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	401a      	ands	r2, r3
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004c64:	f04f 31ff 	mov.w	r1, #4294967295
 8004c68:	697b      	ldr	r3, [r7, #20]
 8004c6a:	fa01 f303 	lsl.w	r3, r1, r3
 8004c6e:	43d9      	mvns	r1, r3
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c74:	4313      	orrs	r3, r2
         );
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	3724      	adds	r7, #36	; 0x24
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c80:	4770      	bx	lr
	...

08004c84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b082      	sub	sp, #8
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	3b01      	subs	r3, #1
 8004c90:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004c94:	d301      	bcc.n	8004c9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004c96:	2301      	movs	r3, #1
 8004c98:	e00f      	b.n	8004cba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004c9a:	4a0a      	ldr	r2, [pc, #40]	; (8004cc4 <SysTick_Config+0x40>)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	3b01      	subs	r3, #1
 8004ca0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004ca2:	210f      	movs	r1, #15
 8004ca4:	f04f 30ff 	mov.w	r0, #4294967295
 8004ca8:	f7ff ff8e 	bl	8004bc8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004cac:	4b05      	ldr	r3, [pc, #20]	; (8004cc4 <SysTick_Config+0x40>)
 8004cae:	2200      	movs	r2, #0
 8004cb0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004cb2:	4b04      	ldr	r3, [pc, #16]	; (8004cc4 <SysTick_Config+0x40>)
 8004cb4:	2207      	movs	r2, #7
 8004cb6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004cb8:	2300      	movs	r3, #0
}
 8004cba:	4618      	mov	r0, r3
 8004cbc:	3708      	adds	r7, #8
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	bd80      	pop	{r7, pc}
 8004cc2:	bf00      	nop
 8004cc4:	e000e010 	.word	0xe000e010

08004cc8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b082      	sub	sp, #8
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004cd0:	6878      	ldr	r0, [r7, #4]
 8004cd2:	f7ff ff47 	bl	8004b64 <__NVIC_SetPriorityGrouping>
}
 8004cd6:	bf00      	nop
 8004cd8:	3708      	adds	r7, #8
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}

08004cde <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004cde:	b580      	push	{r7, lr}
 8004ce0:	b086      	sub	sp, #24
 8004ce2:	af00      	add	r7, sp, #0
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	60b9      	str	r1, [r7, #8]
 8004ce8:	607a      	str	r2, [r7, #4]
 8004cea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004cec:	2300      	movs	r3, #0
 8004cee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004cf0:	f7ff ff5c 	bl	8004bac <__NVIC_GetPriorityGrouping>
 8004cf4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004cf6:	687a      	ldr	r2, [r7, #4]
 8004cf8:	68b9      	ldr	r1, [r7, #8]
 8004cfa:	6978      	ldr	r0, [r7, #20]
 8004cfc:	f7ff ff8e 	bl	8004c1c <NVIC_EncodePriority>
 8004d00:	4602      	mov	r2, r0
 8004d02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d06:	4611      	mov	r1, r2
 8004d08:	4618      	mov	r0, r3
 8004d0a:	f7ff ff5d 	bl	8004bc8 <__NVIC_SetPriority>
}
 8004d0e:	bf00      	nop
 8004d10:	3718      	adds	r7, #24
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}

08004d16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004d16:	b580      	push	{r7, lr}
 8004d18:	b082      	sub	sp, #8
 8004d1a:	af00      	add	r7, sp, #0
 8004d1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004d1e:	6878      	ldr	r0, [r7, #4]
 8004d20:	f7ff ffb0 	bl	8004c84 <SysTick_Config>
 8004d24:	4603      	mov	r3, r0
}
 8004d26:	4618      	mov	r0, r3
 8004d28:	3708      	adds	r7, #8
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	bd80      	pop	{r7, pc}

08004d2e <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8004d2e:	b580      	push	{r7, lr}
 8004d30:	b082      	sub	sp, #8
 8004d32:	af00      	add	r7, sp, #0
 8004d34:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d101      	bne.n	8004d40 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	e011      	b.n	8004d64 <HAL_CRC_Init+0x36>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	795b      	ldrb	r3, [r3, #5]
 8004d44:	b2db      	uxtb	r3, r3
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d105      	bne.n	8004d56 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8004d50:	6878      	ldr	r0, [r7, #4]
 8004d52:	f001 fe43 	bl	80069dc <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2202      	movs	r2, #2
 8004d5a:	715a      	strb	r2, [r3, #5]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2201      	movs	r2, #1
 8004d60:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004d62:	2300      	movs	r3, #0
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	3708      	adds	r7, #8
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}

08004d6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b089      	sub	sp, #36	; 0x24
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
 8004d74:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004d76:	2300      	movs	r3, #0
 8004d78:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004d7e:	2300      	movs	r3, #0
 8004d80:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004d82:	2300      	movs	r3, #0
 8004d84:	61fb      	str	r3, [r7, #28]
 8004d86:	e165      	b.n	8005054 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004d88:	2201      	movs	r2, #1
 8004d8a:	69fb      	ldr	r3, [r7, #28]
 8004d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d90:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	697a      	ldr	r2, [r7, #20]
 8004d98:	4013      	ands	r3, r2
 8004d9a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004d9c:	693a      	ldr	r2, [r7, #16]
 8004d9e:	697b      	ldr	r3, [r7, #20]
 8004da0:	429a      	cmp	r2, r3
 8004da2:	f040 8154 	bne.w	800504e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	2b02      	cmp	r3, #2
 8004dac:	d003      	beq.n	8004db6 <HAL_GPIO_Init+0x4a>
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	685b      	ldr	r3, [r3, #4]
 8004db2:	2b12      	cmp	r3, #18
 8004db4:	d123      	bne.n	8004dfe <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004db6:	69fb      	ldr	r3, [r7, #28]
 8004db8:	08da      	lsrs	r2, r3, #3
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	3208      	adds	r2, #8
 8004dbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004dc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004dc4:	69fb      	ldr	r3, [r7, #28]
 8004dc6:	f003 0307 	and.w	r3, r3, #7
 8004dca:	009b      	lsls	r3, r3, #2
 8004dcc:	220f      	movs	r2, #15
 8004dce:	fa02 f303 	lsl.w	r3, r2, r3
 8004dd2:	43db      	mvns	r3, r3
 8004dd4:	69ba      	ldr	r2, [r7, #24]
 8004dd6:	4013      	ands	r3, r2
 8004dd8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	691a      	ldr	r2, [r3, #16]
 8004dde:	69fb      	ldr	r3, [r7, #28]
 8004de0:	f003 0307 	and.w	r3, r3, #7
 8004de4:	009b      	lsls	r3, r3, #2
 8004de6:	fa02 f303 	lsl.w	r3, r2, r3
 8004dea:	69ba      	ldr	r2, [r7, #24]
 8004dec:	4313      	orrs	r3, r2
 8004dee:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004df0:	69fb      	ldr	r3, [r7, #28]
 8004df2:	08da      	lsrs	r2, r3, #3
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	3208      	adds	r2, #8
 8004df8:	69b9      	ldr	r1, [r7, #24]
 8004dfa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004e04:	69fb      	ldr	r3, [r7, #28]
 8004e06:	005b      	lsls	r3, r3, #1
 8004e08:	2203      	movs	r2, #3
 8004e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e0e:	43db      	mvns	r3, r3
 8004e10:	69ba      	ldr	r2, [r7, #24]
 8004e12:	4013      	ands	r3, r2
 8004e14:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	685b      	ldr	r3, [r3, #4]
 8004e1a:	f003 0203 	and.w	r2, r3, #3
 8004e1e:	69fb      	ldr	r3, [r7, #28]
 8004e20:	005b      	lsls	r3, r3, #1
 8004e22:	fa02 f303 	lsl.w	r3, r2, r3
 8004e26:	69ba      	ldr	r2, [r7, #24]
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	69ba      	ldr	r2, [r7, #24]
 8004e30:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	2b01      	cmp	r3, #1
 8004e38:	d00b      	beq.n	8004e52 <HAL_GPIO_Init+0xe6>
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	685b      	ldr	r3, [r3, #4]
 8004e3e:	2b02      	cmp	r3, #2
 8004e40:	d007      	beq.n	8004e52 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004e46:	2b11      	cmp	r3, #17
 8004e48:	d003      	beq.n	8004e52 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	2b12      	cmp	r3, #18
 8004e50:	d130      	bne.n	8004eb4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	689b      	ldr	r3, [r3, #8]
 8004e56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004e58:	69fb      	ldr	r3, [r7, #28]
 8004e5a:	005b      	lsls	r3, r3, #1
 8004e5c:	2203      	movs	r2, #3
 8004e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e62:	43db      	mvns	r3, r3
 8004e64:	69ba      	ldr	r2, [r7, #24]
 8004e66:	4013      	ands	r3, r2
 8004e68:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	68da      	ldr	r2, [r3, #12]
 8004e6e:	69fb      	ldr	r3, [r7, #28]
 8004e70:	005b      	lsls	r3, r3, #1
 8004e72:	fa02 f303 	lsl.w	r3, r2, r3
 8004e76:	69ba      	ldr	r2, [r7, #24]
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	69ba      	ldr	r2, [r7, #24]
 8004e80:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004e88:	2201      	movs	r2, #1
 8004e8a:	69fb      	ldr	r3, [r7, #28]
 8004e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e90:	43db      	mvns	r3, r3
 8004e92:	69ba      	ldr	r2, [r7, #24]
 8004e94:	4013      	ands	r3, r2
 8004e96:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	685b      	ldr	r3, [r3, #4]
 8004e9c:	091b      	lsrs	r3, r3, #4
 8004e9e:	f003 0201 	and.w	r2, r3, #1
 8004ea2:	69fb      	ldr	r3, [r7, #28]
 8004ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ea8:	69ba      	ldr	r2, [r7, #24]
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	69ba      	ldr	r2, [r7, #24]
 8004eb2:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	68db      	ldr	r3, [r3, #12]
 8004eb8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004eba:	69fb      	ldr	r3, [r7, #28]
 8004ebc:	005b      	lsls	r3, r3, #1
 8004ebe:	2203      	movs	r2, #3
 8004ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ec4:	43db      	mvns	r3, r3
 8004ec6:	69ba      	ldr	r2, [r7, #24]
 8004ec8:	4013      	ands	r3, r2
 8004eca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	689a      	ldr	r2, [r3, #8]
 8004ed0:	69fb      	ldr	r3, [r7, #28]
 8004ed2:	005b      	lsls	r3, r3, #1
 8004ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ed8:	69ba      	ldr	r2, [r7, #24]
 8004eda:	4313      	orrs	r3, r2
 8004edc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	69ba      	ldr	r2, [r7, #24]
 8004ee2:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	f000 80ae 	beq.w	800504e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	60fb      	str	r3, [r7, #12]
 8004ef6:	4b5c      	ldr	r3, [pc, #368]	; (8005068 <HAL_GPIO_Init+0x2fc>)
 8004ef8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004efa:	4a5b      	ldr	r2, [pc, #364]	; (8005068 <HAL_GPIO_Init+0x2fc>)
 8004efc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f00:	6453      	str	r3, [r2, #68]	; 0x44
 8004f02:	4b59      	ldr	r3, [pc, #356]	; (8005068 <HAL_GPIO_Init+0x2fc>)
 8004f04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f0a:	60fb      	str	r3, [r7, #12]
 8004f0c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004f0e:	4a57      	ldr	r2, [pc, #348]	; (800506c <HAL_GPIO_Init+0x300>)
 8004f10:	69fb      	ldr	r3, [r7, #28]
 8004f12:	089b      	lsrs	r3, r3, #2
 8004f14:	3302      	adds	r3, #2
 8004f16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004f1c:	69fb      	ldr	r3, [r7, #28]
 8004f1e:	f003 0303 	and.w	r3, r3, #3
 8004f22:	009b      	lsls	r3, r3, #2
 8004f24:	220f      	movs	r2, #15
 8004f26:	fa02 f303 	lsl.w	r3, r2, r3
 8004f2a:	43db      	mvns	r3, r3
 8004f2c:	69ba      	ldr	r2, [r7, #24]
 8004f2e:	4013      	ands	r3, r2
 8004f30:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	4a4e      	ldr	r2, [pc, #312]	; (8005070 <HAL_GPIO_Init+0x304>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d025      	beq.n	8004f86 <HAL_GPIO_Init+0x21a>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	4a4d      	ldr	r2, [pc, #308]	; (8005074 <HAL_GPIO_Init+0x308>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d01f      	beq.n	8004f82 <HAL_GPIO_Init+0x216>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	4a4c      	ldr	r2, [pc, #304]	; (8005078 <HAL_GPIO_Init+0x30c>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d019      	beq.n	8004f7e <HAL_GPIO_Init+0x212>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	4a4b      	ldr	r2, [pc, #300]	; (800507c <HAL_GPIO_Init+0x310>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d013      	beq.n	8004f7a <HAL_GPIO_Init+0x20e>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	4a4a      	ldr	r2, [pc, #296]	; (8005080 <HAL_GPIO_Init+0x314>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d00d      	beq.n	8004f76 <HAL_GPIO_Init+0x20a>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	4a49      	ldr	r2, [pc, #292]	; (8005084 <HAL_GPIO_Init+0x318>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d007      	beq.n	8004f72 <HAL_GPIO_Init+0x206>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	4a48      	ldr	r2, [pc, #288]	; (8005088 <HAL_GPIO_Init+0x31c>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d101      	bne.n	8004f6e <HAL_GPIO_Init+0x202>
 8004f6a:	2306      	movs	r3, #6
 8004f6c:	e00c      	b.n	8004f88 <HAL_GPIO_Init+0x21c>
 8004f6e:	2307      	movs	r3, #7
 8004f70:	e00a      	b.n	8004f88 <HAL_GPIO_Init+0x21c>
 8004f72:	2305      	movs	r3, #5
 8004f74:	e008      	b.n	8004f88 <HAL_GPIO_Init+0x21c>
 8004f76:	2304      	movs	r3, #4
 8004f78:	e006      	b.n	8004f88 <HAL_GPIO_Init+0x21c>
 8004f7a:	2303      	movs	r3, #3
 8004f7c:	e004      	b.n	8004f88 <HAL_GPIO_Init+0x21c>
 8004f7e:	2302      	movs	r3, #2
 8004f80:	e002      	b.n	8004f88 <HAL_GPIO_Init+0x21c>
 8004f82:	2301      	movs	r3, #1
 8004f84:	e000      	b.n	8004f88 <HAL_GPIO_Init+0x21c>
 8004f86:	2300      	movs	r3, #0
 8004f88:	69fa      	ldr	r2, [r7, #28]
 8004f8a:	f002 0203 	and.w	r2, r2, #3
 8004f8e:	0092      	lsls	r2, r2, #2
 8004f90:	4093      	lsls	r3, r2
 8004f92:	69ba      	ldr	r2, [r7, #24]
 8004f94:	4313      	orrs	r3, r2
 8004f96:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004f98:	4934      	ldr	r1, [pc, #208]	; (800506c <HAL_GPIO_Init+0x300>)
 8004f9a:	69fb      	ldr	r3, [r7, #28]
 8004f9c:	089b      	lsrs	r3, r3, #2
 8004f9e:	3302      	adds	r3, #2
 8004fa0:	69ba      	ldr	r2, [r7, #24]
 8004fa2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004fa6:	4b39      	ldr	r3, [pc, #228]	; (800508c <HAL_GPIO_Init+0x320>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004fac:	693b      	ldr	r3, [r7, #16]
 8004fae:	43db      	mvns	r3, r3
 8004fb0:	69ba      	ldr	r2, [r7, #24]
 8004fb2:	4013      	ands	r3, r2
 8004fb4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d003      	beq.n	8004fca <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004fc2:	69ba      	ldr	r2, [r7, #24]
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	4313      	orrs	r3, r2
 8004fc8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004fca:	4a30      	ldr	r2, [pc, #192]	; (800508c <HAL_GPIO_Init+0x320>)
 8004fcc:	69bb      	ldr	r3, [r7, #24]
 8004fce:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004fd0:	4b2e      	ldr	r3, [pc, #184]	; (800508c <HAL_GPIO_Init+0x320>)
 8004fd2:	685b      	ldr	r3, [r3, #4]
 8004fd4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004fd6:	693b      	ldr	r3, [r7, #16]
 8004fd8:	43db      	mvns	r3, r3
 8004fda:	69ba      	ldr	r2, [r7, #24]
 8004fdc:	4013      	ands	r3, r2
 8004fde:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d003      	beq.n	8004ff4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004fec:	69ba      	ldr	r2, [r7, #24]
 8004fee:	693b      	ldr	r3, [r7, #16]
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004ff4:	4a25      	ldr	r2, [pc, #148]	; (800508c <HAL_GPIO_Init+0x320>)
 8004ff6:	69bb      	ldr	r3, [r7, #24]
 8004ff8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004ffa:	4b24      	ldr	r3, [pc, #144]	; (800508c <HAL_GPIO_Init+0x320>)
 8004ffc:	689b      	ldr	r3, [r3, #8]
 8004ffe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005000:	693b      	ldr	r3, [r7, #16]
 8005002:	43db      	mvns	r3, r3
 8005004:	69ba      	ldr	r2, [r7, #24]
 8005006:	4013      	ands	r3, r2
 8005008:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005012:	2b00      	cmp	r3, #0
 8005014:	d003      	beq.n	800501e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8005016:	69ba      	ldr	r2, [r7, #24]
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	4313      	orrs	r3, r2
 800501c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800501e:	4a1b      	ldr	r2, [pc, #108]	; (800508c <HAL_GPIO_Init+0x320>)
 8005020:	69bb      	ldr	r3, [r7, #24]
 8005022:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005024:	4b19      	ldr	r3, [pc, #100]	; (800508c <HAL_GPIO_Init+0x320>)
 8005026:	68db      	ldr	r3, [r3, #12]
 8005028:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800502a:	693b      	ldr	r3, [r7, #16]
 800502c:	43db      	mvns	r3, r3
 800502e:	69ba      	ldr	r2, [r7, #24]
 8005030:	4013      	ands	r3, r2
 8005032:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	685b      	ldr	r3, [r3, #4]
 8005038:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800503c:	2b00      	cmp	r3, #0
 800503e:	d003      	beq.n	8005048 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8005040:	69ba      	ldr	r2, [r7, #24]
 8005042:	693b      	ldr	r3, [r7, #16]
 8005044:	4313      	orrs	r3, r2
 8005046:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005048:	4a10      	ldr	r2, [pc, #64]	; (800508c <HAL_GPIO_Init+0x320>)
 800504a:	69bb      	ldr	r3, [r7, #24]
 800504c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800504e:	69fb      	ldr	r3, [r7, #28]
 8005050:	3301      	adds	r3, #1
 8005052:	61fb      	str	r3, [r7, #28]
 8005054:	69fb      	ldr	r3, [r7, #28]
 8005056:	2b0f      	cmp	r3, #15
 8005058:	f67f ae96 	bls.w	8004d88 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800505c:	bf00      	nop
 800505e:	3724      	adds	r7, #36	; 0x24
 8005060:	46bd      	mov	sp, r7
 8005062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005066:	4770      	bx	lr
 8005068:	40023800 	.word	0x40023800
 800506c:	40013800 	.word	0x40013800
 8005070:	40020000 	.word	0x40020000
 8005074:	40020400 	.word	0x40020400
 8005078:	40020800 	.word	0x40020800
 800507c:	40020c00 	.word	0x40020c00
 8005080:	40021000 	.word	0x40021000
 8005084:	40021400 	.word	0x40021400
 8005088:	40021800 	.word	0x40021800
 800508c:	40013c00 	.word	0x40013c00

08005090 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005090:	b480      	push	{r7}
 8005092:	b085      	sub	sp, #20
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
 8005098:	460b      	mov	r3, r1
 800509a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	691a      	ldr	r2, [r3, #16]
 80050a0:	887b      	ldrh	r3, [r7, #2]
 80050a2:	4013      	ands	r3, r2
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d002      	beq.n	80050ae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80050a8:	2301      	movs	r3, #1
 80050aa:	73fb      	strb	r3, [r7, #15]
 80050ac:	e001      	b.n	80050b2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80050ae:	2300      	movs	r3, #0
 80050b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80050b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	3714      	adds	r7, #20
 80050b8:	46bd      	mov	sp, r7
 80050ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050be:	4770      	bx	lr

080050c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b083      	sub	sp, #12
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
 80050c8:	460b      	mov	r3, r1
 80050ca:	807b      	strh	r3, [r7, #2]
 80050cc:	4613      	mov	r3, r2
 80050ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80050d0:	787b      	ldrb	r3, [r7, #1]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d003      	beq.n	80050de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80050d6:	887a      	ldrh	r2, [r7, #2]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80050dc:	e003      	b.n	80050e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80050de:	887b      	ldrh	r3, [r7, #2]
 80050e0:	041a      	lsls	r2, r3, #16
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	619a      	str	r2, [r3, #24]
}
 80050e6:	bf00      	nop
 80050e8:	370c      	adds	r7, #12
 80050ea:	46bd      	mov	sp, r7
 80050ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f0:	4770      	bx	lr
	...

080050f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b084      	sub	sp, #16
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
 80050fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d101      	bne.n	8005108 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005104:	2301      	movs	r3, #1
 8005106:	e0ca      	b.n	800529e <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005108:	4b67      	ldr	r3, [pc, #412]	; (80052a8 <HAL_RCC_ClockConfig+0x1b4>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f003 030f 	and.w	r3, r3, #15
 8005110:	683a      	ldr	r2, [r7, #0]
 8005112:	429a      	cmp	r2, r3
 8005114:	d90c      	bls.n	8005130 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005116:	4b64      	ldr	r3, [pc, #400]	; (80052a8 <HAL_RCC_ClockConfig+0x1b4>)
 8005118:	683a      	ldr	r2, [r7, #0]
 800511a:	b2d2      	uxtb	r2, r2
 800511c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800511e:	4b62      	ldr	r3, [pc, #392]	; (80052a8 <HAL_RCC_ClockConfig+0x1b4>)
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f003 030f 	and.w	r3, r3, #15
 8005126:	683a      	ldr	r2, [r7, #0]
 8005128:	429a      	cmp	r2, r3
 800512a:	d001      	beq.n	8005130 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800512c:	2301      	movs	r3, #1
 800512e:	e0b6      	b.n	800529e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f003 0302 	and.w	r3, r3, #2
 8005138:	2b00      	cmp	r3, #0
 800513a:	d020      	beq.n	800517e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f003 0304 	and.w	r3, r3, #4
 8005144:	2b00      	cmp	r3, #0
 8005146:	d005      	beq.n	8005154 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005148:	4b58      	ldr	r3, [pc, #352]	; (80052ac <HAL_RCC_ClockConfig+0x1b8>)
 800514a:	689b      	ldr	r3, [r3, #8]
 800514c:	4a57      	ldr	r2, [pc, #348]	; (80052ac <HAL_RCC_ClockConfig+0x1b8>)
 800514e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005152:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f003 0308 	and.w	r3, r3, #8
 800515c:	2b00      	cmp	r3, #0
 800515e:	d005      	beq.n	800516c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005160:	4b52      	ldr	r3, [pc, #328]	; (80052ac <HAL_RCC_ClockConfig+0x1b8>)
 8005162:	689b      	ldr	r3, [r3, #8]
 8005164:	4a51      	ldr	r2, [pc, #324]	; (80052ac <HAL_RCC_ClockConfig+0x1b8>)
 8005166:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800516a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800516c:	4b4f      	ldr	r3, [pc, #316]	; (80052ac <HAL_RCC_ClockConfig+0x1b8>)
 800516e:	689b      	ldr	r3, [r3, #8]
 8005170:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	689b      	ldr	r3, [r3, #8]
 8005178:	494c      	ldr	r1, [pc, #304]	; (80052ac <HAL_RCC_ClockConfig+0x1b8>)
 800517a:	4313      	orrs	r3, r2
 800517c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f003 0301 	and.w	r3, r3, #1
 8005186:	2b00      	cmp	r3, #0
 8005188:	d044      	beq.n	8005214 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	2b01      	cmp	r3, #1
 8005190:	d107      	bne.n	80051a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005192:	4b46      	ldr	r3, [pc, #280]	; (80052ac <HAL_RCC_ClockConfig+0x1b8>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800519a:	2b00      	cmp	r3, #0
 800519c:	d119      	bne.n	80051d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800519e:	2301      	movs	r3, #1
 80051a0:	e07d      	b.n	800529e <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	2b02      	cmp	r3, #2
 80051a8:	d003      	beq.n	80051b2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80051ae:	2b03      	cmp	r3, #3
 80051b0:	d107      	bne.n	80051c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80051b2:	4b3e      	ldr	r3, [pc, #248]	; (80052ac <HAL_RCC_ClockConfig+0x1b8>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d109      	bne.n	80051d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80051be:	2301      	movs	r3, #1
 80051c0:	e06d      	b.n	800529e <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051c2:	4b3a      	ldr	r3, [pc, #232]	; (80052ac <HAL_RCC_ClockConfig+0x1b8>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f003 0302 	and.w	r3, r3, #2
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d101      	bne.n	80051d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80051ce:	2301      	movs	r3, #1
 80051d0:	e065      	b.n	800529e <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80051d2:	4b36      	ldr	r3, [pc, #216]	; (80052ac <HAL_RCC_ClockConfig+0x1b8>)
 80051d4:	689b      	ldr	r3, [r3, #8]
 80051d6:	f023 0203 	bic.w	r2, r3, #3
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	4933      	ldr	r1, [pc, #204]	; (80052ac <HAL_RCC_ClockConfig+0x1b8>)
 80051e0:	4313      	orrs	r3, r2
 80051e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80051e4:	f7ff fc90 	bl	8004b08 <HAL_GetTick>
 80051e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051ea:	e00a      	b.n	8005202 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051ec:	f7ff fc8c 	bl	8004b08 <HAL_GetTick>
 80051f0:	4602      	mov	r2, r0
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	1ad3      	subs	r3, r2, r3
 80051f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d901      	bls.n	8005202 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80051fe:	2303      	movs	r3, #3
 8005200:	e04d      	b.n	800529e <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005202:	4b2a      	ldr	r3, [pc, #168]	; (80052ac <HAL_RCC_ClockConfig+0x1b8>)
 8005204:	689b      	ldr	r3, [r3, #8]
 8005206:	f003 020c 	and.w	r2, r3, #12
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	009b      	lsls	r3, r3, #2
 8005210:	429a      	cmp	r2, r3
 8005212:	d1eb      	bne.n	80051ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005214:	4b24      	ldr	r3, [pc, #144]	; (80052a8 <HAL_RCC_ClockConfig+0x1b4>)
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f003 030f 	and.w	r3, r3, #15
 800521c:	683a      	ldr	r2, [r7, #0]
 800521e:	429a      	cmp	r2, r3
 8005220:	d20c      	bcs.n	800523c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005222:	4b21      	ldr	r3, [pc, #132]	; (80052a8 <HAL_RCC_ClockConfig+0x1b4>)
 8005224:	683a      	ldr	r2, [r7, #0]
 8005226:	b2d2      	uxtb	r2, r2
 8005228:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800522a:	4b1f      	ldr	r3, [pc, #124]	; (80052a8 <HAL_RCC_ClockConfig+0x1b4>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f003 030f 	and.w	r3, r3, #15
 8005232:	683a      	ldr	r2, [r7, #0]
 8005234:	429a      	cmp	r2, r3
 8005236:	d001      	beq.n	800523c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005238:	2301      	movs	r3, #1
 800523a:	e030      	b.n	800529e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f003 0304 	and.w	r3, r3, #4
 8005244:	2b00      	cmp	r3, #0
 8005246:	d008      	beq.n	800525a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005248:	4b18      	ldr	r3, [pc, #96]	; (80052ac <HAL_RCC_ClockConfig+0x1b8>)
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	68db      	ldr	r3, [r3, #12]
 8005254:	4915      	ldr	r1, [pc, #84]	; (80052ac <HAL_RCC_ClockConfig+0x1b8>)
 8005256:	4313      	orrs	r3, r2
 8005258:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f003 0308 	and.w	r3, r3, #8
 8005262:	2b00      	cmp	r3, #0
 8005264:	d009      	beq.n	800527a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005266:	4b11      	ldr	r3, [pc, #68]	; (80052ac <HAL_RCC_ClockConfig+0x1b8>)
 8005268:	689b      	ldr	r3, [r3, #8]
 800526a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	691b      	ldr	r3, [r3, #16]
 8005272:	00db      	lsls	r3, r3, #3
 8005274:	490d      	ldr	r1, [pc, #52]	; (80052ac <HAL_RCC_ClockConfig+0x1b8>)
 8005276:	4313      	orrs	r3, r2
 8005278:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800527a:	f000 f851 	bl	8005320 <HAL_RCC_GetSysClockFreq>
 800527e:	4601      	mov	r1, r0
 8005280:	4b0a      	ldr	r3, [pc, #40]	; (80052ac <HAL_RCC_ClockConfig+0x1b8>)
 8005282:	689b      	ldr	r3, [r3, #8]
 8005284:	091b      	lsrs	r3, r3, #4
 8005286:	f003 030f 	and.w	r3, r3, #15
 800528a:	4a09      	ldr	r2, [pc, #36]	; (80052b0 <HAL_RCC_ClockConfig+0x1bc>)
 800528c:	5cd3      	ldrb	r3, [r2, r3]
 800528e:	fa21 f303 	lsr.w	r3, r1, r3
 8005292:	4a08      	ldr	r2, [pc, #32]	; (80052b4 <HAL_RCC_ClockConfig+0x1c0>)
 8005294:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8005296:	2000      	movs	r0, #0
 8005298:	f7ff fbf2 	bl	8004a80 <HAL_InitTick>

  return HAL_OK;
 800529c:	2300      	movs	r3, #0
}
 800529e:	4618      	mov	r0, r3
 80052a0:	3710      	adds	r7, #16
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bd80      	pop	{r7, pc}
 80052a6:	bf00      	nop
 80052a8:	40023c00 	.word	0x40023c00
 80052ac:	40023800 	.word	0x40023800
 80052b0:	0800a1cc 	.word	0x0800a1cc
 80052b4:	20000558 	.word	0x20000558

080052b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80052b8:	b480      	push	{r7}
 80052ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80052bc:	4b03      	ldr	r3, [pc, #12]	; (80052cc <HAL_RCC_GetHCLKFreq+0x14>)
 80052be:	681b      	ldr	r3, [r3, #0]
}
 80052c0:	4618      	mov	r0, r3
 80052c2:	46bd      	mov	sp, r7
 80052c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c8:	4770      	bx	lr
 80052ca:	bf00      	nop
 80052cc:	20000558 	.word	0x20000558

080052d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80052d4:	f7ff fff0 	bl	80052b8 <HAL_RCC_GetHCLKFreq>
 80052d8:	4601      	mov	r1, r0
 80052da:	4b05      	ldr	r3, [pc, #20]	; (80052f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	0a9b      	lsrs	r3, r3, #10
 80052e0:	f003 0307 	and.w	r3, r3, #7
 80052e4:	4a03      	ldr	r2, [pc, #12]	; (80052f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80052e6:	5cd3      	ldrb	r3, [r2, r3]
 80052e8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80052ec:	4618      	mov	r0, r3
 80052ee:	bd80      	pop	{r7, pc}
 80052f0:	40023800 	.word	0x40023800
 80052f4:	0800a1dc 	.word	0x0800a1dc

080052f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80052fc:	f7ff ffdc 	bl	80052b8 <HAL_RCC_GetHCLKFreq>
 8005300:	4601      	mov	r1, r0
 8005302:	4b05      	ldr	r3, [pc, #20]	; (8005318 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005304:	689b      	ldr	r3, [r3, #8]
 8005306:	0b5b      	lsrs	r3, r3, #13
 8005308:	f003 0307 	and.w	r3, r3, #7
 800530c:	4a03      	ldr	r2, [pc, #12]	; (800531c <HAL_RCC_GetPCLK2Freq+0x24>)
 800530e:	5cd3      	ldrb	r3, [r2, r3]
 8005310:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005314:	4618      	mov	r0, r3
 8005316:	bd80      	pop	{r7, pc}
 8005318:	40023800 	.word	0x40023800
 800531c:	0800a1dc 	.word	0x0800a1dc

08005320 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005320:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005322:	b087      	sub	sp, #28
 8005324:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005326:	2300      	movs	r3, #0
 8005328:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 800532a:	2300      	movs	r3, #0
 800532c:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 800532e:	2300      	movs	r3, #0
 8005330:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 8005332:	2300      	movs	r3, #0
 8005334:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005336:	2300      	movs	r3, #0
 8005338:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800533a:	4bc6      	ldr	r3, [pc, #792]	; (8005654 <HAL_RCC_GetSysClockFreq+0x334>)
 800533c:	689b      	ldr	r3, [r3, #8]
 800533e:	f003 030c 	and.w	r3, r3, #12
 8005342:	2b0c      	cmp	r3, #12
 8005344:	f200 817e 	bhi.w	8005644 <HAL_RCC_GetSysClockFreq+0x324>
 8005348:	a201      	add	r2, pc, #4	; (adr r2, 8005350 <HAL_RCC_GetSysClockFreq+0x30>)
 800534a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800534e:	bf00      	nop
 8005350:	08005385 	.word	0x08005385
 8005354:	08005645 	.word	0x08005645
 8005358:	08005645 	.word	0x08005645
 800535c:	08005645 	.word	0x08005645
 8005360:	0800538b 	.word	0x0800538b
 8005364:	08005645 	.word	0x08005645
 8005368:	08005645 	.word	0x08005645
 800536c:	08005645 	.word	0x08005645
 8005370:	08005391 	.word	0x08005391
 8005374:	08005645 	.word	0x08005645
 8005378:	08005645 	.word	0x08005645
 800537c:	08005645 	.word	0x08005645
 8005380:	080054ed 	.word	0x080054ed
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005384:	4bb4      	ldr	r3, [pc, #720]	; (8005658 <HAL_RCC_GetSysClockFreq+0x338>)
 8005386:	613b      	str	r3, [r7, #16]
       break;
 8005388:	e15f      	b.n	800564a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800538a:	4bb4      	ldr	r3, [pc, #720]	; (800565c <HAL_RCC_GetSysClockFreq+0x33c>)
 800538c:	613b      	str	r3, [r7, #16]
      break;
 800538e:	e15c      	b.n	800564a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005390:	4bb0      	ldr	r3, [pc, #704]	; (8005654 <HAL_RCC_GetSysClockFreq+0x334>)
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005398:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800539a:	4bae      	ldr	r3, [pc, #696]	; (8005654 <HAL_RCC_GetSysClockFreq+0x334>)
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d04a      	beq.n	800543c <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80053a6:	4bab      	ldr	r3, [pc, #684]	; (8005654 <HAL_RCC_GetSysClockFreq+0x334>)
 80053a8:	685b      	ldr	r3, [r3, #4]
 80053aa:	099b      	lsrs	r3, r3, #6
 80053ac:	f04f 0400 	mov.w	r4, #0
 80053b0:	f240 11ff 	movw	r1, #511	; 0x1ff
 80053b4:	f04f 0200 	mov.w	r2, #0
 80053b8:	ea03 0501 	and.w	r5, r3, r1
 80053bc:	ea04 0602 	and.w	r6, r4, r2
 80053c0:	4629      	mov	r1, r5
 80053c2:	4632      	mov	r2, r6
 80053c4:	f04f 0300 	mov.w	r3, #0
 80053c8:	f04f 0400 	mov.w	r4, #0
 80053cc:	0154      	lsls	r4, r2, #5
 80053ce:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80053d2:	014b      	lsls	r3, r1, #5
 80053d4:	4619      	mov	r1, r3
 80053d6:	4622      	mov	r2, r4
 80053d8:	1b49      	subs	r1, r1, r5
 80053da:	eb62 0206 	sbc.w	r2, r2, r6
 80053de:	f04f 0300 	mov.w	r3, #0
 80053e2:	f04f 0400 	mov.w	r4, #0
 80053e6:	0194      	lsls	r4, r2, #6
 80053e8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80053ec:	018b      	lsls	r3, r1, #6
 80053ee:	1a5b      	subs	r3, r3, r1
 80053f0:	eb64 0402 	sbc.w	r4, r4, r2
 80053f4:	f04f 0100 	mov.w	r1, #0
 80053f8:	f04f 0200 	mov.w	r2, #0
 80053fc:	00e2      	lsls	r2, r4, #3
 80053fe:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005402:	00d9      	lsls	r1, r3, #3
 8005404:	460b      	mov	r3, r1
 8005406:	4614      	mov	r4, r2
 8005408:	195b      	adds	r3, r3, r5
 800540a:	eb44 0406 	adc.w	r4, r4, r6
 800540e:	f04f 0100 	mov.w	r1, #0
 8005412:	f04f 0200 	mov.w	r2, #0
 8005416:	0262      	lsls	r2, r4, #9
 8005418:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800541c:	0259      	lsls	r1, r3, #9
 800541e:	460b      	mov	r3, r1
 8005420:	4614      	mov	r4, r2
 8005422:	4618      	mov	r0, r3
 8005424:	4621      	mov	r1, r4
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	f04f 0400 	mov.w	r4, #0
 800542c:	461a      	mov	r2, r3
 800542e:	4623      	mov	r3, r4
 8005430:	f7ff f8ea 	bl	8004608 <__aeabi_uldivmod>
 8005434:	4603      	mov	r3, r0
 8005436:	460c      	mov	r4, r1
 8005438:	617b      	str	r3, [r7, #20]
 800543a:	e049      	b.n	80054d0 <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800543c:	4b85      	ldr	r3, [pc, #532]	; (8005654 <HAL_RCC_GetSysClockFreq+0x334>)
 800543e:	685b      	ldr	r3, [r3, #4]
 8005440:	099b      	lsrs	r3, r3, #6
 8005442:	f04f 0400 	mov.w	r4, #0
 8005446:	f240 11ff 	movw	r1, #511	; 0x1ff
 800544a:	f04f 0200 	mov.w	r2, #0
 800544e:	ea03 0501 	and.w	r5, r3, r1
 8005452:	ea04 0602 	and.w	r6, r4, r2
 8005456:	4629      	mov	r1, r5
 8005458:	4632      	mov	r2, r6
 800545a:	f04f 0300 	mov.w	r3, #0
 800545e:	f04f 0400 	mov.w	r4, #0
 8005462:	0154      	lsls	r4, r2, #5
 8005464:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005468:	014b      	lsls	r3, r1, #5
 800546a:	4619      	mov	r1, r3
 800546c:	4622      	mov	r2, r4
 800546e:	1b49      	subs	r1, r1, r5
 8005470:	eb62 0206 	sbc.w	r2, r2, r6
 8005474:	f04f 0300 	mov.w	r3, #0
 8005478:	f04f 0400 	mov.w	r4, #0
 800547c:	0194      	lsls	r4, r2, #6
 800547e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005482:	018b      	lsls	r3, r1, #6
 8005484:	1a5b      	subs	r3, r3, r1
 8005486:	eb64 0402 	sbc.w	r4, r4, r2
 800548a:	f04f 0100 	mov.w	r1, #0
 800548e:	f04f 0200 	mov.w	r2, #0
 8005492:	00e2      	lsls	r2, r4, #3
 8005494:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005498:	00d9      	lsls	r1, r3, #3
 800549a:	460b      	mov	r3, r1
 800549c:	4614      	mov	r4, r2
 800549e:	195b      	adds	r3, r3, r5
 80054a0:	eb44 0406 	adc.w	r4, r4, r6
 80054a4:	f04f 0100 	mov.w	r1, #0
 80054a8:	f04f 0200 	mov.w	r2, #0
 80054ac:	02a2      	lsls	r2, r4, #10
 80054ae:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80054b2:	0299      	lsls	r1, r3, #10
 80054b4:	460b      	mov	r3, r1
 80054b6:	4614      	mov	r4, r2
 80054b8:	4618      	mov	r0, r3
 80054ba:	4621      	mov	r1, r4
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	f04f 0400 	mov.w	r4, #0
 80054c2:	461a      	mov	r2, r3
 80054c4:	4623      	mov	r3, r4
 80054c6:	f7ff f89f 	bl	8004608 <__aeabi_uldivmod>
 80054ca:	4603      	mov	r3, r0
 80054cc:	460c      	mov	r4, r1
 80054ce:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80054d0:	4b60      	ldr	r3, [pc, #384]	; (8005654 <HAL_RCC_GetSysClockFreq+0x334>)
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	0c1b      	lsrs	r3, r3, #16
 80054d6:	f003 0303 	and.w	r3, r3, #3
 80054da:	3301      	adds	r3, #1
 80054dc:	005b      	lsls	r3, r3, #1
 80054de:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 80054e0:	697a      	ldr	r2, [r7, #20]
 80054e2:	68bb      	ldr	r3, [r7, #8]
 80054e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80054e8:	613b      	str	r3, [r7, #16]
      break;
 80054ea:	e0ae      	b.n	800564a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80054ec:	4b59      	ldr	r3, [pc, #356]	; (8005654 <HAL_RCC_GetSysClockFreq+0x334>)
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80054f4:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80054f6:	4b57      	ldr	r3, [pc, #348]	; (8005654 <HAL_RCC_GetSysClockFreq+0x334>)
 80054f8:	685b      	ldr	r3, [r3, #4]
 80054fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d04a      	beq.n	8005598 <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005502:	4b54      	ldr	r3, [pc, #336]	; (8005654 <HAL_RCC_GetSysClockFreq+0x334>)
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	099b      	lsrs	r3, r3, #6
 8005508:	f04f 0400 	mov.w	r4, #0
 800550c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005510:	f04f 0200 	mov.w	r2, #0
 8005514:	ea03 0501 	and.w	r5, r3, r1
 8005518:	ea04 0602 	and.w	r6, r4, r2
 800551c:	4629      	mov	r1, r5
 800551e:	4632      	mov	r2, r6
 8005520:	f04f 0300 	mov.w	r3, #0
 8005524:	f04f 0400 	mov.w	r4, #0
 8005528:	0154      	lsls	r4, r2, #5
 800552a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800552e:	014b      	lsls	r3, r1, #5
 8005530:	4619      	mov	r1, r3
 8005532:	4622      	mov	r2, r4
 8005534:	1b49      	subs	r1, r1, r5
 8005536:	eb62 0206 	sbc.w	r2, r2, r6
 800553a:	f04f 0300 	mov.w	r3, #0
 800553e:	f04f 0400 	mov.w	r4, #0
 8005542:	0194      	lsls	r4, r2, #6
 8005544:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005548:	018b      	lsls	r3, r1, #6
 800554a:	1a5b      	subs	r3, r3, r1
 800554c:	eb64 0402 	sbc.w	r4, r4, r2
 8005550:	f04f 0100 	mov.w	r1, #0
 8005554:	f04f 0200 	mov.w	r2, #0
 8005558:	00e2      	lsls	r2, r4, #3
 800555a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800555e:	00d9      	lsls	r1, r3, #3
 8005560:	460b      	mov	r3, r1
 8005562:	4614      	mov	r4, r2
 8005564:	195b      	adds	r3, r3, r5
 8005566:	eb44 0406 	adc.w	r4, r4, r6
 800556a:	f04f 0100 	mov.w	r1, #0
 800556e:	f04f 0200 	mov.w	r2, #0
 8005572:	0262      	lsls	r2, r4, #9
 8005574:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8005578:	0259      	lsls	r1, r3, #9
 800557a:	460b      	mov	r3, r1
 800557c:	4614      	mov	r4, r2
 800557e:	4618      	mov	r0, r3
 8005580:	4621      	mov	r1, r4
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	f04f 0400 	mov.w	r4, #0
 8005588:	461a      	mov	r2, r3
 800558a:	4623      	mov	r3, r4
 800558c:	f7ff f83c 	bl	8004608 <__aeabi_uldivmod>
 8005590:	4603      	mov	r3, r0
 8005592:	460c      	mov	r4, r1
 8005594:	617b      	str	r3, [r7, #20]
 8005596:	e049      	b.n	800562c <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005598:	4b2e      	ldr	r3, [pc, #184]	; (8005654 <HAL_RCC_GetSysClockFreq+0x334>)
 800559a:	685b      	ldr	r3, [r3, #4]
 800559c:	099b      	lsrs	r3, r3, #6
 800559e:	f04f 0400 	mov.w	r4, #0
 80055a2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80055a6:	f04f 0200 	mov.w	r2, #0
 80055aa:	ea03 0501 	and.w	r5, r3, r1
 80055ae:	ea04 0602 	and.w	r6, r4, r2
 80055b2:	4629      	mov	r1, r5
 80055b4:	4632      	mov	r2, r6
 80055b6:	f04f 0300 	mov.w	r3, #0
 80055ba:	f04f 0400 	mov.w	r4, #0
 80055be:	0154      	lsls	r4, r2, #5
 80055c0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80055c4:	014b      	lsls	r3, r1, #5
 80055c6:	4619      	mov	r1, r3
 80055c8:	4622      	mov	r2, r4
 80055ca:	1b49      	subs	r1, r1, r5
 80055cc:	eb62 0206 	sbc.w	r2, r2, r6
 80055d0:	f04f 0300 	mov.w	r3, #0
 80055d4:	f04f 0400 	mov.w	r4, #0
 80055d8:	0194      	lsls	r4, r2, #6
 80055da:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80055de:	018b      	lsls	r3, r1, #6
 80055e0:	1a5b      	subs	r3, r3, r1
 80055e2:	eb64 0402 	sbc.w	r4, r4, r2
 80055e6:	f04f 0100 	mov.w	r1, #0
 80055ea:	f04f 0200 	mov.w	r2, #0
 80055ee:	00e2      	lsls	r2, r4, #3
 80055f0:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80055f4:	00d9      	lsls	r1, r3, #3
 80055f6:	460b      	mov	r3, r1
 80055f8:	4614      	mov	r4, r2
 80055fa:	195b      	adds	r3, r3, r5
 80055fc:	eb44 0406 	adc.w	r4, r4, r6
 8005600:	f04f 0100 	mov.w	r1, #0
 8005604:	f04f 0200 	mov.w	r2, #0
 8005608:	02a2      	lsls	r2, r4, #10
 800560a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800560e:	0299      	lsls	r1, r3, #10
 8005610:	460b      	mov	r3, r1
 8005612:	4614      	mov	r4, r2
 8005614:	4618      	mov	r0, r3
 8005616:	4621      	mov	r1, r4
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	f04f 0400 	mov.w	r4, #0
 800561e:	461a      	mov	r2, r3
 8005620:	4623      	mov	r3, r4
 8005622:	f7fe fff1 	bl	8004608 <__aeabi_uldivmod>
 8005626:	4603      	mov	r3, r0
 8005628:	460c      	mov	r4, r1
 800562a:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800562c:	4b09      	ldr	r3, [pc, #36]	; (8005654 <HAL_RCC_GetSysClockFreq+0x334>)
 800562e:	685b      	ldr	r3, [r3, #4]
 8005630:	0f1b      	lsrs	r3, r3, #28
 8005632:	f003 0307 	and.w	r3, r3, #7
 8005636:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8005638:	697a      	ldr	r2, [r7, #20]
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005640:	613b      	str	r3, [r7, #16]
      break;
 8005642:	e002      	b.n	800564a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005644:	4b04      	ldr	r3, [pc, #16]	; (8005658 <HAL_RCC_GetSysClockFreq+0x338>)
 8005646:	613b      	str	r3, [r7, #16]
      break;
 8005648:	bf00      	nop
    }
  }
  return sysclockfreq;
 800564a:	693b      	ldr	r3, [r7, #16]
}
 800564c:	4618      	mov	r0, r3
 800564e:	371c      	adds	r7, #28
 8005650:	46bd      	mov	sp, r7
 8005652:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005654:	40023800 	.word	0x40023800
 8005658:	00f42400 	.word	0x00f42400
 800565c:	007a1200 	.word	0x007a1200

08005660 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b086      	sub	sp, #24
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005668:	2300      	movs	r3, #0
 800566a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f003 0301 	and.w	r3, r3, #1
 8005674:	2b00      	cmp	r3, #0
 8005676:	f000 8083 	beq.w	8005780 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800567a:	4b95      	ldr	r3, [pc, #596]	; (80058d0 <HAL_RCC_OscConfig+0x270>)
 800567c:	689b      	ldr	r3, [r3, #8]
 800567e:	f003 030c 	and.w	r3, r3, #12
 8005682:	2b04      	cmp	r3, #4
 8005684:	d019      	beq.n	80056ba <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005686:	4b92      	ldr	r3, [pc, #584]	; (80058d0 <HAL_RCC_OscConfig+0x270>)
 8005688:	689b      	ldr	r3, [r3, #8]
 800568a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800568e:	2b08      	cmp	r3, #8
 8005690:	d106      	bne.n	80056a0 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005692:	4b8f      	ldr	r3, [pc, #572]	; (80058d0 <HAL_RCC_OscConfig+0x270>)
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800569a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800569e:	d00c      	beq.n	80056ba <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80056a0:	4b8b      	ldr	r3, [pc, #556]	; (80058d0 <HAL_RCC_OscConfig+0x270>)
 80056a2:	689b      	ldr	r3, [r3, #8]
 80056a4:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80056a8:	2b0c      	cmp	r3, #12
 80056aa:	d112      	bne.n	80056d2 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80056ac:	4b88      	ldr	r3, [pc, #544]	; (80058d0 <HAL_RCC_OscConfig+0x270>)
 80056ae:	685b      	ldr	r3, [r3, #4]
 80056b0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80056b4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80056b8:	d10b      	bne.n	80056d2 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056ba:	4b85      	ldr	r3, [pc, #532]	; (80058d0 <HAL_RCC_OscConfig+0x270>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d05b      	beq.n	800577e <HAL_RCC_OscConfig+0x11e>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d157      	bne.n	800577e <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 80056ce:	2301      	movs	r3, #1
 80056d0:	e216      	b.n	8005b00 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056da:	d106      	bne.n	80056ea <HAL_RCC_OscConfig+0x8a>
 80056dc:	4b7c      	ldr	r3, [pc, #496]	; (80058d0 <HAL_RCC_OscConfig+0x270>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4a7b      	ldr	r2, [pc, #492]	; (80058d0 <HAL_RCC_OscConfig+0x270>)
 80056e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056e6:	6013      	str	r3, [r2, #0]
 80056e8:	e01d      	b.n	8005726 <HAL_RCC_OscConfig+0xc6>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80056f2:	d10c      	bne.n	800570e <HAL_RCC_OscConfig+0xae>
 80056f4:	4b76      	ldr	r3, [pc, #472]	; (80058d0 <HAL_RCC_OscConfig+0x270>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a75      	ldr	r2, [pc, #468]	; (80058d0 <HAL_RCC_OscConfig+0x270>)
 80056fa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80056fe:	6013      	str	r3, [r2, #0]
 8005700:	4b73      	ldr	r3, [pc, #460]	; (80058d0 <HAL_RCC_OscConfig+0x270>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	4a72      	ldr	r2, [pc, #456]	; (80058d0 <HAL_RCC_OscConfig+0x270>)
 8005706:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800570a:	6013      	str	r3, [r2, #0]
 800570c:	e00b      	b.n	8005726 <HAL_RCC_OscConfig+0xc6>
 800570e:	4b70      	ldr	r3, [pc, #448]	; (80058d0 <HAL_RCC_OscConfig+0x270>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4a6f      	ldr	r2, [pc, #444]	; (80058d0 <HAL_RCC_OscConfig+0x270>)
 8005714:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005718:	6013      	str	r3, [r2, #0]
 800571a:	4b6d      	ldr	r3, [pc, #436]	; (80058d0 <HAL_RCC_OscConfig+0x270>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4a6c      	ldr	r2, [pc, #432]	; (80058d0 <HAL_RCC_OscConfig+0x270>)
 8005720:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005724:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d013      	beq.n	8005756 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800572e:	f7ff f9eb 	bl	8004b08 <HAL_GetTick>
 8005732:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005734:	e008      	b.n	8005748 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005736:	f7ff f9e7 	bl	8004b08 <HAL_GetTick>
 800573a:	4602      	mov	r2, r0
 800573c:	693b      	ldr	r3, [r7, #16]
 800573e:	1ad3      	subs	r3, r2, r3
 8005740:	2b64      	cmp	r3, #100	; 0x64
 8005742:	d901      	bls.n	8005748 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005744:	2303      	movs	r3, #3
 8005746:	e1db      	b.n	8005b00 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005748:	4b61      	ldr	r3, [pc, #388]	; (80058d0 <HAL_RCC_OscConfig+0x270>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005750:	2b00      	cmp	r3, #0
 8005752:	d0f0      	beq.n	8005736 <HAL_RCC_OscConfig+0xd6>
 8005754:	e014      	b.n	8005780 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005756:	f7ff f9d7 	bl	8004b08 <HAL_GetTick>
 800575a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800575c:	e008      	b.n	8005770 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800575e:	f7ff f9d3 	bl	8004b08 <HAL_GetTick>
 8005762:	4602      	mov	r2, r0
 8005764:	693b      	ldr	r3, [r7, #16]
 8005766:	1ad3      	subs	r3, r2, r3
 8005768:	2b64      	cmp	r3, #100	; 0x64
 800576a:	d901      	bls.n	8005770 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 800576c:	2303      	movs	r3, #3
 800576e:	e1c7      	b.n	8005b00 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005770:	4b57      	ldr	r3, [pc, #348]	; (80058d0 <HAL_RCC_OscConfig+0x270>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005778:	2b00      	cmp	r3, #0
 800577a:	d1f0      	bne.n	800575e <HAL_RCC_OscConfig+0xfe>
 800577c:	e000      	b.n	8005780 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800577e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f003 0302 	and.w	r3, r3, #2
 8005788:	2b00      	cmp	r3, #0
 800578a:	d06f      	beq.n	800586c <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800578c:	4b50      	ldr	r3, [pc, #320]	; (80058d0 <HAL_RCC_OscConfig+0x270>)
 800578e:	689b      	ldr	r3, [r3, #8]
 8005790:	f003 030c 	and.w	r3, r3, #12
 8005794:	2b00      	cmp	r3, #0
 8005796:	d017      	beq.n	80057c8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005798:	4b4d      	ldr	r3, [pc, #308]	; (80058d0 <HAL_RCC_OscConfig+0x270>)
 800579a:	689b      	ldr	r3, [r3, #8]
 800579c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80057a0:	2b08      	cmp	r3, #8
 80057a2:	d105      	bne.n	80057b0 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80057a4:	4b4a      	ldr	r3, [pc, #296]	; (80058d0 <HAL_RCC_OscConfig+0x270>)
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d00b      	beq.n	80057c8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80057b0:	4b47      	ldr	r3, [pc, #284]	; (80058d0 <HAL_RCC_OscConfig+0x270>)
 80057b2:	689b      	ldr	r3, [r3, #8]
 80057b4:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80057b8:	2b0c      	cmp	r3, #12
 80057ba:	d11c      	bne.n	80057f6 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80057bc:	4b44      	ldr	r3, [pc, #272]	; (80058d0 <HAL_RCC_OscConfig+0x270>)
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d116      	bne.n	80057f6 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057c8:	4b41      	ldr	r3, [pc, #260]	; (80058d0 <HAL_RCC_OscConfig+0x270>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f003 0302 	and.w	r3, r3, #2
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d005      	beq.n	80057e0 <HAL_RCC_OscConfig+0x180>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	68db      	ldr	r3, [r3, #12]
 80057d8:	2b01      	cmp	r3, #1
 80057da:	d001      	beq.n	80057e0 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 80057dc:	2301      	movs	r3, #1
 80057de:	e18f      	b.n	8005b00 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057e0:	4b3b      	ldr	r3, [pc, #236]	; (80058d0 <HAL_RCC_OscConfig+0x270>)
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	691b      	ldr	r3, [r3, #16]
 80057ec:	00db      	lsls	r3, r3, #3
 80057ee:	4938      	ldr	r1, [pc, #224]	; (80058d0 <HAL_RCC_OscConfig+0x270>)
 80057f0:	4313      	orrs	r3, r2
 80057f2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057f4:	e03a      	b.n	800586c <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	68db      	ldr	r3, [r3, #12]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d020      	beq.n	8005840 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80057fe:	4b35      	ldr	r3, [pc, #212]	; (80058d4 <HAL_RCC_OscConfig+0x274>)
 8005800:	2201      	movs	r2, #1
 8005802:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005804:	f7ff f980 	bl	8004b08 <HAL_GetTick>
 8005808:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800580a:	e008      	b.n	800581e <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800580c:	f7ff f97c 	bl	8004b08 <HAL_GetTick>
 8005810:	4602      	mov	r2, r0
 8005812:	693b      	ldr	r3, [r7, #16]
 8005814:	1ad3      	subs	r3, r2, r3
 8005816:	2b02      	cmp	r3, #2
 8005818:	d901      	bls.n	800581e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800581a:	2303      	movs	r3, #3
 800581c:	e170      	b.n	8005b00 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800581e:	4b2c      	ldr	r3, [pc, #176]	; (80058d0 <HAL_RCC_OscConfig+0x270>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f003 0302 	and.w	r3, r3, #2
 8005826:	2b00      	cmp	r3, #0
 8005828:	d0f0      	beq.n	800580c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800582a:	4b29      	ldr	r3, [pc, #164]	; (80058d0 <HAL_RCC_OscConfig+0x270>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	691b      	ldr	r3, [r3, #16]
 8005836:	00db      	lsls	r3, r3, #3
 8005838:	4925      	ldr	r1, [pc, #148]	; (80058d0 <HAL_RCC_OscConfig+0x270>)
 800583a:	4313      	orrs	r3, r2
 800583c:	600b      	str	r3, [r1, #0]
 800583e:	e015      	b.n	800586c <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005840:	4b24      	ldr	r3, [pc, #144]	; (80058d4 <HAL_RCC_OscConfig+0x274>)
 8005842:	2200      	movs	r2, #0
 8005844:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005846:	f7ff f95f 	bl	8004b08 <HAL_GetTick>
 800584a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800584c:	e008      	b.n	8005860 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800584e:	f7ff f95b 	bl	8004b08 <HAL_GetTick>
 8005852:	4602      	mov	r2, r0
 8005854:	693b      	ldr	r3, [r7, #16]
 8005856:	1ad3      	subs	r3, r2, r3
 8005858:	2b02      	cmp	r3, #2
 800585a:	d901      	bls.n	8005860 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 800585c:	2303      	movs	r3, #3
 800585e:	e14f      	b.n	8005b00 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005860:	4b1b      	ldr	r3, [pc, #108]	; (80058d0 <HAL_RCC_OscConfig+0x270>)
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f003 0302 	and.w	r3, r3, #2
 8005868:	2b00      	cmp	r3, #0
 800586a:	d1f0      	bne.n	800584e <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f003 0308 	and.w	r3, r3, #8
 8005874:	2b00      	cmp	r3, #0
 8005876:	d037      	beq.n	80058e8 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	695b      	ldr	r3, [r3, #20]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d016      	beq.n	80058ae <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005880:	4b15      	ldr	r3, [pc, #84]	; (80058d8 <HAL_RCC_OscConfig+0x278>)
 8005882:	2201      	movs	r2, #1
 8005884:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005886:	f7ff f93f 	bl	8004b08 <HAL_GetTick>
 800588a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800588c:	e008      	b.n	80058a0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800588e:	f7ff f93b 	bl	8004b08 <HAL_GetTick>
 8005892:	4602      	mov	r2, r0
 8005894:	693b      	ldr	r3, [r7, #16]
 8005896:	1ad3      	subs	r3, r2, r3
 8005898:	2b02      	cmp	r3, #2
 800589a:	d901      	bls.n	80058a0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800589c:	2303      	movs	r3, #3
 800589e:	e12f      	b.n	8005b00 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058a0:	4b0b      	ldr	r3, [pc, #44]	; (80058d0 <HAL_RCC_OscConfig+0x270>)
 80058a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80058a4:	f003 0302 	and.w	r3, r3, #2
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d0f0      	beq.n	800588e <HAL_RCC_OscConfig+0x22e>
 80058ac:	e01c      	b.n	80058e8 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80058ae:	4b0a      	ldr	r3, [pc, #40]	; (80058d8 <HAL_RCC_OscConfig+0x278>)
 80058b0:	2200      	movs	r2, #0
 80058b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058b4:	f7ff f928 	bl	8004b08 <HAL_GetTick>
 80058b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058ba:	e00f      	b.n	80058dc <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80058bc:	f7ff f924 	bl	8004b08 <HAL_GetTick>
 80058c0:	4602      	mov	r2, r0
 80058c2:	693b      	ldr	r3, [r7, #16]
 80058c4:	1ad3      	subs	r3, r2, r3
 80058c6:	2b02      	cmp	r3, #2
 80058c8:	d908      	bls.n	80058dc <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 80058ca:	2303      	movs	r3, #3
 80058cc:	e118      	b.n	8005b00 <HAL_RCC_OscConfig+0x4a0>
 80058ce:	bf00      	nop
 80058d0:	40023800 	.word	0x40023800
 80058d4:	42470000 	.word	0x42470000
 80058d8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058dc:	4b8a      	ldr	r3, [pc, #552]	; (8005b08 <HAL_RCC_OscConfig+0x4a8>)
 80058de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80058e0:	f003 0302 	and.w	r3, r3, #2
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d1e9      	bne.n	80058bc <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f003 0304 	and.w	r3, r3, #4
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	f000 8097 	beq.w	8005a24 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80058f6:	2300      	movs	r3, #0
 80058f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80058fa:	4b83      	ldr	r3, [pc, #524]	; (8005b08 <HAL_RCC_OscConfig+0x4a8>)
 80058fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005902:	2b00      	cmp	r3, #0
 8005904:	d10f      	bne.n	8005926 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005906:	2300      	movs	r3, #0
 8005908:	60fb      	str	r3, [r7, #12]
 800590a:	4b7f      	ldr	r3, [pc, #508]	; (8005b08 <HAL_RCC_OscConfig+0x4a8>)
 800590c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800590e:	4a7e      	ldr	r2, [pc, #504]	; (8005b08 <HAL_RCC_OscConfig+0x4a8>)
 8005910:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005914:	6413      	str	r3, [r2, #64]	; 0x40
 8005916:	4b7c      	ldr	r3, [pc, #496]	; (8005b08 <HAL_RCC_OscConfig+0x4a8>)
 8005918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800591a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800591e:	60fb      	str	r3, [r7, #12]
 8005920:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005922:	2301      	movs	r3, #1
 8005924:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005926:	4b79      	ldr	r3, [pc, #484]	; (8005b0c <HAL_RCC_OscConfig+0x4ac>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800592e:	2b00      	cmp	r3, #0
 8005930:	d118      	bne.n	8005964 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005932:	4b76      	ldr	r3, [pc, #472]	; (8005b0c <HAL_RCC_OscConfig+0x4ac>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4a75      	ldr	r2, [pc, #468]	; (8005b0c <HAL_RCC_OscConfig+0x4ac>)
 8005938:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800593c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800593e:	f7ff f8e3 	bl	8004b08 <HAL_GetTick>
 8005942:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005944:	e008      	b.n	8005958 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005946:	f7ff f8df 	bl	8004b08 <HAL_GetTick>
 800594a:	4602      	mov	r2, r0
 800594c:	693b      	ldr	r3, [r7, #16]
 800594e:	1ad3      	subs	r3, r2, r3
 8005950:	2b02      	cmp	r3, #2
 8005952:	d901      	bls.n	8005958 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005954:	2303      	movs	r3, #3
 8005956:	e0d3      	b.n	8005b00 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005958:	4b6c      	ldr	r3, [pc, #432]	; (8005b0c <HAL_RCC_OscConfig+0x4ac>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005960:	2b00      	cmp	r3, #0
 8005962:	d0f0      	beq.n	8005946 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	2b01      	cmp	r3, #1
 800596a:	d106      	bne.n	800597a <HAL_RCC_OscConfig+0x31a>
 800596c:	4b66      	ldr	r3, [pc, #408]	; (8005b08 <HAL_RCC_OscConfig+0x4a8>)
 800596e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005970:	4a65      	ldr	r2, [pc, #404]	; (8005b08 <HAL_RCC_OscConfig+0x4a8>)
 8005972:	f043 0301 	orr.w	r3, r3, #1
 8005976:	6713      	str	r3, [r2, #112]	; 0x70
 8005978:	e01c      	b.n	80059b4 <HAL_RCC_OscConfig+0x354>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	689b      	ldr	r3, [r3, #8]
 800597e:	2b05      	cmp	r3, #5
 8005980:	d10c      	bne.n	800599c <HAL_RCC_OscConfig+0x33c>
 8005982:	4b61      	ldr	r3, [pc, #388]	; (8005b08 <HAL_RCC_OscConfig+0x4a8>)
 8005984:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005986:	4a60      	ldr	r2, [pc, #384]	; (8005b08 <HAL_RCC_OscConfig+0x4a8>)
 8005988:	f043 0304 	orr.w	r3, r3, #4
 800598c:	6713      	str	r3, [r2, #112]	; 0x70
 800598e:	4b5e      	ldr	r3, [pc, #376]	; (8005b08 <HAL_RCC_OscConfig+0x4a8>)
 8005990:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005992:	4a5d      	ldr	r2, [pc, #372]	; (8005b08 <HAL_RCC_OscConfig+0x4a8>)
 8005994:	f043 0301 	orr.w	r3, r3, #1
 8005998:	6713      	str	r3, [r2, #112]	; 0x70
 800599a:	e00b      	b.n	80059b4 <HAL_RCC_OscConfig+0x354>
 800599c:	4b5a      	ldr	r3, [pc, #360]	; (8005b08 <HAL_RCC_OscConfig+0x4a8>)
 800599e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059a0:	4a59      	ldr	r2, [pc, #356]	; (8005b08 <HAL_RCC_OscConfig+0x4a8>)
 80059a2:	f023 0301 	bic.w	r3, r3, #1
 80059a6:	6713      	str	r3, [r2, #112]	; 0x70
 80059a8:	4b57      	ldr	r3, [pc, #348]	; (8005b08 <HAL_RCC_OscConfig+0x4a8>)
 80059aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059ac:	4a56      	ldr	r2, [pc, #344]	; (8005b08 <HAL_RCC_OscConfig+0x4a8>)
 80059ae:	f023 0304 	bic.w	r3, r3, #4
 80059b2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	689b      	ldr	r3, [r3, #8]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d015      	beq.n	80059e8 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059bc:	f7ff f8a4 	bl	8004b08 <HAL_GetTick>
 80059c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059c2:	e00a      	b.n	80059da <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80059c4:	f7ff f8a0 	bl	8004b08 <HAL_GetTick>
 80059c8:	4602      	mov	r2, r0
 80059ca:	693b      	ldr	r3, [r7, #16]
 80059cc:	1ad3      	subs	r3, r2, r3
 80059ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d901      	bls.n	80059da <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 80059d6:	2303      	movs	r3, #3
 80059d8:	e092      	b.n	8005b00 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059da:	4b4b      	ldr	r3, [pc, #300]	; (8005b08 <HAL_RCC_OscConfig+0x4a8>)
 80059dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059de:	f003 0302 	and.w	r3, r3, #2
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d0ee      	beq.n	80059c4 <HAL_RCC_OscConfig+0x364>
 80059e6:	e014      	b.n	8005a12 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059e8:	f7ff f88e 	bl	8004b08 <HAL_GetTick>
 80059ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80059ee:	e00a      	b.n	8005a06 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80059f0:	f7ff f88a 	bl	8004b08 <HAL_GetTick>
 80059f4:	4602      	mov	r2, r0
 80059f6:	693b      	ldr	r3, [r7, #16]
 80059f8:	1ad3      	subs	r3, r2, r3
 80059fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d901      	bls.n	8005a06 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8005a02:	2303      	movs	r3, #3
 8005a04:	e07c      	b.n	8005b00 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a06:	4b40      	ldr	r3, [pc, #256]	; (8005b08 <HAL_RCC_OscConfig+0x4a8>)
 8005a08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a0a:	f003 0302 	and.w	r3, r3, #2
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d1ee      	bne.n	80059f0 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005a12:	7dfb      	ldrb	r3, [r7, #23]
 8005a14:	2b01      	cmp	r3, #1
 8005a16:	d105      	bne.n	8005a24 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a18:	4b3b      	ldr	r3, [pc, #236]	; (8005b08 <HAL_RCC_OscConfig+0x4a8>)
 8005a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a1c:	4a3a      	ldr	r2, [pc, #232]	; (8005b08 <HAL_RCC_OscConfig+0x4a8>)
 8005a1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a22:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	699b      	ldr	r3, [r3, #24]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d068      	beq.n	8005afe <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005a2c:	4b36      	ldr	r3, [pc, #216]	; (8005b08 <HAL_RCC_OscConfig+0x4a8>)
 8005a2e:	689b      	ldr	r3, [r3, #8]
 8005a30:	f003 030c 	and.w	r3, r3, #12
 8005a34:	2b08      	cmp	r3, #8
 8005a36:	d060      	beq.n	8005afa <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	699b      	ldr	r3, [r3, #24]
 8005a3c:	2b02      	cmp	r3, #2
 8005a3e:	d145      	bne.n	8005acc <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a40:	4b33      	ldr	r3, [pc, #204]	; (8005b10 <HAL_RCC_OscConfig+0x4b0>)
 8005a42:	2200      	movs	r2, #0
 8005a44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a46:	f7ff f85f 	bl	8004b08 <HAL_GetTick>
 8005a4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a4c:	e008      	b.n	8005a60 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a4e:	f7ff f85b 	bl	8004b08 <HAL_GetTick>
 8005a52:	4602      	mov	r2, r0
 8005a54:	693b      	ldr	r3, [r7, #16]
 8005a56:	1ad3      	subs	r3, r2, r3
 8005a58:	2b02      	cmp	r3, #2
 8005a5a:	d901      	bls.n	8005a60 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8005a5c:	2303      	movs	r3, #3
 8005a5e:	e04f      	b.n	8005b00 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a60:	4b29      	ldr	r3, [pc, #164]	; (8005b08 <HAL_RCC_OscConfig+0x4a8>)
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d1f0      	bne.n	8005a4e <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	69da      	ldr	r2, [r3, #28]
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6a1b      	ldr	r3, [r3, #32]
 8005a74:	431a      	orrs	r2, r3
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a7a:	019b      	lsls	r3, r3, #6
 8005a7c:	431a      	orrs	r2, r3
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a82:	085b      	lsrs	r3, r3, #1
 8005a84:	3b01      	subs	r3, #1
 8005a86:	041b      	lsls	r3, r3, #16
 8005a88:	431a      	orrs	r2, r3
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a8e:	061b      	lsls	r3, r3, #24
 8005a90:	431a      	orrs	r2, r3
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a96:	071b      	lsls	r3, r3, #28
 8005a98:	491b      	ldr	r1, [pc, #108]	; (8005b08 <HAL_RCC_OscConfig+0x4a8>)
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a9e:	4b1c      	ldr	r3, [pc, #112]	; (8005b10 <HAL_RCC_OscConfig+0x4b0>)
 8005aa0:	2201      	movs	r2, #1
 8005aa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005aa4:	f7ff f830 	bl	8004b08 <HAL_GetTick>
 8005aa8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005aaa:	e008      	b.n	8005abe <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005aac:	f7ff f82c 	bl	8004b08 <HAL_GetTick>
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	693b      	ldr	r3, [r7, #16]
 8005ab4:	1ad3      	subs	r3, r2, r3
 8005ab6:	2b02      	cmp	r3, #2
 8005ab8:	d901      	bls.n	8005abe <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8005aba:	2303      	movs	r3, #3
 8005abc:	e020      	b.n	8005b00 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005abe:	4b12      	ldr	r3, [pc, #72]	; (8005b08 <HAL_RCC_OscConfig+0x4a8>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d0f0      	beq.n	8005aac <HAL_RCC_OscConfig+0x44c>
 8005aca:	e018      	b.n	8005afe <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005acc:	4b10      	ldr	r3, [pc, #64]	; (8005b10 <HAL_RCC_OscConfig+0x4b0>)
 8005ace:	2200      	movs	r2, #0
 8005ad0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ad2:	f7ff f819 	bl	8004b08 <HAL_GetTick>
 8005ad6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ad8:	e008      	b.n	8005aec <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ada:	f7ff f815 	bl	8004b08 <HAL_GetTick>
 8005ade:	4602      	mov	r2, r0
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	1ad3      	subs	r3, r2, r3
 8005ae4:	2b02      	cmp	r3, #2
 8005ae6:	d901      	bls.n	8005aec <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8005ae8:	2303      	movs	r3, #3
 8005aea:	e009      	b.n	8005b00 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005aec:	4b06      	ldr	r3, [pc, #24]	; (8005b08 <HAL_RCC_OscConfig+0x4a8>)
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d1f0      	bne.n	8005ada <HAL_RCC_OscConfig+0x47a>
 8005af8:	e001      	b.n	8005afe <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8005afa:	2301      	movs	r3, #1
 8005afc:	e000      	b.n	8005b00 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8005afe:	2300      	movs	r3, #0
}
 8005b00:	4618      	mov	r0, r3
 8005b02:	3718      	adds	r7, #24
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bd80      	pop	{r7, pc}
 8005b08:	40023800 	.word	0x40023800
 8005b0c:	40007000 	.word	0x40007000
 8005b10:	42470060 	.word	0x42470060

08005b14 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b082      	sub	sp, #8
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d101      	bne.n	8005b26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	e03f      	b.n	8005ba6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005b2c:	b2db      	uxtb	r3, r3
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d106      	bne.n	8005b40 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2200      	movs	r2, #0
 8005b36:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005b3a:	6878      	ldr	r0, [r7, #4]
 8005b3c:	f000 ff70 	bl	8006a20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2224      	movs	r2, #36	; 0x24
 8005b44:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	68da      	ldr	r2, [r3, #12]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005b56:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005b58:	6878      	ldr	r0, [r7, #4]
 8005b5a:	f000 f90b 	bl	8005d74 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	691a      	ldr	r2, [r3, #16]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005b6c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	695a      	ldr	r2, [r3, #20]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005b7c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	68da      	ldr	r2, [r3, #12]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005b8c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2200      	movs	r2, #0
 8005b92:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2220      	movs	r2, #32
 8005b98:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2220      	movs	r2, #32
 8005ba0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005ba4:	2300      	movs	r3, #0
}
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	3708      	adds	r7, #8
 8005baa:	46bd      	mov	sp, r7
 8005bac:	bd80      	pop	{r7, pc}

08005bae <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bae:	b580      	push	{r7, lr}
 8005bb0:	b088      	sub	sp, #32
 8005bb2:	af02      	add	r7, sp, #8
 8005bb4:	60f8      	str	r0, [r7, #12]
 8005bb6:	60b9      	str	r1, [r7, #8]
 8005bb8:	603b      	str	r3, [r7, #0]
 8005bba:	4613      	mov	r3, r2
 8005bbc:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005bc8:	b2db      	uxtb	r3, r3
 8005bca:	2b20      	cmp	r3, #32
 8005bcc:	f040 8083 	bne.w	8005cd6 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d002      	beq.n	8005bdc <HAL_UART_Transmit+0x2e>
 8005bd6:	88fb      	ldrh	r3, [r7, #6]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d101      	bne.n	8005be0 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8005bdc:	2301      	movs	r3, #1
 8005bde:	e07b      	b.n	8005cd8 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005be6:	2b01      	cmp	r3, #1
 8005be8:	d101      	bne.n	8005bee <HAL_UART_Transmit+0x40>
 8005bea:	2302      	movs	r3, #2
 8005bec:	e074      	b.n	8005cd8 <HAL_UART_Transmit+0x12a>
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2201      	movs	r2, #1
 8005bf2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	2221      	movs	r2, #33	; 0x21
 8005c00:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8005c04:	f7fe ff80 	bl	8004b08 <HAL_GetTick>
 8005c08:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	88fa      	ldrh	r2, [r7, #6]
 8005c0e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	88fa      	ldrh	r2, [r7, #6]
 8005c14:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005c16:	e042      	b.n	8005c9e <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005c1c:	b29b      	uxth	r3, r3
 8005c1e:	3b01      	subs	r3, #1
 8005c20:	b29a      	uxth	r2, r3
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	689b      	ldr	r3, [r3, #8]
 8005c2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c2e:	d122      	bne.n	8005c76 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	9300      	str	r3, [sp, #0]
 8005c34:	697b      	ldr	r3, [r7, #20]
 8005c36:	2200      	movs	r2, #0
 8005c38:	2180      	movs	r1, #128	; 0x80
 8005c3a:	68f8      	ldr	r0, [r7, #12]
 8005c3c:	f000 f850 	bl	8005ce0 <UART_WaitOnFlagUntilTimeout>
 8005c40:	4603      	mov	r3, r0
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d001      	beq.n	8005c4a <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8005c46:	2303      	movs	r3, #3
 8005c48:	e046      	b.n	8005cd8 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8005c4e:	693b      	ldr	r3, [r7, #16]
 8005c50:	881b      	ldrh	r3, [r3, #0]
 8005c52:	461a      	mov	r2, r3
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c5c:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	691b      	ldr	r3, [r3, #16]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d103      	bne.n	8005c6e <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	3302      	adds	r3, #2
 8005c6a:	60bb      	str	r3, [r7, #8]
 8005c6c:	e017      	b.n	8005c9e <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8005c6e:	68bb      	ldr	r3, [r7, #8]
 8005c70:	3301      	adds	r3, #1
 8005c72:	60bb      	str	r3, [r7, #8]
 8005c74:	e013      	b.n	8005c9e <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	9300      	str	r3, [sp, #0]
 8005c7a:	697b      	ldr	r3, [r7, #20]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	2180      	movs	r1, #128	; 0x80
 8005c80:	68f8      	ldr	r0, [r7, #12]
 8005c82:	f000 f82d 	bl	8005ce0 <UART_WaitOnFlagUntilTimeout>
 8005c86:	4603      	mov	r3, r0
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d001      	beq.n	8005c90 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8005c8c:	2303      	movs	r3, #3
 8005c8e:	e023      	b.n	8005cd8 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8005c90:	68bb      	ldr	r3, [r7, #8]
 8005c92:	1c5a      	adds	r2, r3, #1
 8005c94:	60ba      	str	r2, [r7, #8]
 8005c96:	781a      	ldrb	r2, [r3, #0]
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005ca2:	b29b      	uxth	r3, r3
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d1b7      	bne.n	8005c18 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	9300      	str	r3, [sp, #0]
 8005cac:	697b      	ldr	r3, [r7, #20]
 8005cae:	2200      	movs	r2, #0
 8005cb0:	2140      	movs	r1, #64	; 0x40
 8005cb2:	68f8      	ldr	r0, [r7, #12]
 8005cb4:	f000 f814 	bl	8005ce0 <UART_WaitOnFlagUntilTimeout>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d001      	beq.n	8005cc2 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8005cbe:	2303      	movs	r3, #3
 8005cc0:	e00a      	b.n	8005cd8 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	2220      	movs	r2, #32
 8005cc6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	2200      	movs	r2, #0
 8005cce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	e000      	b.n	8005cd8 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8005cd6:	2302      	movs	r3, #2
  }
}
 8005cd8:	4618      	mov	r0, r3
 8005cda:	3718      	adds	r7, #24
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bd80      	pop	{r7, pc}

08005ce0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b084      	sub	sp, #16
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	60f8      	str	r0, [r7, #12]
 8005ce8:	60b9      	str	r1, [r7, #8]
 8005cea:	603b      	str	r3, [r7, #0]
 8005cec:	4613      	mov	r3, r2
 8005cee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005cf0:	e02c      	b.n	8005d4c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005cf2:	69bb      	ldr	r3, [r7, #24]
 8005cf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cf8:	d028      	beq.n	8005d4c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005cfa:	69bb      	ldr	r3, [r7, #24]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d007      	beq.n	8005d10 <UART_WaitOnFlagUntilTimeout+0x30>
 8005d00:	f7fe ff02 	bl	8004b08 <HAL_GetTick>
 8005d04:	4602      	mov	r2, r0
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	1ad3      	subs	r3, r2, r3
 8005d0a:	69ba      	ldr	r2, [r7, #24]
 8005d0c:	429a      	cmp	r2, r3
 8005d0e:	d21d      	bcs.n	8005d4c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	68da      	ldr	r2, [r3, #12]
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005d1e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	695a      	ldr	r2, [r3, #20]
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f022 0201 	bic.w	r2, r2, #1
 8005d2e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	2220      	movs	r2, #32
 8005d34:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	2220      	movs	r2, #32
 8005d3c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	2200      	movs	r2, #0
 8005d44:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8005d48:	2303      	movs	r3, #3
 8005d4a:	e00f      	b.n	8005d6c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	681a      	ldr	r2, [r3, #0]
 8005d52:	68bb      	ldr	r3, [r7, #8]
 8005d54:	4013      	ands	r3, r2
 8005d56:	68ba      	ldr	r2, [r7, #8]
 8005d58:	429a      	cmp	r2, r3
 8005d5a:	bf0c      	ite	eq
 8005d5c:	2301      	moveq	r3, #1
 8005d5e:	2300      	movne	r3, #0
 8005d60:	b2db      	uxtb	r3, r3
 8005d62:	461a      	mov	r2, r3
 8005d64:	79fb      	ldrb	r3, [r7, #7]
 8005d66:	429a      	cmp	r2, r3
 8005d68:	d0c3      	beq.n	8005cf2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005d6a:	2300      	movs	r3, #0
}
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	3710      	adds	r7, #16
 8005d70:	46bd      	mov	sp, r7
 8005d72:	bd80      	pop	{r7, pc}

08005d74 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d74:	b5b0      	push	{r4, r5, r7, lr}
 8005d76:	b084      	sub	sp, #16
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	691b      	ldr	r3, [r3, #16]
 8005d82:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	68da      	ldr	r2, [r3, #12]
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	430a      	orrs	r2, r1
 8005d90:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	689a      	ldr	r2, [r3, #8]
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	691b      	ldr	r3, [r3, #16]
 8005d9a:	431a      	orrs	r2, r3
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	695b      	ldr	r3, [r3, #20]
 8005da0:	431a      	orrs	r2, r3
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	69db      	ldr	r3, [r3, #28]
 8005da6:	4313      	orrs	r3, r2
 8005da8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	68db      	ldr	r3, [r3, #12]
 8005db0:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8005db4:	f023 030c 	bic.w	r3, r3, #12
 8005db8:	687a      	ldr	r2, [r7, #4]
 8005dba:	6812      	ldr	r2, [r2, #0]
 8005dbc:	68f9      	ldr	r1, [r7, #12]
 8005dbe:	430b      	orrs	r3, r1
 8005dc0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	695b      	ldr	r3, [r3, #20]
 8005dc8:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	699a      	ldr	r2, [r3, #24]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	430a      	orrs	r2, r1
 8005dd6:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	69db      	ldr	r3, [r3, #28]
 8005ddc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005de0:	f040 80e4 	bne.w	8005fac <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	4aab      	ldr	r2, [pc, #684]	; (8006098 <UART_SetConfig+0x324>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d004      	beq.n	8005df8 <UART_SetConfig+0x84>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	4aaa      	ldr	r2, [pc, #680]	; (800609c <UART_SetConfig+0x328>)
 8005df4:	4293      	cmp	r3, r2
 8005df6:	d16c      	bne.n	8005ed2 <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8005df8:	f7ff fa7e 	bl	80052f8 <HAL_RCC_GetPCLK2Freq>
 8005dfc:	4602      	mov	r2, r0
 8005dfe:	4613      	mov	r3, r2
 8005e00:	009b      	lsls	r3, r3, #2
 8005e02:	4413      	add	r3, r2
 8005e04:	009a      	lsls	r2, r3, #2
 8005e06:	441a      	add	r2, r3
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	005b      	lsls	r3, r3, #1
 8005e0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e12:	4aa3      	ldr	r2, [pc, #652]	; (80060a0 <UART_SetConfig+0x32c>)
 8005e14:	fba2 2303 	umull	r2, r3, r2, r3
 8005e18:	095b      	lsrs	r3, r3, #5
 8005e1a:	011c      	lsls	r4, r3, #4
 8005e1c:	f7ff fa6c 	bl	80052f8 <HAL_RCC_GetPCLK2Freq>
 8005e20:	4602      	mov	r2, r0
 8005e22:	4613      	mov	r3, r2
 8005e24:	009b      	lsls	r3, r3, #2
 8005e26:	4413      	add	r3, r2
 8005e28:	009a      	lsls	r2, r3, #2
 8005e2a:	441a      	add	r2, r3
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	005b      	lsls	r3, r3, #1
 8005e32:	fbb2 f5f3 	udiv	r5, r2, r3
 8005e36:	f7ff fa5f 	bl	80052f8 <HAL_RCC_GetPCLK2Freq>
 8005e3a:	4602      	mov	r2, r0
 8005e3c:	4613      	mov	r3, r2
 8005e3e:	009b      	lsls	r3, r3, #2
 8005e40:	4413      	add	r3, r2
 8005e42:	009a      	lsls	r2, r3, #2
 8005e44:	441a      	add	r2, r3
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	685b      	ldr	r3, [r3, #4]
 8005e4a:	005b      	lsls	r3, r3, #1
 8005e4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e50:	4a93      	ldr	r2, [pc, #588]	; (80060a0 <UART_SetConfig+0x32c>)
 8005e52:	fba2 2303 	umull	r2, r3, r2, r3
 8005e56:	095b      	lsrs	r3, r3, #5
 8005e58:	2264      	movs	r2, #100	; 0x64
 8005e5a:	fb02 f303 	mul.w	r3, r2, r3
 8005e5e:	1aeb      	subs	r3, r5, r3
 8005e60:	00db      	lsls	r3, r3, #3
 8005e62:	3332      	adds	r3, #50	; 0x32
 8005e64:	4a8e      	ldr	r2, [pc, #568]	; (80060a0 <UART_SetConfig+0x32c>)
 8005e66:	fba2 2303 	umull	r2, r3, r2, r3
 8005e6a:	095b      	lsrs	r3, r3, #5
 8005e6c:	005b      	lsls	r3, r3, #1
 8005e6e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005e72:	441c      	add	r4, r3
 8005e74:	f7ff fa40 	bl	80052f8 <HAL_RCC_GetPCLK2Freq>
 8005e78:	4602      	mov	r2, r0
 8005e7a:	4613      	mov	r3, r2
 8005e7c:	009b      	lsls	r3, r3, #2
 8005e7e:	4413      	add	r3, r2
 8005e80:	009a      	lsls	r2, r3, #2
 8005e82:	441a      	add	r2, r3
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	685b      	ldr	r3, [r3, #4]
 8005e88:	005b      	lsls	r3, r3, #1
 8005e8a:	fbb2 f5f3 	udiv	r5, r2, r3
 8005e8e:	f7ff fa33 	bl	80052f8 <HAL_RCC_GetPCLK2Freq>
 8005e92:	4602      	mov	r2, r0
 8005e94:	4613      	mov	r3, r2
 8005e96:	009b      	lsls	r3, r3, #2
 8005e98:	4413      	add	r3, r2
 8005e9a:	009a      	lsls	r2, r3, #2
 8005e9c:	441a      	add	r2, r3
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	685b      	ldr	r3, [r3, #4]
 8005ea2:	005b      	lsls	r3, r3, #1
 8005ea4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ea8:	4a7d      	ldr	r2, [pc, #500]	; (80060a0 <UART_SetConfig+0x32c>)
 8005eaa:	fba2 2303 	umull	r2, r3, r2, r3
 8005eae:	095b      	lsrs	r3, r3, #5
 8005eb0:	2264      	movs	r2, #100	; 0x64
 8005eb2:	fb02 f303 	mul.w	r3, r2, r3
 8005eb6:	1aeb      	subs	r3, r5, r3
 8005eb8:	00db      	lsls	r3, r3, #3
 8005eba:	3332      	adds	r3, #50	; 0x32
 8005ebc:	4a78      	ldr	r2, [pc, #480]	; (80060a0 <UART_SetConfig+0x32c>)
 8005ebe:	fba2 2303 	umull	r2, r3, r2, r3
 8005ec2:	095b      	lsrs	r3, r3, #5
 8005ec4:	f003 0207 	and.w	r2, r3, #7
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	4422      	add	r2, r4
 8005ece:	609a      	str	r2, [r3, #8]
 8005ed0:	e154      	b.n	800617c <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8005ed2:	f7ff f9fd 	bl	80052d0 <HAL_RCC_GetPCLK1Freq>
 8005ed6:	4602      	mov	r2, r0
 8005ed8:	4613      	mov	r3, r2
 8005eda:	009b      	lsls	r3, r3, #2
 8005edc:	4413      	add	r3, r2
 8005ede:	009a      	lsls	r2, r3, #2
 8005ee0:	441a      	add	r2, r3
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	685b      	ldr	r3, [r3, #4]
 8005ee6:	005b      	lsls	r3, r3, #1
 8005ee8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005eec:	4a6c      	ldr	r2, [pc, #432]	; (80060a0 <UART_SetConfig+0x32c>)
 8005eee:	fba2 2303 	umull	r2, r3, r2, r3
 8005ef2:	095b      	lsrs	r3, r3, #5
 8005ef4:	011c      	lsls	r4, r3, #4
 8005ef6:	f7ff f9eb 	bl	80052d0 <HAL_RCC_GetPCLK1Freq>
 8005efa:	4602      	mov	r2, r0
 8005efc:	4613      	mov	r3, r2
 8005efe:	009b      	lsls	r3, r3, #2
 8005f00:	4413      	add	r3, r2
 8005f02:	009a      	lsls	r2, r3, #2
 8005f04:	441a      	add	r2, r3
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	005b      	lsls	r3, r3, #1
 8005f0c:	fbb2 f5f3 	udiv	r5, r2, r3
 8005f10:	f7ff f9de 	bl	80052d0 <HAL_RCC_GetPCLK1Freq>
 8005f14:	4602      	mov	r2, r0
 8005f16:	4613      	mov	r3, r2
 8005f18:	009b      	lsls	r3, r3, #2
 8005f1a:	4413      	add	r3, r2
 8005f1c:	009a      	lsls	r2, r3, #2
 8005f1e:	441a      	add	r2, r3
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	005b      	lsls	r3, r3, #1
 8005f26:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f2a:	4a5d      	ldr	r2, [pc, #372]	; (80060a0 <UART_SetConfig+0x32c>)
 8005f2c:	fba2 2303 	umull	r2, r3, r2, r3
 8005f30:	095b      	lsrs	r3, r3, #5
 8005f32:	2264      	movs	r2, #100	; 0x64
 8005f34:	fb02 f303 	mul.w	r3, r2, r3
 8005f38:	1aeb      	subs	r3, r5, r3
 8005f3a:	00db      	lsls	r3, r3, #3
 8005f3c:	3332      	adds	r3, #50	; 0x32
 8005f3e:	4a58      	ldr	r2, [pc, #352]	; (80060a0 <UART_SetConfig+0x32c>)
 8005f40:	fba2 2303 	umull	r2, r3, r2, r3
 8005f44:	095b      	lsrs	r3, r3, #5
 8005f46:	005b      	lsls	r3, r3, #1
 8005f48:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005f4c:	441c      	add	r4, r3
 8005f4e:	f7ff f9bf 	bl	80052d0 <HAL_RCC_GetPCLK1Freq>
 8005f52:	4602      	mov	r2, r0
 8005f54:	4613      	mov	r3, r2
 8005f56:	009b      	lsls	r3, r3, #2
 8005f58:	4413      	add	r3, r2
 8005f5a:	009a      	lsls	r2, r3, #2
 8005f5c:	441a      	add	r2, r3
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	685b      	ldr	r3, [r3, #4]
 8005f62:	005b      	lsls	r3, r3, #1
 8005f64:	fbb2 f5f3 	udiv	r5, r2, r3
 8005f68:	f7ff f9b2 	bl	80052d0 <HAL_RCC_GetPCLK1Freq>
 8005f6c:	4602      	mov	r2, r0
 8005f6e:	4613      	mov	r3, r2
 8005f70:	009b      	lsls	r3, r3, #2
 8005f72:	4413      	add	r3, r2
 8005f74:	009a      	lsls	r2, r3, #2
 8005f76:	441a      	add	r2, r3
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	685b      	ldr	r3, [r3, #4]
 8005f7c:	005b      	lsls	r3, r3, #1
 8005f7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f82:	4a47      	ldr	r2, [pc, #284]	; (80060a0 <UART_SetConfig+0x32c>)
 8005f84:	fba2 2303 	umull	r2, r3, r2, r3
 8005f88:	095b      	lsrs	r3, r3, #5
 8005f8a:	2264      	movs	r2, #100	; 0x64
 8005f8c:	fb02 f303 	mul.w	r3, r2, r3
 8005f90:	1aeb      	subs	r3, r5, r3
 8005f92:	00db      	lsls	r3, r3, #3
 8005f94:	3332      	adds	r3, #50	; 0x32
 8005f96:	4a42      	ldr	r2, [pc, #264]	; (80060a0 <UART_SetConfig+0x32c>)
 8005f98:	fba2 2303 	umull	r2, r3, r2, r3
 8005f9c:	095b      	lsrs	r3, r3, #5
 8005f9e:	f003 0207 	and.w	r2, r3, #7
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	4422      	add	r2, r4
 8005fa8:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8005faa:	e0e7      	b.n	800617c <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4a39      	ldr	r2, [pc, #228]	; (8006098 <UART_SetConfig+0x324>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d004      	beq.n	8005fc0 <UART_SetConfig+0x24c>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	4a38      	ldr	r2, [pc, #224]	; (800609c <UART_SetConfig+0x328>)
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d171      	bne.n	80060a4 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8005fc0:	f7ff f99a 	bl	80052f8 <HAL_RCC_GetPCLK2Freq>
 8005fc4:	4602      	mov	r2, r0
 8005fc6:	4613      	mov	r3, r2
 8005fc8:	009b      	lsls	r3, r3, #2
 8005fca:	4413      	add	r3, r2
 8005fcc:	009a      	lsls	r2, r3, #2
 8005fce:	441a      	add	r2, r3
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	685b      	ldr	r3, [r3, #4]
 8005fd4:	009b      	lsls	r3, r3, #2
 8005fd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fda:	4a31      	ldr	r2, [pc, #196]	; (80060a0 <UART_SetConfig+0x32c>)
 8005fdc:	fba2 2303 	umull	r2, r3, r2, r3
 8005fe0:	095b      	lsrs	r3, r3, #5
 8005fe2:	011c      	lsls	r4, r3, #4
 8005fe4:	f7ff f988 	bl	80052f8 <HAL_RCC_GetPCLK2Freq>
 8005fe8:	4602      	mov	r2, r0
 8005fea:	4613      	mov	r3, r2
 8005fec:	009b      	lsls	r3, r3, #2
 8005fee:	4413      	add	r3, r2
 8005ff0:	009a      	lsls	r2, r3, #2
 8005ff2:	441a      	add	r2, r3
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	009b      	lsls	r3, r3, #2
 8005ffa:	fbb2 f5f3 	udiv	r5, r2, r3
 8005ffe:	f7ff f97b 	bl	80052f8 <HAL_RCC_GetPCLK2Freq>
 8006002:	4602      	mov	r2, r0
 8006004:	4613      	mov	r3, r2
 8006006:	009b      	lsls	r3, r3, #2
 8006008:	4413      	add	r3, r2
 800600a:	009a      	lsls	r2, r3, #2
 800600c:	441a      	add	r2, r3
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	009b      	lsls	r3, r3, #2
 8006014:	fbb2 f3f3 	udiv	r3, r2, r3
 8006018:	4a21      	ldr	r2, [pc, #132]	; (80060a0 <UART_SetConfig+0x32c>)
 800601a:	fba2 2303 	umull	r2, r3, r2, r3
 800601e:	095b      	lsrs	r3, r3, #5
 8006020:	2264      	movs	r2, #100	; 0x64
 8006022:	fb02 f303 	mul.w	r3, r2, r3
 8006026:	1aeb      	subs	r3, r5, r3
 8006028:	011b      	lsls	r3, r3, #4
 800602a:	3332      	adds	r3, #50	; 0x32
 800602c:	4a1c      	ldr	r2, [pc, #112]	; (80060a0 <UART_SetConfig+0x32c>)
 800602e:	fba2 2303 	umull	r2, r3, r2, r3
 8006032:	095b      	lsrs	r3, r3, #5
 8006034:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006038:	441c      	add	r4, r3
 800603a:	f7ff f95d 	bl	80052f8 <HAL_RCC_GetPCLK2Freq>
 800603e:	4602      	mov	r2, r0
 8006040:	4613      	mov	r3, r2
 8006042:	009b      	lsls	r3, r3, #2
 8006044:	4413      	add	r3, r2
 8006046:	009a      	lsls	r2, r3, #2
 8006048:	441a      	add	r2, r3
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	685b      	ldr	r3, [r3, #4]
 800604e:	009b      	lsls	r3, r3, #2
 8006050:	fbb2 f5f3 	udiv	r5, r2, r3
 8006054:	f7ff f950 	bl	80052f8 <HAL_RCC_GetPCLK2Freq>
 8006058:	4602      	mov	r2, r0
 800605a:	4613      	mov	r3, r2
 800605c:	009b      	lsls	r3, r3, #2
 800605e:	4413      	add	r3, r2
 8006060:	009a      	lsls	r2, r3, #2
 8006062:	441a      	add	r2, r3
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	685b      	ldr	r3, [r3, #4]
 8006068:	009b      	lsls	r3, r3, #2
 800606a:	fbb2 f3f3 	udiv	r3, r2, r3
 800606e:	4a0c      	ldr	r2, [pc, #48]	; (80060a0 <UART_SetConfig+0x32c>)
 8006070:	fba2 2303 	umull	r2, r3, r2, r3
 8006074:	095b      	lsrs	r3, r3, #5
 8006076:	2264      	movs	r2, #100	; 0x64
 8006078:	fb02 f303 	mul.w	r3, r2, r3
 800607c:	1aeb      	subs	r3, r5, r3
 800607e:	011b      	lsls	r3, r3, #4
 8006080:	3332      	adds	r3, #50	; 0x32
 8006082:	4a07      	ldr	r2, [pc, #28]	; (80060a0 <UART_SetConfig+0x32c>)
 8006084:	fba2 2303 	umull	r2, r3, r2, r3
 8006088:	095b      	lsrs	r3, r3, #5
 800608a:	f003 020f 	and.w	r2, r3, #15
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	4422      	add	r2, r4
 8006094:	609a      	str	r2, [r3, #8]
 8006096:	e071      	b.n	800617c <UART_SetConfig+0x408>
 8006098:	40011000 	.word	0x40011000
 800609c:	40011400 	.word	0x40011400
 80060a0:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80060a4:	f7ff f914 	bl	80052d0 <HAL_RCC_GetPCLK1Freq>
 80060a8:	4602      	mov	r2, r0
 80060aa:	4613      	mov	r3, r2
 80060ac:	009b      	lsls	r3, r3, #2
 80060ae:	4413      	add	r3, r2
 80060b0:	009a      	lsls	r2, r3, #2
 80060b2:	441a      	add	r2, r3
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	685b      	ldr	r3, [r3, #4]
 80060b8:	009b      	lsls	r3, r3, #2
 80060ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80060be:	4a31      	ldr	r2, [pc, #196]	; (8006184 <UART_SetConfig+0x410>)
 80060c0:	fba2 2303 	umull	r2, r3, r2, r3
 80060c4:	095b      	lsrs	r3, r3, #5
 80060c6:	011c      	lsls	r4, r3, #4
 80060c8:	f7ff f902 	bl	80052d0 <HAL_RCC_GetPCLK1Freq>
 80060cc:	4602      	mov	r2, r0
 80060ce:	4613      	mov	r3, r2
 80060d0:	009b      	lsls	r3, r3, #2
 80060d2:	4413      	add	r3, r2
 80060d4:	009a      	lsls	r2, r3, #2
 80060d6:	441a      	add	r2, r3
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	685b      	ldr	r3, [r3, #4]
 80060dc:	009b      	lsls	r3, r3, #2
 80060de:	fbb2 f5f3 	udiv	r5, r2, r3
 80060e2:	f7ff f8f5 	bl	80052d0 <HAL_RCC_GetPCLK1Freq>
 80060e6:	4602      	mov	r2, r0
 80060e8:	4613      	mov	r3, r2
 80060ea:	009b      	lsls	r3, r3, #2
 80060ec:	4413      	add	r3, r2
 80060ee:	009a      	lsls	r2, r3, #2
 80060f0:	441a      	add	r2, r3
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	685b      	ldr	r3, [r3, #4]
 80060f6:	009b      	lsls	r3, r3, #2
 80060f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80060fc:	4a21      	ldr	r2, [pc, #132]	; (8006184 <UART_SetConfig+0x410>)
 80060fe:	fba2 2303 	umull	r2, r3, r2, r3
 8006102:	095b      	lsrs	r3, r3, #5
 8006104:	2264      	movs	r2, #100	; 0x64
 8006106:	fb02 f303 	mul.w	r3, r2, r3
 800610a:	1aeb      	subs	r3, r5, r3
 800610c:	011b      	lsls	r3, r3, #4
 800610e:	3332      	adds	r3, #50	; 0x32
 8006110:	4a1c      	ldr	r2, [pc, #112]	; (8006184 <UART_SetConfig+0x410>)
 8006112:	fba2 2303 	umull	r2, r3, r2, r3
 8006116:	095b      	lsrs	r3, r3, #5
 8006118:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800611c:	441c      	add	r4, r3
 800611e:	f7ff f8d7 	bl	80052d0 <HAL_RCC_GetPCLK1Freq>
 8006122:	4602      	mov	r2, r0
 8006124:	4613      	mov	r3, r2
 8006126:	009b      	lsls	r3, r3, #2
 8006128:	4413      	add	r3, r2
 800612a:	009a      	lsls	r2, r3, #2
 800612c:	441a      	add	r2, r3
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	009b      	lsls	r3, r3, #2
 8006134:	fbb2 f5f3 	udiv	r5, r2, r3
 8006138:	f7ff f8ca 	bl	80052d0 <HAL_RCC_GetPCLK1Freq>
 800613c:	4602      	mov	r2, r0
 800613e:	4613      	mov	r3, r2
 8006140:	009b      	lsls	r3, r3, #2
 8006142:	4413      	add	r3, r2
 8006144:	009a      	lsls	r2, r3, #2
 8006146:	441a      	add	r2, r3
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	685b      	ldr	r3, [r3, #4]
 800614c:	009b      	lsls	r3, r3, #2
 800614e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006152:	4a0c      	ldr	r2, [pc, #48]	; (8006184 <UART_SetConfig+0x410>)
 8006154:	fba2 2303 	umull	r2, r3, r2, r3
 8006158:	095b      	lsrs	r3, r3, #5
 800615a:	2264      	movs	r2, #100	; 0x64
 800615c:	fb02 f303 	mul.w	r3, r2, r3
 8006160:	1aeb      	subs	r3, r5, r3
 8006162:	011b      	lsls	r3, r3, #4
 8006164:	3332      	adds	r3, #50	; 0x32
 8006166:	4a07      	ldr	r2, [pc, #28]	; (8006184 <UART_SetConfig+0x410>)
 8006168:	fba2 2303 	umull	r2, r3, r2, r3
 800616c:	095b      	lsrs	r3, r3, #5
 800616e:	f003 020f 	and.w	r2, r3, #15
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4422      	add	r2, r4
 8006178:	609a      	str	r2, [r3, #8]
}
 800617a:	e7ff      	b.n	800617c <UART_SetConfig+0x408>
 800617c:	bf00      	nop
 800617e:	3710      	adds	r7, #16
 8006180:	46bd      	mov	sp, r7
 8006182:	bdb0      	pop	{r4, r5, r7, pc}
 8006184:	51eb851f 	.word	0x51eb851f

08006188 <aiInit>:

/*
 * Init function to create and initialize a NN.
 */
int aiInit(const ai_u8* activations)
{
 8006188:	b580      	push	{r7, lr}
 800618a:	b08e      	sub	sp, #56	; 0x38
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
    ai_error err;

    /* 1 - Specific AI data structure to provide the references of the
     * activation/working memory chunk and the weights/bias parameters */
    const ai_network_params params = {
 8006190:	4b25      	ldr	r3, [pc, #148]	; (8006228 <aiInit+0xa0>)
 8006192:	60fb      	str	r3, [r7, #12]
 8006194:	2301      	movs	r3, #1
 8006196:	823b      	strh	r3, [r7, #16]
 8006198:	2301      	movs	r3, #1
 800619a:	827b      	strh	r3, [r7, #18]
 800619c:	2301      	movs	r3, #1
 800619e:	82bb      	strh	r3, [r7, #20]
 80061a0:	2364      	movs	r3, #100	; 0x64
 80061a2:	61bb      	str	r3, [r7, #24]
            AI_NETWORK_DATA_WEIGHTS(ai_network_data_weights_get()),
 80061a4:	f000 fbe8 	bl	8006978 <ai_network_data_weights_get>
 80061a8:	4603      	mov	r3, r0
    const ai_network_params params = {
 80061aa:	61fb      	str	r3, [r7, #28]
 80061ac:	4b1f      	ldr	r3, [pc, #124]	; (800622c <aiInit+0xa4>)
 80061ae:	623b      	str	r3, [r7, #32]
 80061b0:	2301      	movs	r3, #1
 80061b2:	84bb      	strh	r3, [r7, #36]	; 0x24
 80061b4:	2301      	movs	r3, #1
 80061b6:	84fb      	strh	r3, [r7, #38]	; 0x26
 80061b8:	2301      	movs	r3, #1
 80061ba:	853b      	strh	r3, [r7, #40]	; 0x28
 80061bc:	2318      	movs	r3, #24
 80061be:	62fb      	str	r3, [r7, #44]	; 0x2c
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	633b      	str	r3, [r7, #48]	; 0x30
            AI_NETWORK_DATA_ACTIVATIONS(activations)
    };

    /* 2 - Create an instance of the NN */
    err = ai_network_create(&network, AI_NETWORK_DATA_CONFIG);
 80061c4:	2100      	movs	r1, #0
 80061c6:	481a      	ldr	r0, [pc, #104]	; (8006230 <aiInit+0xa8>)
 80061c8:	f000 fb70 	bl	80068ac <ai_network_create>
 80061cc:	4603      	mov	r3, r0
 80061ce:	637b      	str	r3, [r7, #52]	; 0x34
    if (err.type != AI_ERROR_NONE) {
 80061d0:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d002      	beq.n	80061de <aiInit+0x56>
	    return -1;
 80061d8:	f04f 33ff 	mov.w	r3, #4294967295
 80061dc:	e020      	b.n	8006220 <aiInit+0x98>
    }

    /* 3 - Initialize the NN - Ready to be used */
    if (!ai_network_init(network, &params)) {
 80061de:	4b14      	ldr	r3, [pc, #80]	; (8006230 <aiInit+0xa8>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f107 020c 	add.w	r2, r7, #12
 80061e6:	4611      	mov	r1, r2
 80061e8:	4618      	mov	r0, r3
 80061ea:	f000 fb81 	bl	80068f0 <ai_network_init>
 80061ee:	4603      	mov	r3, r0
 80061f0:	f083 0301 	eor.w	r3, r3, #1
 80061f4:	b2db      	uxtb	r3, r3
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d011      	beq.n	800621e <aiInit+0x96>
        err = ai_network_get_error(network);
 80061fa:	4b0d      	ldr	r3, [pc, #52]	; (8006230 <aiInit+0xa8>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4618      	mov	r0, r3
 8006200:	f000 fb48 	bl	8006894 <ai_network_get_error>
 8006204:	4603      	mov	r3, r0
 8006206:	637b      	str	r3, [r7, #52]	; 0x34
        ai_network_destroy(network);
 8006208:	4b09      	ldr	r3, [pc, #36]	; (8006230 <aiInit+0xa8>)
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4618      	mov	r0, r3
 800620e:	f000 fb63 	bl	80068d8 <ai_network_destroy>
        network = AI_HANDLE_NULL;
 8006212:	4b07      	ldr	r3, [pc, #28]	; (8006230 <aiInit+0xa8>)
 8006214:	2200      	movs	r2, #0
 8006216:	601a      	str	r2, [r3, #0]
	    return -2;
 8006218:	f06f 0301 	mvn.w	r3, #1
 800621c:	e000      	b.n	8006220 <aiInit+0x98>
    }

    return 0;
 800621e:	2300      	movs	r3, #0
}
 8006220:	4618      	mov	r0, r3
 8006222:	3738      	adds	r7, #56	; 0x38
 8006224:	46bd      	mov	sp, r7
 8006226:	bd80      	pop	{r7, pc}
 8006228:	40040440 	.word	0x40040440
 800622c:	00040440 	.word	0x00040440
 8006230:	2000074c 	.word	0x2000074c

08006234 <aiRun>:

/*
 * Run function to execute an inference.
 */
int aiRun(const void *in_data, void *out_data)
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b084      	sub	sp, #16
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
 800623c:	6039      	str	r1, [r7, #0]
    ai_i32 nbatch;
    ai_error err;

    /* Parameters checking */
    if (!in_data || !out_data || !network)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d006      	beq.n	8006252 <aiRun+0x1e>
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d003      	beq.n	8006252 <aiRun+0x1e>
 800624a:	4b17      	ldr	r3, [pc, #92]	; (80062a8 <aiRun+0x74>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d102      	bne.n	8006258 <aiRun+0x24>
        return -1;
 8006252:	f04f 33ff 	mov.w	r3, #4294967295
 8006256:	e022      	b.n	800629e <aiRun+0x6a>

    /* Initialize input/output buffer handlers */
    ai_input[0].n_batches = 1;
 8006258:	4b14      	ldr	r3, [pc, #80]	; (80062ac <aiRun+0x78>)
 800625a:	2201      	movs	r2, #1
 800625c:	809a      	strh	r2, [r3, #4]
    ai_input[0].data = AI_HANDLE_PTR(in_data);
 800625e:	4a13      	ldr	r2, [pc, #76]	; (80062ac <aiRun+0x78>)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6113      	str	r3, [r2, #16]
    ai_output[0].n_batches = 1;
 8006264:	4b12      	ldr	r3, [pc, #72]	; (80062b0 <aiRun+0x7c>)
 8006266:	2201      	movs	r2, #1
 8006268:	809a      	strh	r2, [r3, #4]
    ai_output[0].data = AI_HANDLE_PTR(out_data);
 800626a:	4a11      	ldr	r2, [pc, #68]	; (80062b0 <aiRun+0x7c>)
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	6113      	str	r3, [r2, #16]

    /* 2 - Perform the inference */
    nbatch = ai_network_run(network, &ai_input[0], &ai_output[0]);
 8006270:	4b0d      	ldr	r3, [pc, #52]	; (80062a8 <aiRun+0x74>)
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	4a0e      	ldr	r2, [pc, #56]	; (80062b0 <aiRun+0x7c>)
 8006276:	490d      	ldr	r1, [pc, #52]	; (80062ac <aiRun+0x78>)
 8006278:	4618      	mov	r0, r3
 800627a:	f000 fb6c 	bl	8006956 <ai_network_run>
 800627e:	60f8      	str	r0, [r7, #12]
    if (nbatch != 1) {
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2b01      	cmp	r3, #1
 8006284:	d00a      	beq.n	800629c <aiRun+0x68>
        err = ai_network_get_error(network);
 8006286:	4b08      	ldr	r3, [pc, #32]	; (80062a8 <aiRun+0x74>)
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	4618      	mov	r0, r3
 800628c:	f000 fb02 	bl	8006894 <ai_network_get_error>
 8006290:	4603      	mov	r3, r0
 8006292:	60bb      	str	r3, [r7, #8]
        // ...
        return err.code;
 8006294:	68bb      	ldr	r3, [r7, #8]
 8006296:	f3c3 2317 	ubfx	r3, r3, #8, #24
 800629a:	e000      	b.n	800629e <aiRun+0x6a>
    }

    return 0;
 800629c:	2300      	movs	r3, #0
}
 800629e:	4618      	mov	r0, r3
 80062a0:	3710      	adds	r7, #16
 80062a2:	46bd      	mov	sp, r7
 80062a4:	bd80      	pop	{r7, pc}
 80062a6:	bf00      	nop
 80062a8:	2000074c 	.word	0x2000074c
 80062ac:	20000008 	.word	0x20000008
 80062b0:	2000001c 	.word	0x2000001c

080062b4 <MX_X_CUBE_AI_Init>:

/*************************************************************************
  *
  */
void MX_X_CUBE_AI_Init(void)
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	af00      	add	r7, sp, #0
    /* Activation/working buffer is allocated as a static memory chunk
     * (bss section) */
    AI_ALIGNED(4)
    static ai_u8 activations[AI_NETWORK_DATA_ACTIVATIONS_SIZE];

    aiInit(activations);
 80062b8:	4802      	ldr	r0, [pc, #8]	; (80062c4 <MX_X_CUBE_AI_Init+0x10>)
 80062ba:	f7ff ff65 	bl	8006188 <aiInit>
    /* USER CODE END 0 */
}
 80062be:	bf00      	nop
 80062c0:	bd80      	pop	{r7, pc}
 80062c2:	bf00      	nop
 80062c4:	20000750 	.word	0x20000750

080062c8 <MX_X_CUBE_AI_Process>:

void MX_X_CUBE_AI_Process(void)
{
 80062c8:	b5b0      	push	{r4, r5, r7, lr}
 80062ca:	b08a      	sub	sp, #40	; 0x28
 80062cc:	af02      	add	r7, sp, #8
    /* USER CODE BEGIN 1 */
	char buffer[32] = {0};
 80062ce:	463b      	mov	r3, r7
 80062d0:	2220      	movs	r2, #32
 80062d2:	2100      	movs	r1, #0
 80062d4:	4618      	mov	r0, r3
 80062d6:	f000 fced 	bl	8006cb4 <memset>
    AI_ALIGNED(4)
    static ai_i8 in_data[AI_NETWORK_IN_1_SIZE_BYTES];
    AI_ALIGNED(4)
    static ai_i8 out_data[AI_NETWORK_OUT_1_SIZE_BYTES];

    ((ai_float *)in_data)[0] = (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8) == GPIO_PIN_RESET) ? 1.0 : 0.0;
 80062da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80062de:	485e      	ldr	r0, [pc, #376]	; (8006458 <MX_X_CUBE_AI_Process+0x190>)
 80062e0:	f7fe fed6 	bl	8005090 <HAL_GPIO_ReadPin>
 80062e4:	4603      	mov	r3, r0
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d102      	bne.n	80062f0 <MX_X_CUBE_AI_Process+0x28>
 80062ea:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80062ee:	e001      	b.n	80062f4 <MX_X_CUBE_AI_Process+0x2c>
 80062f0:	f04f 0300 	mov.w	r3, #0
 80062f4:	4a59      	ldr	r2, [pc, #356]	; (800645c <MX_X_CUBE_AI_Process+0x194>)
 80062f6:	6013      	str	r3, [r2, #0]
    ((ai_float *)in_data)[1] = (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10) == GPIO_PIN_RESET) ? 1.0 : 0.0;
 80062f8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80062fc:	4858      	ldr	r0, [pc, #352]	; (8006460 <MX_X_CUBE_AI_Process+0x198>)
 80062fe:	f7fe fec7 	bl	8005090 <HAL_GPIO_ReadPin>
 8006302:	4603      	mov	r3, r0
 8006304:	2b00      	cmp	r3, #0
 8006306:	d102      	bne.n	800630e <MX_X_CUBE_AI_Process+0x46>
 8006308:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800630c:	e001      	b.n	8006312 <MX_X_CUBE_AI_Process+0x4a>
 800630e:	f04f 0300 	mov.w	r3, #0
 8006312:	4a54      	ldr	r2, [pc, #336]	; (8006464 <MX_X_CUBE_AI_Process+0x19c>)
 8006314:	6013      	str	r3, [r2, #0]
    aiRun(in_data, out_data);
 8006316:	4954      	ldr	r1, [pc, #336]	; (8006468 <MX_X_CUBE_AI_Process+0x1a0>)
 8006318:	4850      	ldr	r0, [pc, #320]	; (800645c <MX_X_CUBE_AI_Process+0x194>)
 800631a:	f7ff ff8b 	bl	8006234 <aiRun>
    if ((int)round(((ai_float *)out_data)[0]) == 1)
 800631e:	4b52      	ldr	r3, [pc, #328]	; (8006468 <MX_X_CUBE_AI_Process+0x1a0>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4618      	mov	r0, r3
 8006324:	f7fd fdf0 	bl	8003f08 <__aeabi_f2d>
 8006328:	4603      	mov	r3, r0
 800632a:	460c      	mov	r4, r1
 800632c:	ec44 3b10 	vmov	d0, r3, r4
 8006330:	f002 fcfc 	bl	8008d2c <round>
 8006334:	ec54 3b10 	vmov	r3, r4, d0
 8006338:	4618      	mov	r0, r3
 800633a:	4621      	mov	r1, r4
 800633c:	f7fe f8ec 	bl	8004518 <__aeabi_d2iz>
 8006340:	4603      	mov	r3, r0
 8006342:	2b01      	cmp	r3, #1
 8006344:	d105      	bne.n	8006352 <MX_X_CUBE_AI_Process+0x8a>
    	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 8006346:	2201      	movs	r2, #1
 8006348:	2101      	movs	r1, #1
 800634a:	4843      	ldr	r0, [pc, #268]	; (8006458 <MX_X_CUBE_AI_Process+0x190>)
 800634c:	f7fe feb8 	bl	80050c0 <HAL_GPIO_WritePin>
 8006350:	e018      	b.n	8006384 <MX_X_CUBE_AI_Process+0xbc>
    else if ((int)round(((ai_float *)out_data)[0]) == 0)
 8006352:	4b45      	ldr	r3, [pc, #276]	; (8006468 <MX_X_CUBE_AI_Process+0x1a0>)
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	4618      	mov	r0, r3
 8006358:	f7fd fdd6 	bl	8003f08 <__aeabi_f2d>
 800635c:	4603      	mov	r3, r0
 800635e:	460c      	mov	r4, r1
 8006360:	ec44 3b10 	vmov	d0, r3, r4
 8006364:	f002 fce2 	bl	8008d2c <round>
 8006368:	ec54 3b10 	vmov	r3, r4, d0
 800636c:	4618      	mov	r0, r3
 800636e:	4621      	mov	r1, r4
 8006370:	f7fe f8d2 	bl	8004518 <__aeabi_d2iz>
 8006374:	4603      	mov	r3, r0
 8006376:	2b00      	cmp	r3, #0
 8006378:	d104      	bne.n	8006384 <MX_X_CUBE_AI_Process+0xbc>
    	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 800637a:	2200      	movs	r2, #0
 800637c:	2101      	movs	r1, #1
 800637e:	4836      	ldr	r0, [pc, #216]	; (8006458 <MX_X_CUBE_AI_Process+0x190>)
 8006380:	f7fe fe9e 	bl	80050c0 <HAL_GPIO_WritePin>

    sprintf(buffer, "Input = %d,%d\n", (int)round(((ai_float *)in_data)[0]), (int)round(((ai_float *)in_data)[1]));
 8006384:	4b35      	ldr	r3, [pc, #212]	; (800645c <MX_X_CUBE_AI_Process+0x194>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	4618      	mov	r0, r3
 800638a:	f7fd fdbd 	bl	8003f08 <__aeabi_f2d>
 800638e:	4603      	mov	r3, r0
 8006390:	460c      	mov	r4, r1
 8006392:	ec44 3b10 	vmov	d0, r3, r4
 8006396:	f002 fcc9 	bl	8008d2c <round>
 800639a:	ec54 3b10 	vmov	r3, r4, d0
 800639e:	4618      	mov	r0, r3
 80063a0:	4621      	mov	r1, r4
 80063a2:	f7fe f8b9 	bl	8004518 <__aeabi_d2iz>
 80063a6:	4604      	mov	r4, r0
 80063a8:	4b2e      	ldr	r3, [pc, #184]	; (8006464 <MX_X_CUBE_AI_Process+0x19c>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	4618      	mov	r0, r3
 80063ae:	f7fd fdab 	bl	8003f08 <__aeabi_f2d>
 80063b2:	4602      	mov	r2, r0
 80063b4:	460b      	mov	r3, r1
 80063b6:	ec43 2b10 	vmov	d0, r2, r3
 80063ba:	f002 fcb7 	bl	8008d2c <round>
 80063be:	ec53 2b10 	vmov	r2, r3, d0
 80063c2:	4610      	mov	r0, r2
 80063c4:	4619      	mov	r1, r3
 80063c6:	f7fe f8a7 	bl	8004518 <__aeabi_d2iz>
 80063ca:	4603      	mov	r3, r0
 80063cc:	4638      	mov	r0, r7
 80063ce:	4622      	mov	r2, r4
 80063d0:	4926      	ldr	r1, [pc, #152]	; (800646c <MX_X_CUBE_AI_Process+0x1a4>)
 80063d2:	f001 f8d3 	bl	800757c <siprintf>
    HAL_UART_Transmit(&huart2, buffer, strlen(buffer), 1000);
 80063d6:	463b      	mov	r3, r7
 80063d8:	4618      	mov	r0, r3
 80063da:	f7fd fbd6 	bl	8003b8a <strlen>
 80063de:	4603      	mov	r3, r0
 80063e0:	b29a      	uxth	r2, r3
 80063e2:	4639      	mov	r1, r7
 80063e4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80063e8:	4821      	ldr	r0, [pc, #132]	; (8006470 <MX_X_CUBE_AI_Process+0x1a8>)
 80063ea:	f7ff fbe0 	bl	8005bae <HAL_UART_Transmit>
    sprintf(buffer, "Output = %.6f/%d (original/rounded)\n", ((ai_float *)out_data)[0], (int)round(((ai_float *)out_data)[0]));
 80063ee:	4b1e      	ldr	r3, [pc, #120]	; (8006468 <MX_X_CUBE_AI_Process+0x1a0>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	4618      	mov	r0, r3
 80063f4:	f7fd fd88 	bl	8003f08 <__aeabi_f2d>
 80063f8:	4604      	mov	r4, r0
 80063fa:	460d      	mov	r5, r1
 80063fc:	4b1a      	ldr	r3, [pc, #104]	; (8006468 <MX_X_CUBE_AI_Process+0x1a0>)
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	4618      	mov	r0, r3
 8006402:	f7fd fd81 	bl	8003f08 <__aeabi_f2d>
 8006406:	4602      	mov	r2, r0
 8006408:	460b      	mov	r3, r1
 800640a:	ec43 2b10 	vmov	d0, r2, r3
 800640e:	f002 fc8d 	bl	8008d2c <round>
 8006412:	ec53 2b10 	vmov	r2, r3, d0
 8006416:	4610      	mov	r0, r2
 8006418:	4619      	mov	r1, r3
 800641a:	f7fe f87d 	bl	8004518 <__aeabi_d2iz>
 800641e:	4603      	mov	r3, r0
 8006420:	4638      	mov	r0, r7
 8006422:	9300      	str	r3, [sp, #0]
 8006424:	4622      	mov	r2, r4
 8006426:	462b      	mov	r3, r5
 8006428:	4912      	ldr	r1, [pc, #72]	; (8006474 <MX_X_CUBE_AI_Process+0x1ac>)
 800642a:	f001 f8a7 	bl	800757c <siprintf>
    HAL_UART_Transmit(&huart2, buffer, strlen(buffer), 1000);
 800642e:	463b      	mov	r3, r7
 8006430:	4618      	mov	r0, r3
 8006432:	f7fd fbaa 	bl	8003b8a <strlen>
 8006436:	4603      	mov	r3, r0
 8006438:	b29a      	uxth	r2, r3
 800643a:	4639      	mov	r1, r7
 800643c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006440:	480b      	ldr	r0, [pc, #44]	; (8006470 <MX_X_CUBE_AI_Process+0x1a8>)
 8006442:	f7ff fbb4 	bl	8005bae <HAL_UART_Transmit>

    HAL_Delay(1000);
 8006446:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800644a:	f7fe fb69 	bl	8004b20 <HAL_Delay>
    /* USER CODE END 1 */
}
 800644e:	bf00      	nop
 8006450:	3720      	adds	r7, #32
 8006452:	46bd      	mov	sp, r7
 8006454:	bdb0      	pop	{r4, r5, r7, pc}
 8006456:	bf00      	nop
 8006458:	40020000 	.word	0x40020000
 800645c:	20000768 	.word	0x20000768
 8006460:	40020400 	.word	0x40020400
 8006464:	2000076c 	.word	0x2000076c
 8006468:	20000770 	.word	0x20000770
 800646c:	0800a060 	.word	0x0800a060
 8006470:	200007f8 	.word	0x200007f8
 8006474:	0800a070 	.word	0x0800a070

08006478 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800647c:	f7fe fade 	bl	8004a3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006480:	f000 f80c 	bl	800649c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006484:	f000 f8b6 	bl	80065f4 <MX_GPIO_Init>
  MX_CRC_Init();
 8006488:	f000 f876 	bl	8006578 <MX_CRC_Init>
  MX_USART2_UART_Init();
 800648c:	f000 f888 	bl	80065a0 <MX_USART2_UART_Init>
  MX_X_CUBE_AI_Init();
 8006490:	f7ff ff10 	bl	80062b4 <MX_X_CUBE_AI_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

  MX_X_CUBE_AI_Process();
 8006494:	f7ff ff18 	bl	80062c8 <MX_X_CUBE_AI_Process>
 8006498:	e7fc      	b.n	8006494 <main+0x1c>
	...

0800649c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b094      	sub	sp, #80	; 0x50
 80064a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80064a2:	f107 031c 	add.w	r3, r7, #28
 80064a6:	2234      	movs	r2, #52	; 0x34
 80064a8:	2100      	movs	r1, #0
 80064aa:	4618      	mov	r0, r3
 80064ac:	f000 fc02 	bl	8006cb4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80064b0:	f107 0308 	add.w	r3, r7, #8
 80064b4:	2200      	movs	r2, #0
 80064b6:	601a      	str	r2, [r3, #0]
 80064b8:	605a      	str	r2, [r3, #4]
 80064ba:	609a      	str	r2, [r3, #8]
 80064bc:	60da      	str	r2, [r3, #12]
 80064be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80064c0:	2300      	movs	r3, #0
 80064c2:	607b      	str	r3, [r7, #4]
 80064c4:	4b2a      	ldr	r3, [pc, #168]	; (8006570 <SystemClock_Config+0xd4>)
 80064c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064c8:	4a29      	ldr	r2, [pc, #164]	; (8006570 <SystemClock_Config+0xd4>)
 80064ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80064ce:	6413      	str	r3, [r2, #64]	; 0x40
 80064d0:	4b27      	ldr	r3, [pc, #156]	; (8006570 <SystemClock_Config+0xd4>)
 80064d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064d8:	607b      	str	r3, [r7, #4]
 80064da:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80064dc:	2300      	movs	r3, #0
 80064de:	603b      	str	r3, [r7, #0]
 80064e0:	4b24      	ldr	r3, [pc, #144]	; (8006574 <SystemClock_Config+0xd8>)
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80064e8:	4a22      	ldr	r2, [pc, #136]	; (8006574 <SystemClock_Config+0xd8>)
 80064ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80064ee:	6013      	str	r3, [r2, #0]
 80064f0:	4b20      	ldr	r3, [pc, #128]	; (8006574 <SystemClock_Config+0xd8>)
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80064f8:	603b      	str	r3, [r7, #0]
 80064fa:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80064fc:	2302      	movs	r3, #2
 80064fe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006500:	2301      	movs	r3, #1
 8006502:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8006504:	2310      	movs	r3, #16
 8006506:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006508:	2302      	movs	r3, #2
 800650a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800650c:	2300      	movs	r3, #0
 800650e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8006510:	2310      	movs	r3, #16
 8006512:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8006514:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8006518:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800651a:	2304      	movs	r3, #4
 800651c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800651e:	2302      	movs	r3, #2
 8006520:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8006522:	2302      	movs	r3, #2
 8006524:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006526:	f107 031c 	add.w	r3, r7, #28
 800652a:	4618      	mov	r0, r3
 800652c:	f7ff f898 	bl	8005660 <HAL_RCC_OscConfig>
 8006530:	4603      	mov	r3, r0
 8006532:	2b00      	cmp	r3, #0
 8006534:	d001      	beq.n	800653a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8006536:	f000 f8e9 	bl	800670c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800653a:	230f      	movs	r3, #15
 800653c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800653e:	2302      	movs	r3, #2
 8006540:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006542:	2300      	movs	r3, #0
 8006544:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8006546:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800654a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800654c:	2300      	movs	r3, #0
 800654e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8006550:	f107 0308 	add.w	r3, r7, #8
 8006554:	2102      	movs	r1, #2
 8006556:	4618      	mov	r0, r3
 8006558:	f7fe fdcc 	bl	80050f4 <HAL_RCC_ClockConfig>
 800655c:	4603      	mov	r3, r0
 800655e:	2b00      	cmp	r3, #0
 8006560:	d001      	beq.n	8006566 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8006562:	f000 f8d3 	bl	800670c <Error_Handler>
  }
}
 8006566:	bf00      	nop
 8006568:	3750      	adds	r7, #80	; 0x50
 800656a:	46bd      	mov	sp, r7
 800656c:	bd80      	pop	{r7, pc}
 800656e:	bf00      	nop
 8006570:	40023800 	.word	0x40023800
 8006574:	40007000 	.word	0x40007000

08006578 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800657c:	4b06      	ldr	r3, [pc, #24]	; (8006598 <MX_CRC_Init+0x20>)
 800657e:	4a07      	ldr	r2, [pc, #28]	; (800659c <MX_CRC_Init+0x24>)
 8006580:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8006582:	4805      	ldr	r0, [pc, #20]	; (8006598 <MX_CRC_Init+0x20>)
 8006584:	f7fe fbd3 	bl	8004d2e <HAL_CRC_Init>
 8006588:	4603      	mov	r3, r0
 800658a:	2b00      	cmp	r3, #0
 800658c:	d001      	beq.n	8006592 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 800658e:	f000 f8bd 	bl	800670c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8006592:	bf00      	nop
 8006594:	bd80      	pop	{r7, pc}
 8006596:	bf00      	nop
 8006598:	200007f0 	.word	0x200007f0
 800659c:	40023000 	.word	0x40023000

080065a0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80065a4:	4b11      	ldr	r3, [pc, #68]	; (80065ec <MX_USART2_UART_Init+0x4c>)
 80065a6:	4a12      	ldr	r2, [pc, #72]	; (80065f0 <MX_USART2_UART_Init+0x50>)
 80065a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80065aa:	4b10      	ldr	r3, [pc, #64]	; (80065ec <MX_USART2_UART_Init+0x4c>)
 80065ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80065b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80065b2:	4b0e      	ldr	r3, [pc, #56]	; (80065ec <MX_USART2_UART_Init+0x4c>)
 80065b4:	2200      	movs	r2, #0
 80065b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80065b8:	4b0c      	ldr	r3, [pc, #48]	; (80065ec <MX_USART2_UART_Init+0x4c>)
 80065ba:	2200      	movs	r2, #0
 80065bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80065be:	4b0b      	ldr	r3, [pc, #44]	; (80065ec <MX_USART2_UART_Init+0x4c>)
 80065c0:	2200      	movs	r2, #0
 80065c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80065c4:	4b09      	ldr	r3, [pc, #36]	; (80065ec <MX_USART2_UART_Init+0x4c>)
 80065c6:	220c      	movs	r2, #12
 80065c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80065ca:	4b08      	ldr	r3, [pc, #32]	; (80065ec <MX_USART2_UART_Init+0x4c>)
 80065cc:	2200      	movs	r2, #0
 80065ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80065d0:	4b06      	ldr	r3, [pc, #24]	; (80065ec <MX_USART2_UART_Init+0x4c>)
 80065d2:	2200      	movs	r2, #0
 80065d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80065d6:	4805      	ldr	r0, [pc, #20]	; (80065ec <MX_USART2_UART_Init+0x4c>)
 80065d8:	f7ff fa9c 	bl	8005b14 <HAL_UART_Init>
 80065dc:	4603      	mov	r3, r0
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d001      	beq.n	80065e6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80065e2:	f000 f893 	bl	800670c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80065e6:	bf00      	nop
 80065e8:	bd80      	pop	{r7, pc}
 80065ea:	bf00      	nop
 80065ec:	200007f8 	.word	0x200007f8
 80065f0:	40004400 	.word	0x40004400

080065f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b08a      	sub	sp, #40	; 0x28
 80065f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80065fa:	f107 0314 	add.w	r3, r7, #20
 80065fe:	2200      	movs	r2, #0
 8006600:	601a      	str	r2, [r3, #0]
 8006602:	605a      	str	r2, [r3, #4]
 8006604:	609a      	str	r2, [r3, #8]
 8006606:	60da      	str	r2, [r3, #12]
 8006608:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800660a:	2300      	movs	r3, #0
 800660c:	613b      	str	r3, [r7, #16]
 800660e:	4b3a      	ldr	r3, [pc, #232]	; (80066f8 <MX_GPIO_Init+0x104>)
 8006610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006612:	4a39      	ldr	r2, [pc, #228]	; (80066f8 <MX_GPIO_Init+0x104>)
 8006614:	f043 0304 	orr.w	r3, r3, #4
 8006618:	6313      	str	r3, [r2, #48]	; 0x30
 800661a:	4b37      	ldr	r3, [pc, #220]	; (80066f8 <MX_GPIO_Init+0x104>)
 800661c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800661e:	f003 0304 	and.w	r3, r3, #4
 8006622:	613b      	str	r3, [r7, #16]
 8006624:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8006626:	2300      	movs	r3, #0
 8006628:	60fb      	str	r3, [r7, #12]
 800662a:	4b33      	ldr	r3, [pc, #204]	; (80066f8 <MX_GPIO_Init+0x104>)
 800662c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800662e:	4a32      	ldr	r2, [pc, #200]	; (80066f8 <MX_GPIO_Init+0x104>)
 8006630:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006634:	6313      	str	r3, [r2, #48]	; 0x30
 8006636:	4b30      	ldr	r3, [pc, #192]	; (80066f8 <MX_GPIO_Init+0x104>)
 8006638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800663a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800663e:	60fb      	str	r3, [r7, #12]
 8006640:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006642:	2300      	movs	r3, #0
 8006644:	60bb      	str	r3, [r7, #8]
 8006646:	4b2c      	ldr	r3, [pc, #176]	; (80066f8 <MX_GPIO_Init+0x104>)
 8006648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800664a:	4a2b      	ldr	r2, [pc, #172]	; (80066f8 <MX_GPIO_Init+0x104>)
 800664c:	f043 0301 	orr.w	r3, r3, #1
 8006650:	6313      	str	r3, [r2, #48]	; 0x30
 8006652:	4b29      	ldr	r3, [pc, #164]	; (80066f8 <MX_GPIO_Init+0x104>)
 8006654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006656:	f003 0301 	and.w	r3, r3, #1
 800665a:	60bb      	str	r3, [r7, #8]
 800665c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800665e:	2300      	movs	r3, #0
 8006660:	607b      	str	r3, [r7, #4]
 8006662:	4b25      	ldr	r3, [pc, #148]	; (80066f8 <MX_GPIO_Init+0x104>)
 8006664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006666:	4a24      	ldr	r2, [pc, #144]	; (80066f8 <MX_GPIO_Init+0x104>)
 8006668:	f043 0302 	orr.w	r3, r3, #2
 800666c:	6313      	str	r3, [r2, #48]	; 0x30
 800666e:	4b22      	ldr	r3, [pc, #136]	; (80066f8 <MX_GPIO_Init+0x104>)
 8006670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006672:	f003 0302 	and.w	r3, r3, #2
 8006676:	607b      	str	r3, [r7, #4]
 8006678:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|LD2_Pin, GPIO_PIN_RESET);
 800667a:	2200      	movs	r2, #0
 800667c:	2121      	movs	r1, #33	; 0x21
 800667e:	481f      	ldr	r0, [pc, #124]	; (80066fc <MX_GPIO_Init+0x108>)
 8006680:	f7fe fd1e 	bl	80050c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8006684:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006688:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800668a:	4b1d      	ldr	r3, [pc, #116]	; (8006700 <MX_GPIO_Init+0x10c>)
 800668c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800668e:	2300      	movs	r3, #0
 8006690:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8006692:	f107 0314 	add.w	r3, r7, #20
 8006696:	4619      	mov	r1, r3
 8006698:	481a      	ldr	r0, [pc, #104]	; (8006704 <MX_GPIO_Init+0x110>)
 800669a:	f7fe fb67 	bl	8004d6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|LD2_Pin;
 800669e:	2321      	movs	r3, #33	; 0x21
 80066a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80066a2:	2301      	movs	r3, #1
 80066a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80066a6:	2300      	movs	r3, #0
 80066a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80066aa:	2300      	movs	r3, #0
 80066ac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80066ae:	f107 0314 	add.w	r3, r7, #20
 80066b2:	4619      	mov	r1, r3
 80066b4:	4811      	ldr	r0, [pc, #68]	; (80066fc <MX_GPIO_Init+0x108>)
 80066b6:	f7fe fb59 	bl	8004d6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80066ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80066be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80066c0:	2300      	movs	r3, #0
 80066c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80066c4:	2301      	movs	r3, #1
 80066c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80066c8:	f107 0314 	add.w	r3, r7, #20
 80066cc:	4619      	mov	r1, r3
 80066ce:	480e      	ldr	r0, [pc, #56]	; (8006708 <MX_GPIO_Init+0x114>)
 80066d0:	f7fe fb4c 	bl	8004d6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80066d4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80066d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80066da:	2300      	movs	r3, #0
 80066dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80066de:	2301      	movs	r3, #1
 80066e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80066e2:	f107 0314 	add.w	r3, r7, #20
 80066e6:	4619      	mov	r1, r3
 80066e8:	4804      	ldr	r0, [pc, #16]	; (80066fc <MX_GPIO_Init+0x108>)
 80066ea:	f7fe fb3f 	bl	8004d6c <HAL_GPIO_Init>

}
 80066ee:	bf00      	nop
 80066f0:	3728      	adds	r7, #40	; 0x28
 80066f2:	46bd      	mov	sp, r7
 80066f4:	bd80      	pop	{r7, pc}
 80066f6:	bf00      	nop
 80066f8:	40023800 	.word	0x40023800
 80066fc:	40020000 	.word	0x40020000
 8006700:	10210000 	.word	0x10210000
 8006704:	40020800 	.word	0x40020800
 8006708:	40020400 	.word	0x40020400

0800670c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800670c:	b480      	push	{r7}
 800670e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8006710:	bf00      	nop
 8006712:	46bd      	mov	sp, r7
 8006714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006718:	4770      	bx	lr
	...

0800671c <network_configure_activations>:


AI_DECLARE_STATIC
ai_bool network_configure_activations(
  ai_network* net_ctx, const ai_buffer* activation_buffer)
{
 800671c:	b480      	push	{r7}
 800671e:	b085      	sub	sp, #20
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
 8006724:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx &&  activation_buffer && activation_buffer->data)

  ai_ptr activations = AI_PTR(AI_PTR_ALIGN(activation_buffer->data, 4));
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	691b      	ldr	r3, [r3, #16]
 800672a:	3303      	adds	r3, #3
 800672c:	f023 0303 	bic.w	r3, r3, #3
 8006730:	60fb      	str	r3, [r7, #12]
  AI_ASSERT( activations )

  {
    /* Updating activations (byte) offsets */
    input_0_output_array.data = AI_PTR(NULL);
 8006732:	4b1a      	ldr	r3, [pc, #104]	; (800679c <network_configure_activations+0x80>)
 8006734:	2200      	movs	r2, #0
 8006736:	609a      	str	r2, [r3, #8]
    input_0_output_array.data_start = AI_PTR(NULL);
 8006738:	4b18      	ldr	r3, [pc, #96]	; (800679c <network_configure_activations+0x80>)
 800673a:	2200      	movs	r2, #0
 800673c:	60da      	str	r2, [r3, #12]
    dense_1_output_array.data = AI_PTR(activations + 0);
 800673e:	4a18      	ldr	r2, [pc, #96]	; (80067a0 <network_configure_activations+0x84>)
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	6093      	str	r3, [r2, #8]
    dense_1_output_array.data_start = AI_PTR(activations + 0);
 8006744:	4a16      	ldr	r2, [pc, #88]	; (80067a0 <network_configure_activations+0x84>)
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	60d3      	str	r3, [r2, #12]
    dense_1_nl_output_array.data = AI_PTR(activations + 0);
 800674a:	4a16      	ldr	r2, [pc, #88]	; (80067a4 <network_configure_activations+0x88>)
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	6093      	str	r3, [r2, #8]
    dense_1_nl_output_array.data_start = AI_PTR(activations + 0);
 8006750:	4a14      	ldr	r2, [pc, #80]	; (80067a4 <network_configure_activations+0x88>)
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	60d3      	str	r3, [r2, #12]
    dense_2_output_array.data = AI_PTR(activations + 12);
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	330c      	adds	r3, #12
 800675a:	4a13      	ldr	r2, [pc, #76]	; (80067a8 <network_configure_activations+0x8c>)
 800675c:	6093      	str	r3, [r2, #8]
    dense_2_output_array.data_start = AI_PTR(activations + 12);
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	330c      	adds	r3, #12
 8006762:	4a11      	ldr	r2, [pc, #68]	; (80067a8 <network_configure_activations+0x8c>)
 8006764:	60d3      	str	r3, [r2, #12]
    dense_2_nl_output_array.data = AI_PTR(activations + 12);
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	330c      	adds	r3, #12
 800676a:	4a10      	ldr	r2, [pc, #64]	; (80067ac <network_configure_activations+0x90>)
 800676c:	6093      	str	r3, [r2, #8]
    dense_2_nl_output_array.data_start = AI_PTR(activations + 12);
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	330c      	adds	r3, #12
 8006772:	4a0e      	ldr	r2, [pc, #56]	; (80067ac <network_configure_activations+0x90>)
 8006774:	60d3      	str	r3, [r2, #12]
    dense_3_output_array.data = AI_PTR(activations + 0);
 8006776:	4a0e      	ldr	r2, [pc, #56]	; (80067b0 <network_configure_activations+0x94>)
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	6093      	str	r3, [r2, #8]
    dense_3_output_array.data_start = AI_PTR(activations + 0);
 800677c:	4a0c      	ldr	r2, [pc, #48]	; (80067b0 <network_configure_activations+0x94>)
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	60d3      	str	r3, [r2, #12]
    dense_3_nl_output_array.data = AI_PTR(NULL);
 8006782:	4b0c      	ldr	r3, [pc, #48]	; (80067b4 <network_configure_activations+0x98>)
 8006784:	2200      	movs	r2, #0
 8006786:	609a      	str	r2, [r3, #8]
    dense_3_nl_output_array.data_start = AI_PTR(NULL);
 8006788:	4b0a      	ldr	r3, [pc, #40]	; (80067b4 <network_configure_activations+0x98>)
 800678a:	2200      	movs	r2, #0
 800678c:	60da      	str	r2, [r3, #12]
    
  }
  return true;
 800678e:	2301      	movs	r3, #1
}
 8006790:	4618      	mov	r0, r3
 8006792:	3714      	adds	r7, #20
 8006794:	46bd      	mov	sp, r7
 8006796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679a:	4770      	bx	lr
 800679c:	200000e0 	.word	0x200000e0
 80067a0:	200000f0 	.word	0x200000f0
 80067a4:	20000100 	.word	0x20000100
 80067a8:	20000110 	.word	0x20000110
 80067ac:	20000120 	.word	0x20000120
 80067b0:	20000130 	.word	0x20000130
 80067b4:	20000140 	.word	0x20000140

080067b8 <network_configure_weights>:


AI_DECLARE_STATIC
ai_bool network_configure_weights(
  ai_network* net_ctx, const ai_buffer* weights_buffer)
{
 80067b8:	b480      	push	{r7}
 80067ba:	b085      	sub	sp, #20
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
 80067c0:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx &&  weights_buffer && weights_buffer->data)

  ai_ptr weights = AI_PTR(weights_buffer->data);
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	691b      	ldr	r3, [r3, #16]
 80067c6:	60fb      	str	r3, [r7, #12]
  AI_ASSERT( weights )

  {
    /* Updating weights (byte) offsets */
    dense_3_bias_array.format |= AI_FMT_FLAG_CONST;
 80067c8:	4b2c      	ldr	r3, [pc, #176]	; (800687c <network_configure_weights+0xc4>)
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80067d0:	4a2a      	ldr	r2, [pc, #168]	; (800687c <network_configure_weights+0xc4>)
 80067d2:	6013      	str	r3, [r2, #0]
    dense_3_bias_array.data = AI_PTR(weights + 96);
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	3360      	adds	r3, #96	; 0x60
 80067d8:	4a28      	ldr	r2, [pc, #160]	; (800687c <network_configure_weights+0xc4>)
 80067da:	6093      	str	r3, [r2, #8]
    dense_3_bias_array.data_start = AI_PTR(weights + 96);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	3360      	adds	r3, #96	; 0x60
 80067e0:	4a26      	ldr	r2, [pc, #152]	; (800687c <network_configure_weights+0xc4>)
 80067e2:	60d3      	str	r3, [r2, #12]
  dense_3_weights_array.format |= AI_FMT_FLAG_CONST;
 80067e4:	4b26      	ldr	r3, [pc, #152]	; (8006880 <network_configure_weights+0xc8>)
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80067ec:	4a24      	ldr	r2, [pc, #144]	; (8006880 <network_configure_weights+0xc8>)
 80067ee:	6013      	str	r3, [r2, #0]
    dense_3_weights_array.data = AI_PTR(weights + 84);
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	3354      	adds	r3, #84	; 0x54
 80067f4:	4a22      	ldr	r2, [pc, #136]	; (8006880 <network_configure_weights+0xc8>)
 80067f6:	6093      	str	r3, [r2, #8]
    dense_3_weights_array.data_start = AI_PTR(weights + 84);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	3354      	adds	r3, #84	; 0x54
 80067fc:	4a20      	ldr	r2, [pc, #128]	; (8006880 <network_configure_weights+0xc8>)
 80067fe:	60d3      	str	r3, [r2, #12]
  dense_2_bias_array.format |= AI_FMT_FLAG_CONST;
 8006800:	4b20      	ldr	r3, [pc, #128]	; (8006884 <network_configure_weights+0xcc>)
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006808:	4a1e      	ldr	r2, [pc, #120]	; (8006884 <network_configure_weights+0xcc>)
 800680a:	6013      	str	r3, [r2, #0]
    dense_2_bias_array.data = AI_PTR(weights + 72);
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	3348      	adds	r3, #72	; 0x48
 8006810:	4a1c      	ldr	r2, [pc, #112]	; (8006884 <network_configure_weights+0xcc>)
 8006812:	6093      	str	r3, [r2, #8]
    dense_2_bias_array.data_start = AI_PTR(weights + 72);
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	3348      	adds	r3, #72	; 0x48
 8006818:	4a1a      	ldr	r2, [pc, #104]	; (8006884 <network_configure_weights+0xcc>)
 800681a:	60d3      	str	r3, [r2, #12]
  dense_2_weights_array.format |= AI_FMT_FLAG_CONST;
 800681c:	4b1a      	ldr	r3, [pc, #104]	; (8006888 <network_configure_weights+0xd0>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006824:	4a18      	ldr	r2, [pc, #96]	; (8006888 <network_configure_weights+0xd0>)
 8006826:	6013      	str	r3, [r2, #0]
    dense_2_weights_array.data = AI_PTR(weights + 36);
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	3324      	adds	r3, #36	; 0x24
 800682c:	4a16      	ldr	r2, [pc, #88]	; (8006888 <network_configure_weights+0xd0>)
 800682e:	6093      	str	r3, [r2, #8]
    dense_2_weights_array.data_start = AI_PTR(weights + 36);
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	3324      	adds	r3, #36	; 0x24
 8006834:	4a14      	ldr	r2, [pc, #80]	; (8006888 <network_configure_weights+0xd0>)
 8006836:	60d3      	str	r3, [r2, #12]
  dense_1_bias_array.format |= AI_FMT_FLAG_CONST;
 8006838:	4b14      	ldr	r3, [pc, #80]	; (800688c <network_configure_weights+0xd4>)
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006840:	4a12      	ldr	r2, [pc, #72]	; (800688c <network_configure_weights+0xd4>)
 8006842:	6013      	str	r3, [r2, #0]
    dense_1_bias_array.data = AI_PTR(weights + 24);
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	3318      	adds	r3, #24
 8006848:	4a10      	ldr	r2, [pc, #64]	; (800688c <network_configure_weights+0xd4>)
 800684a:	6093      	str	r3, [r2, #8]
    dense_1_bias_array.data_start = AI_PTR(weights + 24);
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	3318      	adds	r3, #24
 8006850:	4a0e      	ldr	r2, [pc, #56]	; (800688c <network_configure_weights+0xd4>)
 8006852:	60d3      	str	r3, [r2, #12]
  dense_1_weights_array.format |= AI_FMT_FLAG_CONST;
 8006854:	4b0e      	ldr	r3, [pc, #56]	; (8006890 <network_configure_weights+0xd8>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800685c:	4a0c      	ldr	r2, [pc, #48]	; (8006890 <network_configure_weights+0xd8>)
 800685e:	6013      	str	r3, [r2, #0]
    dense_1_weights_array.data = AI_PTR(weights + 0);
 8006860:	4a0b      	ldr	r2, [pc, #44]	; (8006890 <network_configure_weights+0xd8>)
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	6093      	str	r3, [r2, #8]
    dense_1_weights_array.data_start = AI_PTR(weights + 0);
 8006866:	4a0a      	ldr	r2, [pc, #40]	; (8006890 <network_configure_weights+0xd8>)
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	60d3      	str	r3, [r2, #12]
  
  }

  return true;
 800686c:	2301      	movs	r3, #1
}
 800686e:	4618      	mov	r0, r3
 8006870:	3714      	adds	r7, #20
 8006872:	46bd      	mov	sp, r7
 8006874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006878:	4770      	bx	lr
 800687a:	bf00      	nop
 800687c:	20000080 	.word	0x20000080
 8006880:	20000090 	.word	0x20000090
 8006884:	200000a0 	.word	0x200000a0
 8006888:	200000b0 	.word	0x200000b0
 800688c:	200000c0 	.word	0x200000c0
 8006890:	200000d0 	.word	0x200000d0

08006894 <ai_network_get_error>:
  return false;
}

AI_API_ENTRY
ai_error ai_network_get_error(ai_handle network)
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b082      	sub	sp, #8
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 800689c:	6878      	ldr	r0, [r7, #4]
 800689e:	f7f9 feff 	bl	80006a0 <ai_platform_network_get_error>
 80068a2:	4603      	mov	r3, r0
}
 80068a4:	4618      	mov	r0, r3
 80068a6:	3708      	adds	r7, #8
 80068a8:	46bd      	mov	sp, r7
 80068aa:	bd80      	pop	{r7, pc}

080068ac <ai_network_create>:

AI_API_ENTRY
ai_error ai_network_create(
  ai_handle* network, const ai_buffer* network_config)
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b084      	sub	sp, #16
 80068b0:	af02      	add	r7, sp, #8
 80068b2:	6078      	str	r0, [r7, #4]
 80068b4:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 80068b6:	2300      	movs	r3, #0
 80068b8:	9301      	str	r3, [sp, #4]
 80068ba:	2303      	movs	r3, #3
 80068bc:	9300      	str	r3, [sp, #0]
 80068be:	2301      	movs	r3, #1
 80068c0:	4a04      	ldr	r2, [pc, #16]	; (80068d4 <ai_network_create+0x28>)
 80068c2:	6839      	ldr	r1, [r7, #0]
 80068c4:	6878      	ldr	r0, [r7, #4]
 80068c6:	f7f9 ffd1 	bl	800086c <ai_platform_network_create>
 80068ca:	4603      	mov	r3, r0
    network, network_config, 
    &AI_NET_OBJ_INSTANCE,
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 80068cc:	4618      	mov	r0, r3
 80068ce:	3708      	adds	r7, #8
 80068d0:	46bd      	mov	sp, r7
 80068d2:	bd80      	pop	{r7, pc}
 80068d4:	20000030 	.word	0x20000030

080068d8 <ai_network_destroy>:

AI_API_ENTRY
ai_handle ai_network_destroy(ai_handle network)
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b082      	sub	sp, #8
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
  return ai_platform_network_destroy(network);
 80068e0:	6878      	ldr	r0, [r7, #4]
 80068e2:	f7f9 ffff 	bl	80008e4 <ai_platform_network_destroy>
 80068e6:	4603      	mov	r3, r0
}
 80068e8:	4618      	mov	r0, r3
 80068ea:	3708      	adds	r7, #8
 80068ec:	46bd      	mov	sp, r7
 80068ee:	bd80      	pop	{r7, pc}

080068f0 <ai_network_init>:

AI_API_ENTRY
ai_bool ai_network_init(
  ai_handle network, const ai_network_params* params)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b084      	sub	sp, #16
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
 80068f8:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = ai_platform_network_init(network, params);
 80068fa:	6839      	ldr	r1, [r7, #0]
 80068fc:	6878      	ldr	r0, [r7, #4]
 80068fe:	f7fa f810 	bl	8000922 <ai_platform_network_init>
 8006902:	60f8      	str	r0, [r7, #12]
  if ( !net_ctx ) return false;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d101      	bne.n	800690e <ai_network_init+0x1e>
 800690a:	2300      	movs	r3, #0
 800690c:	e01f      	b.n	800694e <ai_network_init+0x5e>

  ai_bool ok = true;
 800690e:	2301      	movs	r3, #1
 8006910:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_weights(net_ctx, &params->params);
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	4619      	mov	r1, r3
 8006916:	68f8      	ldr	r0, [r7, #12]
 8006918:	f7ff ff4e 	bl	80067b8 <network_configure_weights>
 800691c:	4603      	mov	r3, r0
 800691e:	461a      	mov	r2, r3
 8006920:	7afb      	ldrb	r3, [r7, #11]
 8006922:	4013      	ands	r3, r2
 8006924:	2b00      	cmp	r3, #0
 8006926:	bf14      	ite	ne
 8006928:	2301      	movne	r3, #1
 800692a:	2300      	moveq	r3, #0
 800692c:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_activations(net_ctx, &params->activations);
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	3314      	adds	r3, #20
 8006932:	4619      	mov	r1, r3
 8006934:	68f8      	ldr	r0, [r7, #12]
 8006936:	f7ff fef1 	bl	800671c <network_configure_activations>
 800693a:	4603      	mov	r3, r0
 800693c:	461a      	mov	r2, r3
 800693e:	7afb      	ldrb	r3, [r7, #11]
 8006940:	4013      	ands	r3, r2
 8006942:	2b00      	cmp	r3, #0
 8006944:	bf14      	ite	ne
 8006946:	2301      	movne	r3, #1
 8006948:	2300      	moveq	r3, #0
 800694a:	72fb      	strb	r3, [r7, #11]

  return ok;
 800694c:	7afb      	ldrb	r3, [r7, #11]
}
 800694e:	4618      	mov	r0, r3
 8006950:	3710      	adds	r7, #16
 8006952:	46bd      	mov	sp, r7
 8006954:	bd80      	pop	{r7, pc}

08006956 <ai_network_run>:


AI_API_ENTRY
ai_i32 ai_network_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 8006956:	b580      	push	{r7, lr}
 8006958:	b084      	sub	sp, #16
 800695a:	af00      	add	r7, sp, #0
 800695c:	60f8      	str	r0, [r7, #12]
 800695e:	60b9      	str	r1, [r7, #8]
 8006960:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 8006962:	687a      	ldr	r2, [r7, #4]
 8006964:	68b9      	ldr	r1, [r7, #8]
 8006966:	68f8      	ldr	r0, [r7, #12]
 8006968:	f7fa f831 	bl	80009ce <ai_platform_network_process>
 800696c:	4603      	mov	r3, r0
}
 800696e:	4618      	mov	r0, r3
 8006970:	3710      	adds	r7, #16
 8006972:	46bd      	mov	sp, r7
 8006974:	bd80      	pop	{r7, pc}
	...

08006978 <ai_network_data_weights_get>:
#include "network_data.h"

ai_handle ai_network_data_weights_get(void)
{
 8006978:	b480      	push	{r7}
 800697a:	af00      	add	r7, sp, #0
    0x94, 0xbf, 0xb5, 0xa7, 0x45, 0x3f, 0xe5, 0x93, 0xf0, 0xbe,
    0x2d, 0x26, 0x19, 0x3e, 0x64, 0x32, 0x2a, 0x40, 0x30, 0x95,
    0x0f, 0xc0, 0xf5, 0x99, 0xb3, 0x3f, 0xaa, 0x6d, 0x19, 0x3f
  };

  return AI_HANDLE_PTR(s_network_weights);
 800697c:	4b02      	ldr	r3, [pc, #8]	; (8006988 <ai_network_data_weights_get+0x10>)
}
 800697e:	4618      	mov	r0, r3
 8006980:	46bd      	mov	sp, r7
 8006982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006986:	4770      	bx	lr
 8006988:	0800a168 	.word	0x0800a168

0800698c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b082      	sub	sp, #8
 8006990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006992:	2300      	movs	r3, #0
 8006994:	607b      	str	r3, [r7, #4]
 8006996:	4b10      	ldr	r3, [pc, #64]	; (80069d8 <HAL_MspInit+0x4c>)
 8006998:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800699a:	4a0f      	ldr	r2, [pc, #60]	; (80069d8 <HAL_MspInit+0x4c>)
 800699c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80069a0:	6453      	str	r3, [r2, #68]	; 0x44
 80069a2:	4b0d      	ldr	r3, [pc, #52]	; (80069d8 <HAL_MspInit+0x4c>)
 80069a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80069aa:	607b      	str	r3, [r7, #4]
 80069ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80069ae:	2300      	movs	r3, #0
 80069b0:	603b      	str	r3, [r7, #0]
 80069b2:	4b09      	ldr	r3, [pc, #36]	; (80069d8 <HAL_MspInit+0x4c>)
 80069b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069b6:	4a08      	ldr	r2, [pc, #32]	; (80069d8 <HAL_MspInit+0x4c>)
 80069b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80069bc:	6413      	str	r3, [r2, #64]	; 0x40
 80069be:	4b06      	ldr	r3, [pc, #24]	; (80069d8 <HAL_MspInit+0x4c>)
 80069c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069c6:	603b      	str	r3, [r7, #0]
 80069c8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80069ca:	2007      	movs	r0, #7
 80069cc:	f7fe f97c 	bl	8004cc8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80069d0:	bf00      	nop
 80069d2:	3708      	adds	r7, #8
 80069d4:	46bd      	mov	sp, r7
 80069d6:	bd80      	pop	{r7, pc}
 80069d8:	40023800 	.word	0x40023800

080069dc <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80069dc:	b480      	push	{r7}
 80069de:	b085      	sub	sp, #20
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4a0b      	ldr	r2, [pc, #44]	; (8006a18 <HAL_CRC_MspInit+0x3c>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d10d      	bne.n	8006a0a <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80069ee:	2300      	movs	r3, #0
 80069f0:	60fb      	str	r3, [r7, #12]
 80069f2:	4b0a      	ldr	r3, [pc, #40]	; (8006a1c <HAL_CRC_MspInit+0x40>)
 80069f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069f6:	4a09      	ldr	r2, [pc, #36]	; (8006a1c <HAL_CRC_MspInit+0x40>)
 80069f8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80069fc:	6313      	str	r3, [r2, #48]	; 0x30
 80069fe:	4b07      	ldr	r3, [pc, #28]	; (8006a1c <HAL_CRC_MspInit+0x40>)
 8006a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a02:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006a06:	60fb      	str	r3, [r7, #12]
 8006a08:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8006a0a:	bf00      	nop
 8006a0c:	3714      	adds	r7, #20
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a14:	4770      	bx	lr
 8006a16:	bf00      	nop
 8006a18:	40023000 	.word	0x40023000
 8006a1c:	40023800 	.word	0x40023800

08006a20 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b08a      	sub	sp, #40	; 0x28
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006a28:	f107 0314 	add.w	r3, r7, #20
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	601a      	str	r2, [r3, #0]
 8006a30:	605a      	str	r2, [r3, #4]
 8006a32:	609a      	str	r2, [r3, #8]
 8006a34:	60da      	str	r2, [r3, #12]
 8006a36:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	4a19      	ldr	r2, [pc, #100]	; (8006aa4 <HAL_UART_MspInit+0x84>)
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d12b      	bne.n	8006a9a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8006a42:	2300      	movs	r3, #0
 8006a44:	613b      	str	r3, [r7, #16]
 8006a46:	4b18      	ldr	r3, [pc, #96]	; (8006aa8 <HAL_UART_MspInit+0x88>)
 8006a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a4a:	4a17      	ldr	r2, [pc, #92]	; (8006aa8 <HAL_UART_MspInit+0x88>)
 8006a4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006a50:	6413      	str	r3, [r2, #64]	; 0x40
 8006a52:	4b15      	ldr	r3, [pc, #84]	; (8006aa8 <HAL_UART_MspInit+0x88>)
 8006a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a5a:	613b      	str	r3, [r7, #16]
 8006a5c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006a5e:	2300      	movs	r3, #0
 8006a60:	60fb      	str	r3, [r7, #12]
 8006a62:	4b11      	ldr	r3, [pc, #68]	; (8006aa8 <HAL_UART_MspInit+0x88>)
 8006a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a66:	4a10      	ldr	r2, [pc, #64]	; (8006aa8 <HAL_UART_MspInit+0x88>)
 8006a68:	f043 0301 	orr.w	r3, r3, #1
 8006a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8006a6e:	4b0e      	ldr	r3, [pc, #56]	; (8006aa8 <HAL_UART_MspInit+0x88>)
 8006a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a72:	f003 0301 	and.w	r3, r3, #1
 8006a76:	60fb      	str	r3, [r7, #12]
 8006a78:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8006a7a:	230c      	movs	r3, #12
 8006a7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006a7e:	2302      	movs	r3, #2
 8006a80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006a82:	2301      	movs	r3, #1
 8006a84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006a86:	2303      	movs	r3, #3
 8006a88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006a8a:	2307      	movs	r3, #7
 8006a8c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006a8e:	f107 0314 	add.w	r3, r7, #20
 8006a92:	4619      	mov	r1, r3
 8006a94:	4805      	ldr	r0, [pc, #20]	; (8006aac <HAL_UART_MspInit+0x8c>)
 8006a96:	f7fe f969 	bl	8004d6c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8006a9a:	bf00      	nop
 8006a9c:	3728      	adds	r7, #40	; 0x28
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bd80      	pop	{r7, pc}
 8006aa2:	bf00      	nop
 8006aa4:	40004400 	.word	0x40004400
 8006aa8:	40023800 	.word	0x40023800
 8006aac:	40020000 	.word	0x40020000

08006ab0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006ab4:	bf00      	nop
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006abc:	4770      	bx	lr

08006abe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006abe:	b480      	push	{r7}
 8006ac0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006ac2:	e7fe      	b.n	8006ac2 <HardFault_Handler+0x4>

08006ac4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006ac4:	b480      	push	{r7}
 8006ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006ac8:	e7fe      	b.n	8006ac8 <MemManage_Handler+0x4>

08006aca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006aca:	b480      	push	{r7}
 8006acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006ace:	e7fe      	b.n	8006ace <BusFault_Handler+0x4>

08006ad0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006ad0:	b480      	push	{r7}
 8006ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006ad4:	e7fe      	b.n	8006ad4 <UsageFault_Handler+0x4>

08006ad6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006ad6:	b480      	push	{r7}
 8006ad8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006ada:	bf00      	nop
 8006adc:	46bd      	mov	sp, r7
 8006ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae2:	4770      	bx	lr

08006ae4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006ae4:	b480      	push	{r7}
 8006ae6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006ae8:	bf00      	nop
 8006aea:	46bd      	mov	sp, r7
 8006aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af0:	4770      	bx	lr

08006af2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006af2:	b480      	push	{r7}
 8006af4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006af6:	bf00      	nop
 8006af8:	46bd      	mov	sp, r7
 8006afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afe:	4770      	bx	lr

08006b00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006b00:	b580      	push	{r7, lr}
 8006b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006b04:	f7fd ffec 	bl	8004ae0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006b08:	bf00      	nop
 8006b0a:	bd80      	pop	{r7, pc}

08006b0c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b084      	sub	sp, #16
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8006b14:	4b11      	ldr	r3, [pc, #68]	; (8006b5c <_sbrk+0x50>)
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d102      	bne.n	8006b22 <_sbrk+0x16>
		heap_end = &end;
 8006b1c:	4b0f      	ldr	r3, [pc, #60]	; (8006b5c <_sbrk+0x50>)
 8006b1e:	4a10      	ldr	r2, [pc, #64]	; (8006b60 <_sbrk+0x54>)
 8006b20:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8006b22:	4b0e      	ldr	r3, [pc, #56]	; (8006b5c <_sbrk+0x50>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8006b28:	4b0c      	ldr	r3, [pc, #48]	; (8006b5c <_sbrk+0x50>)
 8006b2a:	681a      	ldr	r2, [r3, #0]
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	4413      	add	r3, r2
 8006b30:	466a      	mov	r2, sp
 8006b32:	4293      	cmp	r3, r2
 8006b34:	d907      	bls.n	8006b46 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8006b36:	f000 f879 	bl	8006c2c <__errno>
 8006b3a:	4602      	mov	r2, r0
 8006b3c:	230c      	movs	r3, #12
 8006b3e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8006b40:	f04f 33ff 	mov.w	r3, #4294967295
 8006b44:	e006      	b.n	8006b54 <_sbrk+0x48>
	}

	heap_end += incr;
 8006b46:	4b05      	ldr	r3, [pc, #20]	; (8006b5c <_sbrk+0x50>)
 8006b48:	681a      	ldr	r2, [r3, #0]
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	4413      	add	r3, r2
 8006b4e:	4a03      	ldr	r2, [pc, #12]	; (8006b5c <_sbrk+0x50>)
 8006b50:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8006b52:	68fb      	ldr	r3, [r7, #12]
}
 8006b54:	4618      	mov	r0, r3
 8006b56:	3710      	adds	r7, #16
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	bd80      	pop	{r7, pc}
 8006b5c:	200007e0 	.word	0x200007e0
 8006b60:	20000840 	.word	0x20000840

08006b64 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006b64:	b480      	push	{r7}
 8006b66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006b68:	4b16      	ldr	r3, [pc, #88]	; (8006bc4 <SystemInit+0x60>)
 8006b6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b6e:	4a15      	ldr	r2, [pc, #84]	; (8006bc4 <SystemInit+0x60>)
 8006b70:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006b74:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8006b78:	4b13      	ldr	r3, [pc, #76]	; (8006bc8 <SystemInit+0x64>)
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	4a12      	ldr	r2, [pc, #72]	; (8006bc8 <SystemInit+0x64>)
 8006b7e:	f043 0301 	orr.w	r3, r3, #1
 8006b82:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8006b84:	4b10      	ldr	r3, [pc, #64]	; (8006bc8 <SystemInit+0x64>)
 8006b86:	2200      	movs	r2, #0
 8006b88:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8006b8a:	4b0f      	ldr	r3, [pc, #60]	; (8006bc8 <SystemInit+0x64>)
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	4a0e      	ldr	r2, [pc, #56]	; (8006bc8 <SystemInit+0x64>)
 8006b90:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8006b94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b98:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8006b9a:	4b0b      	ldr	r3, [pc, #44]	; (8006bc8 <SystemInit+0x64>)
 8006b9c:	4a0b      	ldr	r2, [pc, #44]	; (8006bcc <SystemInit+0x68>)
 8006b9e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8006ba0:	4b09      	ldr	r3, [pc, #36]	; (8006bc8 <SystemInit+0x64>)
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	4a08      	ldr	r2, [pc, #32]	; (8006bc8 <SystemInit+0x64>)
 8006ba6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006baa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8006bac:	4b06      	ldr	r3, [pc, #24]	; (8006bc8 <SystemInit+0x64>)
 8006bae:	2200      	movs	r2, #0
 8006bb0:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006bb2:	4b04      	ldr	r3, [pc, #16]	; (8006bc4 <SystemInit+0x60>)
 8006bb4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006bb8:	609a      	str	r2, [r3, #8]
#endif
}
 8006bba:	bf00      	nop
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc2:	4770      	bx	lr
 8006bc4:	e000ed00 	.word	0xe000ed00
 8006bc8:	40023800 	.word	0x40023800
 8006bcc:	24003010 	.word	0x24003010

08006bd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8006bd0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006c08 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8006bd4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8006bd6:	e003      	b.n	8006be0 <LoopCopyDataInit>

08006bd8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006bd8:	4b0c      	ldr	r3, [pc, #48]	; (8006c0c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8006bda:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006bdc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006bde:	3104      	adds	r1, #4

08006be0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006be0:	480b      	ldr	r0, [pc, #44]	; (8006c10 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8006be2:	4b0c      	ldr	r3, [pc, #48]	; (8006c14 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8006be4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8006be6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006be8:	d3f6      	bcc.n	8006bd8 <CopyDataInit>
  ldr  r2, =_sbss
 8006bea:	4a0b      	ldr	r2, [pc, #44]	; (8006c18 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006bec:	e002      	b.n	8006bf4 <LoopFillZerobss>

08006bee <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006bee:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006bf0:	f842 3b04 	str.w	r3, [r2], #4

08006bf4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006bf4:	4b09      	ldr	r3, [pc, #36]	; (8006c1c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8006bf6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006bf8:	d3f9      	bcc.n	8006bee <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8006bfa:	f7ff ffb3 	bl	8006b64 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006bfe:	f000 f81b 	bl	8006c38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006c02:	f7ff fc39 	bl	8006478 <main>
  bx  lr    
 8006c06:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8006c08:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8006c0c:	0800a498 	.word	0x0800a498
  ldr  r0, =_sdata
 8006c10:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8006c14:	20000730 	.word	0x20000730
  ldr  r2, =_sbss
 8006c18:	20000730 	.word	0x20000730
  ldr  r3, = _ebss
 8006c1c:	2000083c 	.word	0x2000083c

08006c20 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006c20:	e7fe      	b.n	8006c20 <ADC_IRQHandler>

08006c22 <__aeabi_memclr>:
 8006c22:	2200      	movs	r2, #0
 8006c24:	f7fc bf64 	b.w	8003af0 <__aeabi_memset>

08006c28 <__aeabi_memcpy>:
 8006c28:	f000 b839 	b.w	8006c9e <memcpy>

08006c2c <__errno>:
 8006c2c:	4b01      	ldr	r3, [pc, #4]	; (8006c34 <__errno+0x8>)
 8006c2e:	6818      	ldr	r0, [r3, #0]
 8006c30:	4770      	bx	lr
 8006c32:	bf00      	nop
 8006c34:	2000055c 	.word	0x2000055c

08006c38 <__libc_init_array>:
 8006c38:	b570      	push	{r4, r5, r6, lr}
 8006c3a:	4e0d      	ldr	r6, [pc, #52]	; (8006c70 <__libc_init_array+0x38>)
 8006c3c:	4c0d      	ldr	r4, [pc, #52]	; (8006c74 <__libc_init_array+0x3c>)
 8006c3e:	1ba4      	subs	r4, r4, r6
 8006c40:	10a4      	asrs	r4, r4, #2
 8006c42:	2500      	movs	r5, #0
 8006c44:	42a5      	cmp	r5, r4
 8006c46:	d109      	bne.n	8006c5c <__libc_init_array+0x24>
 8006c48:	4e0b      	ldr	r6, [pc, #44]	; (8006c78 <__libc_init_array+0x40>)
 8006c4a:	4c0c      	ldr	r4, [pc, #48]	; (8006c7c <__libc_init_array+0x44>)
 8006c4c:	f003 f9fa 	bl	800a044 <_init>
 8006c50:	1ba4      	subs	r4, r4, r6
 8006c52:	10a4      	asrs	r4, r4, #2
 8006c54:	2500      	movs	r5, #0
 8006c56:	42a5      	cmp	r5, r4
 8006c58:	d105      	bne.n	8006c66 <__libc_init_array+0x2e>
 8006c5a:	bd70      	pop	{r4, r5, r6, pc}
 8006c5c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006c60:	4798      	blx	r3
 8006c62:	3501      	adds	r5, #1
 8006c64:	e7ee      	b.n	8006c44 <__libc_init_array+0xc>
 8006c66:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006c6a:	4798      	blx	r3
 8006c6c:	3501      	adds	r5, #1
 8006c6e:	e7f2      	b.n	8006c56 <__libc_init_array+0x1e>
 8006c70:	0800a490 	.word	0x0800a490
 8006c74:	0800a490 	.word	0x0800a490
 8006c78:	0800a490 	.word	0x0800a490
 8006c7c:	0800a494 	.word	0x0800a494

08006c80 <memcmp>:
 8006c80:	b530      	push	{r4, r5, lr}
 8006c82:	2400      	movs	r4, #0
 8006c84:	42a2      	cmp	r2, r4
 8006c86:	d101      	bne.n	8006c8c <memcmp+0xc>
 8006c88:	2000      	movs	r0, #0
 8006c8a:	e007      	b.n	8006c9c <memcmp+0x1c>
 8006c8c:	5d03      	ldrb	r3, [r0, r4]
 8006c8e:	3401      	adds	r4, #1
 8006c90:	190d      	adds	r5, r1, r4
 8006c92:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 8006c96:	42ab      	cmp	r3, r5
 8006c98:	d0f4      	beq.n	8006c84 <memcmp+0x4>
 8006c9a:	1b58      	subs	r0, r3, r5
 8006c9c:	bd30      	pop	{r4, r5, pc}

08006c9e <memcpy>:
 8006c9e:	b510      	push	{r4, lr}
 8006ca0:	1e43      	subs	r3, r0, #1
 8006ca2:	440a      	add	r2, r1
 8006ca4:	4291      	cmp	r1, r2
 8006ca6:	d100      	bne.n	8006caa <memcpy+0xc>
 8006ca8:	bd10      	pop	{r4, pc}
 8006caa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006cae:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006cb2:	e7f7      	b.n	8006ca4 <memcpy+0x6>

08006cb4 <memset>:
 8006cb4:	4402      	add	r2, r0
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d100      	bne.n	8006cbe <memset+0xa>
 8006cbc:	4770      	bx	lr
 8006cbe:	f803 1b01 	strb.w	r1, [r3], #1
 8006cc2:	e7f9      	b.n	8006cb8 <memset+0x4>

08006cc4 <__cvt>:
 8006cc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006cc8:	ec55 4b10 	vmov	r4, r5, d0
 8006ccc:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8006cce:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006cd2:	2d00      	cmp	r5, #0
 8006cd4:	460e      	mov	r6, r1
 8006cd6:	4691      	mov	r9, r2
 8006cd8:	4619      	mov	r1, r3
 8006cda:	bfb8      	it	lt
 8006cdc:	4622      	movlt	r2, r4
 8006cde:	462b      	mov	r3, r5
 8006ce0:	f027 0720 	bic.w	r7, r7, #32
 8006ce4:	bfbb      	ittet	lt
 8006ce6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006cea:	461d      	movlt	r5, r3
 8006cec:	2300      	movge	r3, #0
 8006cee:	232d      	movlt	r3, #45	; 0x2d
 8006cf0:	bfb8      	it	lt
 8006cf2:	4614      	movlt	r4, r2
 8006cf4:	2f46      	cmp	r7, #70	; 0x46
 8006cf6:	700b      	strb	r3, [r1, #0]
 8006cf8:	d004      	beq.n	8006d04 <__cvt+0x40>
 8006cfa:	2f45      	cmp	r7, #69	; 0x45
 8006cfc:	d100      	bne.n	8006d00 <__cvt+0x3c>
 8006cfe:	3601      	adds	r6, #1
 8006d00:	2102      	movs	r1, #2
 8006d02:	e000      	b.n	8006d06 <__cvt+0x42>
 8006d04:	2103      	movs	r1, #3
 8006d06:	ab03      	add	r3, sp, #12
 8006d08:	9301      	str	r3, [sp, #4]
 8006d0a:	ab02      	add	r3, sp, #8
 8006d0c:	9300      	str	r3, [sp, #0]
 8006d0e:	4632      	mov	r2, r6
 8006d10:	4653      	mov	r3, sl
 8006d12:	ec45 4b10 	vmov	d0, r4, r5
 8006d16:	f000 fcdf 	bl	80076d8 <_dtoa_r>
 8006d1a:	2f47      	cmp	r7, #71	; 0x47
 8006d1c:	4680      	mov	r8, r0
 8006d1e:	d102      	bne.n	8006d26 <__cvt+0x62>
 8006d20:	f019 0f01 	tst.w	r9, #1
 8006d24:	d026      	beq.n	8006d74 <__cvt+0xb0>
 8006d26:	2f46      	cmp	r7, #70	; 0x46
 8006d28:	eb08 0906 	add.w	r9, r8, r6
 8006d2c:	d111      	bne.n	8006d52 <__cvt+0x8e>
 8006d2e:	f898 3000 	ldrb.w	r3, [r8]
 8006d32:	2b30      	cmp	r3, #48	; 0x30
 8006d34:	d10a      	bne.n	8006d4c <__cvt+0x88>
 8006d36:	2200      	movs	r2, #0
 8006d38:	2300      	movs	r3, #0
 8006d3a:	4620      	mov	r0, r4
 8006d3c:	4629      	mov	r1, r5
 8006d3e:	f7fd fba3 	bl	8004488 <__aeabi_dcmpeq>
 8006d42:	b918      	cbnz	r0, 8006d4c <__cvt+0x88>
 8006d44:	f1c6 0601 	rsb	r6, r6, #1
 8006d48:	f8ca 6000 	str.w	r6, [sl]
 8006d4c:	f8da 3000 	ldr.w	r3, [sl]
 8006d50:	4499      	add	r9, r3
 8006d52:	2200      	movs	r2, #0
 8006d54:	2300      	movs	r3, #0
 8006d56:	4620      	mov	r0, r4
 8006d58:	4629      	mov	r1, r5
 8006d5a:	f7fd fb95 	bl	8004488 <__aeabi_dcmpeq>
 8006d5e:	b938      	cbnz	r0, 8006d70 <__cvt+0xac>
 8006d60:	2230      	movs	r2, #48	; 0x30
 8006d62:	9b03      	ldr	r3, [sp, #12]
 8006d64:	454b      	cmp	r3, r9
 8006d66:	d205      	bcs.n	8006d74 <__cvt+0xb0>
 8006d68:	1c59      	adds	r1, r3, #1
 8006d6a:	9103      	str	r1, [sp, #12]
 8006d6c:	701a      	strb	r2, [r3, #0]
 8006d6e:	e7f8      	b.n	8006d62 <__cvt+0x9e>
 8006d70:	f8cd 900c 	str.w	r9, [sp, #12]
 8006d74:	9b03      	ldr	r3, [sp, #12]
 8006d76:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006d78:	eba3 0308 	sub.w	r3, r3, r8
 8006d7c:	4640      	mov	r0, r8
 8006d7e:	6013      	str	r3, [r2, #0]
 8006d80:	b004      	add	sp, #16
 8006d82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08006d86 <__exponent>:
 8006d86:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006d88:	2900      	cmp	r1, #0
 8006d8a:	4604      	mov	r4, r0
 8006d8c:	bfba      	itte	lt
 8006d8e:	4249      	neglt	r1, r1
 8006d90:	232d      	movlt	r3, #45	; 0x2d
 8006d92:	232b      	movge	r3, #43	; 0x2b
 8006d94:	2909      	cmp	r1, #9
 8006d96:	f804 2b02 	strb.w	r2, [r4], #2
 8006d9a:	7043      	strb	r3, [r0, #1]
 8006d9c:	dd20      	ble.n	8006de0 <__exponent+0x5a>
 8006d9e:	f10d 0307 	add.w	r3, sp, #7
 8006da2:	461f      	mov	r7, r3
 8006da4:	260a      	movs	r6, #10
 8006da6:	fb91 f5f6 	sdiv	r5, r1, r6
 8006daa:	fb06 1115 	mls	r1, r6, r5, r1
 8006dae:	3130      	adds	r1, #48	; 0x30
 8006db0:	2d09      	cmp	r5, #9
 8006db2:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006db6:	f103 32ff 	add.w	r2, r3, #4294967295
 8006dba:	4629      	mov	r1, r5
 8006dbc:	dc09      	bgt.n	8006dd2 <__exponent+0x4c>
 8006dbe:	3130      	adds	r1, #48	; 0x30
 8006dc0:	3b02      	subs	r3, #2
 8006dc2:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006dc6:	42bb      	cmp	r3, r7
 8006dc8:	4622      	mov	r2, r4
 8006dca:	d304      	bcc.n	8006dd6 <__exponent+0x50>
 8006dcc:	1a10      	subs	r0, r2, r0
 8006dce:	b003      	add	sp, #12
 8006dd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006dd2:	4613      	mov	r3, r2
 8006dd4:	e7e7      	b.n	8006da6 <__exponent+0x20>
 8006dd6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006dda:	f804 2b01 	strb.w	r2, [r4], #1
 8006dde:	e7f2      	b.n	8006dc6 <__exponent+0x40>
 8006de0:	2330      	movs	r3, #48	; 0x30
 8006de2:	4419      	add	r1, r3
 8006de4:	7083      	strb	r3, [r0, #2]
 8006de6:	1d02      	adds	r2, r0, #4
 8006de8:	70c1      	strb	r1, [r0, #3]
 8006dea:	e7ef      	b.n	8006dcc <__exponent+0x46>

08006dec <_printf_float>:
 8006dec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006df0:	b08d      	sub	sp, #52	; 0x34
 8006df2:	460c      	mov	r4, r1
 8006df4:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8006df8:	4616      	mov	r6, r2
 8006dfa:	461f      	mov	r7, r3
 8006dfc:	4605      	mov	r5, r0
 8006dfe:	f001 fa23 	bl	8008248 <_localeconv_r>
 8006e02:	6803      	ldr	r3, [r0, #0]
 8006e04:	9304      	str	r3, [sp, #16]
 8006e06:	4618      	mov	r0, r3
 8006e08:	f7fc febf 	bl	8003b8a <strlen>
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	930a      	str	r3, [sp, #40]	; 0x28
 8006e10:	f8d8 3000 	ldr.w	r3, [r8]
 8006e14:	9005      	str	r0, [sp, #20]
 8006e16:	3307      	adds	r3, #7
 8006e18:	f023 0307 	bic.w	r3, r3, #7
 8006e1c:	f103 0208 	add.w	r2, r3, #8
 8006e20:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006e24:	f8d4 b000 	ldr.w	fp, [r4]
 8006e28:	f8c8 2000 	str.w	r2, [r8]
 8006e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e30:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006e34:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006e38:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006e3c:	9307      	str	r3, [sp, #28]
 8006e3e:	f8cd 8018 	str.w	r8, [sp, #24]
 8006e42:	f04f 32ff 	mov.w	r2, #4294967295
 8006e46:	4ba7      	ldr	r3, [pc, #668]	; (80070e4 <_printf_float+0x2f8>)
 8006e48:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e4c:	f7fd fb4e 	bl	80044ec <__aeabi_dcmpun>
 8006e50:	bb70      	cbnz	r0, 8006eb0 <_printf_float+0xc4>
 8006e52:	f04f 32ff 	mov.w	r2, #4294967295
 8006e56:	4ba3      	ldr	r3, [pc, #652]	; (80070e4 <_printf_float+0x2f8>)
 8006e58:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e5c:	f7fd fb28 	bl	80044b0 <__aeabi_dcmple>
 8006e60:	bb30      	cbnz	r0, 8006eb0 <_printf_float+0xc4>
 8006e62:	2200      	movs	r2, #0
 8006e64:	2300      	movs	r3, #0
 8006e66:	4640      	mov	r0, r8
 8006e68:	4649      	mov	r1, r9
 8006e6a:	f7fd fb17 	bl	800449c <__aeabi_dcmplt>
 8006e6e:	b110      	cbz	r0, 8006e76 <_printf_float+0x8a>
 8006e70:	232d      	movs	r3, #45	; 0x2d
 8006e72:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e76:	4a9c      	ldr	r2, [pc, #624]	; (80070e8 <_printf_float+0x2fc>)
 8006e78:	4b9c      	ldr	r3, [pc, #624]	; (80070ec <_printf_float+0x300>)
 8006e7a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8006e7e:	bf8c      	ite	hi
 8006e80:	4690      	movhi	r8, r2
 8006e82:	4698      	movls	r8, r3
 8006e84:	2303      	movs	r3, #3
 8006e86:	f02b 0204 	bic.w	r2, fp, #4
 8006e8a:	6123      	str	r3, [r4, #16]
 8006e8c:	6022      	str	r2, [r4, #0]
 8006e8e:	f04f 0900 	mov.w	r9, #0
 8006e92:	9700      	str	r7, [sp, #0]
 8006e94:	4633      	mov	r3, r6
 8006e96:	aa0b      	add	r2, sp, #44	; 0x2c
 8006e98:	4621      	mov	r1, r4
 8006e9a:	4628      	mov	r0, r5
 8006e9c:	f000 f9e6 	bl	800726c <_printf_common>
 8006ea0:	3001      	adds	r0, #1
 8006ea2:	f040 808d 	bne.w	8006fc0 <_printf_float+0x1d4>
 8006ea6:	f04f 30ff 	mov.w	r0, #4294967295
 8006eaa:	b00d      	add	sp, #52	; 0x34
 8006eac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006eb0:	4642      	mov	r2, r8
 8006eb2:	464b      	mov	r3, r9
 8006eb4:	4640      	mov	r0, r8
 8006eb6:	4649      	mov	r1, r9
 8006eb8:	f7fd fb18 	bl	80044ec <__aeabi_dcmpun>
 8006ebc:	b110      	cbz	r0, 8006ec4 <_printf_float+0xd8>
 8006ebe:	4a8c      	ldr	r2, [pc, #560]	; (80070f0 <_printf_float+0x304>)
 8006ec0:	4b8c      	ldr	r3, [pc, #560]	; (80070f4 <_printf_float+0x308>)
 8006ec2:	e7da      	b.n	8006e7a <_printf_float+0x8e>
 8006ec4:	6861      	ldr	r1, [r4, #4]
 8006ec6:	1c4b      	adds	r3, r1, #1
 8006ec8:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8006ecc:	a80a      	add	r0, sp, #40	; 0x28
 8006ece:	d13e      	bne.n	8006f4e <_printf_float+0x162>
 8006ed0:	2306      	movs	r3, #6
 8006ed2:	6063      	str	r3, [r4, #4]
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8006eda:	ab09      	add	r3, sp, #36	; 0x24
 8006edc:	9300      	str	r3, [sp, #0]
 8006ede:	ec49 8b10 	vmov	d0, r8, r9
 8006ee2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006ee6:	6022      	str	r2, [r4, #0]
 8006ee8:	f8cd a004 	str.w	sl, [sp, #4]
 8006eec:	6861      	ldr	r1, [r4, #4]
 8006eee:	4628      	mov	r0, r5
 8006ef0:	f7ff fee8 	bl	8006cc4 <__cvt>
 8006ef4:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8006ef8:	2b47      	cmp	r3, #71	; 0x47
 8006efa:	4680      	mov	r8, r0
 8006efc:	d109      	bne.n	8006f12 <_printf_float+0x126>
 8006efe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f00:	1cd8      	adds	r0, r3, #3
 8006f02:	db02      	blt.n	8006f0a <_printf_float+0x11e>
 8006f04:	6862      	ldr	r2, [r4, #4]
 8006f06:	4293      	cmp	r3, r2
 8006f08:	dd47      	ble.n	8006f9a <_printf_float+0x1ae>
 8006f0a:	f1aa 0a02 	sub.w	sl, sl, #2
 8006f0e:	fa5f fa8a 	uxtb.w	sl, sl
 8006f12:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006f16:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f18:	d824      	bhi.n	8006f64 <_printf_float+0x178>
 8006f1a:	3901      	subs	r1, #1
 8006f1c:	4652      	mov	r2, sl
 8006f1e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006f22:	9109      	str	r1, [sp, #36]	; 0x24
 8006f24:	f7ff ff2f 	bl	8006d86 <__exponent>
 8006f28:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f2a:	1813      	adds	r3, r2, r0
 8006f2c:	2a01      	cmp	r2, #1
 8006f2e:	4681      	mov	r9, r0
 8006f30:	6123      	str	r3, [r4, #16]
 8006f32:	dc02      	bgt.n	8006f3a <_printf_float+0x14e>
 8006f34:	6822      	ldr	r2, [r4, #0]
 8006f36:	07d1      	lsls	r1, r2, #31
 8006f38:	d501      	bpl.n	8006f3e <_printf_float+0x152>
 8006f3a:	3301      	adds	r3, #1
 8006f3c:	6123      	str	r3, [r4, #16]
 8006f3e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d0a5      	beq.n	8006e92 <_printf_float+0xa6>
 8006f46:	232d      	movs	r3, #45	; 0x2d
 8006f48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f4c:	e7a1      	b.n	8006e92 <_printf_float+0xa6>
 8006f4e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8006f52:	f000 8177 	beq.w	8007244 <_printf_float+0x458>
 8006f56:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8006f5a:	d1bb      	bne.n	8006ed4 <_printf_float+0xe8>
 8006f5c:	2900      	cmp	r1, #0
 8006f5e:	d1b9      	bne.n	8006ed4 <_printf_float+0xe8>
 8006f60:	2301      	movs	r3, #1
 8006f62:	e7b6      	b.n	8006ed2 <_printf_float+0xe6>
 8006f64:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8006f68:	d119      	bne.n	8006f9e <_printf_float+0x1b2>
 8006f6a:	2900      	cmp	r1, #0
 8006f6c:	6863      	ldr	r3, [r4, #4]
 8006f6e:	dd0c      	ble.n	8006f8a <_printf_float+0x19e>
 8006f70:	6121      	str	r1, [r4, #16]
 8006f72:	b913      	cbnz	r3, 8006f7a <_printf_float+0x18e>
 8006f74:	6822      	ldr	r2, [r4, #0]
 8006f76:	07d2      	lsls	r2, r2, #31
 8006f78:	d502      	bpl.n	8006f80 <_printf_float+0x194>
 8006f7a:	3301      	adds	r3, #1
 8006f7c:	440b      	add	r3, r1
 8006f7e:	6123      	str	r3, [r4, #16]
 8006f80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f82:	65a3      	str	r3, [r4, #88]	; 0x58
 8006f84:	f04f 0900 	mov.w	r9, #0
 8006f88:	e7d9      	b.n	8006f3e <_printf_float+0x152>
 8006f8a:	b913      	cbnz	r3, 8006f92 <_printf_float+0x1a6>
 8006f8c:	6822      	ldr	r2, [r4, #0]
 8006f8e:	07d0      	lsls	r0, r2, #31
 8006f90:	d501      	bpl.n	8006f96 <_printf_float+0x1aa>
 8006f92:	3302      	adds	r3, #2
 8006f94:	e7f3      	b.n	8006f7e <_printf_float+0x192>
 8006f96:	2301      	movs	r3, #1
 8006f98:	e7f1      	b.n	8006f7e <_printf_float+0x192>
 8006f9a:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8006f9e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	db05      	blt.n	8006fb2 <_printf_float+0x1c6>
 8006fa6:	6822      	ldr	r2, [r4, #0]
 8006fa8:	6123      	str	r3, [r4, #16]
 8006faa:	07d1      	lsls	r1, r2, #31
 8006fac:	d5e8      	bpl.n	8006f80 <_printf_float+0x194>
 8006fae:	3301      	adds	r3, #1
 8006fb0:	e7e5      	b.n	8006f7e <_printf_float+0x192>
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	bfd4      	ite	le
 8006fb6:	f1c3 0302 	rsble	r3, r3, #2
 8006fba:	2301      	movgt	r3, #1
 8006fbc:	4413      	add	r3, r2
 8006fbe:	e7de      	b.n	8006f7e <_printf_float+0x192>
 8006fc0:	6823      	ldr	r3, [r4, #0]
 8006fc2:	055a      	lsls	r2, r3, #21
 8006fc4:	d407      	bmi.n	8006fd6 <_printf_float+0x1ea>
 8006fc6:	6923      	ldr	r3, [r4, #16]
 8006fc8:	4642      	mov	r2, r8
 8006fca:	4631      	mov	r1, r6
 8006fcc:	4628      	mov	r0, r5
 8006fce:	47b8      	blx	r7
 8006fd0:	3001      	adds	r0, #1
 8006fd2:	d12b      	bne.n	800702c <_printf_float+0x240>
 8006fd4:	e767      	b.n	8006ea6 <_printf_float+0xba>
 8006fd6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006fda:	f240 80dc 	bls.w	8007196 <_printf_float+0x3aa>
 8006fde:	2200      	movs	r2, #0
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006fe6:	f7fd fa4f 	bl	8004488 <__aeabi_dcmpeq>
 8006fea:	2800      	cmp	r0, #0
 8006fec:	d033      	beq.n	8007056 <_printf_float+0x26a>
 8006fee:	2301      	movs	r3, #1
 8006ff0:	4a41      	ldr	r2, [pc, #260]	; (80070f8 <_printf_float+0x30c>)
 8006ff2:	4631      	mov	r1, r6
 8006ff4:	4628      	mov	r0, r5
 8006ff6:	47b8      	blx	r7
 8006ff8:	3001      	adds	r0, #1
 8006ffa:	f43f af54 	beq.w	8006ea6 <_printf_float+0xba>
 8006ffe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007002:	429a      	cmp	r2, r3
 8007004:	db02      	blt.n	800700c <_printf_float+0x220>
 8007006:	6823      	ldr	r3, [r4, #0]
 8007008:	07d8      	lsls	r0, r3, #31
 800700a:	d50f      	bpl.n	800702c <_printf_float+0x240>
 800700c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007010:	4631      	mov	r1, r6
 8007012:	4628      	mov	r0, r5
 8007014:	47b8      	blx	r7
 8007016:	3001      	adds	r0, #1
 8007018:	f43f af45 	beq.w	8006ea6 <_printf_float+0xba>
 800701c:	f04f 0800 	mov.w	r8, #0
 8007020:	f104 091a 	add.w	r9, r4, #26
 8007024:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007026:	3b01      	subs	r3, #1
 8007028:	4543      	cmp	r3, r8
 800702a:	dc09      	bgt.n	8007040 <_printf_float+0x254>
 800702c:	6823      	ldr	r3, [r4, #0]
 800702e:	079b      	lsls	r3, r3, #30
 8007030:	f100 8103 	bmi.w	800723a <_printf_float+0x44e>
 8007034:	68e0      	ldr	r0, [r4, #12]
 8007036:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007038:	4298      	cmp	r0, r3
 800703a:	bfb8      	it	lt
 800703c:	4618      	movlt	r0, r3
 800703e:	e734      	b.n	8006eaa <_printf_float+0xbe>
 8007040:	2301      	movs	r3, #1
 8007042:	464a      	mov	r2, r9
 8007044:	4631      	mov	r1, r6
 8007046:	4628      	mov	r0, r5
 8007048:	47b8      	blx	r7
 800704a:	3001      	adds	r0, #1
 800704c:	f43f af2b 	beq.w	8006ea6 <_printf_float+0xba>
 8007050:	f108 0801 	add.w	r8, r8, #1
 8007054:	e7e6      	b.n	8007024 <_printf_float+0x238>
 8007056:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007058:	2b00      	cmp	r3, #0
 800705a:	dc2b      	bgt.n	80070b4 <_printf_float+0x2c8>
 800705c:	2301      	movs	r3, #1
 800705e:	4a26      	ldr	r2, [pc, #152]	; (80070f8 <_printf_float+0x30c>)
 8007060:	4631      	mov	r1, r6
 8007062:	4628      	mov	r0, r5
 8007064:	47b8      	blx	r7
 8007066:	3001      	adds	r0, #1
 8007068:	f43f af1d 	beq.w	8006ea6 <_printf_float+0xba>
 800706c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800706e:	b923      	cbnz	r3, 800707a <_printf_float+0x28e>
 8007070:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007072:	b913      	cbnz	r3, 800707a <_printf_float+0x28e>
 8007074:	6823      	ldr	r3, [r4, #0]
 8007076:	07d9      	lsls	r1, r3, #31
 8007078:	d5d8      	bpl.n	800702c <_printf_float+0x240>
 800707a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800707e:	4631      	mov	r1, r6
 8007080:	4628      	mov	r0, r5
 8007082:	47b8      	blx	r7
 8007084:	3001      	adds	r0, #1
 8007086:	f43f af0e 	beq.w	8006ea6 <_printf_float+0xba>
 800708a:	f04f 0900 	mov.w	r9, #0
 800708e:	f104 0a1a 	add.w	sl, r4, #26
 8007092:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007094:	425b      	negs	r3, r3
 8007096:	454b      	cmp	r3, r9
 8007098:	dc01      	bgt.n	800709e <_printf_float+0x2b2>
 800709a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800709c:	e794      	b.n	8006fc8 <_printf_float+0x1dc>
 800709e:	2301      	movs	r3, #1
 80070a0:	4652      	mov	r2, sl
 80070a2:	4631      	mov	r1, r6
 80070a4:	4628      	mov	r0, r5
 80070a6:	47b8      	blx	r7
 80070a8:	3001      	adds	r0, #1
 80070aa:	f43f aefc 	beq.w	8006ea6 <_printf_float+0xba>
 80070ae:	f109 0901 	add.w	r9, r9, #1
 80070b2:	e7ee      	b.n	8007092 <_printf_float+0x2a6>
 80070b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80070b6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80070b8:	429a      	cmp	r2, r3
 80070ba:	bfa8      	it	ge
 80070bc:	461a      	movge	r2, r3
 80070be:	2a00      	cmp	r2, #0
 80070c0:	4691      	mov	r9, r2
 80070c2:	dd07      	ble.n	80070d4 <_printf_float+0x2e8>
 80070c4:	4613      	mov	r3, r2
 80070c6:	4631      	mov	r1, r6
 80070c8:	4642      	mov	r2, r8
 80070ca:	4628      	mov	r0, r5
 80070cc:	47b8      	blx	r7
 80070ce:	3001      	adds	r0, #1
 80070d0:	f43f aee9 	beq.w	8006ea6 <_printf_float+0xba>
 80070d4:	f104 031a 	add.w	r3, r4, #26
 80070d8:	f04f 0b00 	mov.w	fp, #0
 80070dc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80070e0:	9306      	str	r3, [sp, #24]
 80070e2:	e015      	b.n	8007110 <_printf_float+0x324>
 80070e4:	7fefffff 	.word	0x7fefffff
 80070e8:	0800a1e8 	.word	0x0800a1e8
 80070ec:	0800a1e4 	.word	0x0800a1e4
 80070f0:	0800a1f0 	.word	0x0800a1f0
 80070f4:	0800a1ec 	.word	0x0800a1ec
 80070f8:	0800a1f4 	.word	0x0800a1f4
 80070fc:	2301      	movs	r3, #1
 80070fe:	9a06      	ldr	r2, [sp, #24]
 8007100:	4631      	mov	r1, r6
 8007102:	4628      	mov	r0, r5
 8007104:	47b8      	blx	r7
 8007106:	3001      	adds	r0, #1
 8007108:	f43f aecd 	beq.w	8006ea6 <_printf_float+0xba>
 800710c:	f10b 0b01 	add.w	fp, fp, #1
 8007110:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8007114:	ebaa 0309 	sub.w	r3, sl, r9
 8007118:	455b      	cmp	r3, fp
 800711a:	dcef      	bgt.n	80070fc <_printf_float+0x310>
 800711c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007120:	429a      	cmp	r2, r3
 8007122:	44d0      	add	r8, sl
 8007124:	db15      	blt.n	8007152 <_printf_float+0x366>
 8007126:	6823      	ldr	r3, [r4, #0]
 8007128:	07da      	lsls	r2, r3, #31
 800712a:	d412      	bmi.n	8007152 <_printf_float+0x366>
 800712c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800712e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007130:	eba3 020a 	sub.w	r2, r3, sl
 8007134:	eba3 0a01 	sub.w	sl, r3, r1
 8007138:	4592      	cmp	sl, r2
 800713a:	bfa8      	it	ge
 800713c:	4692      	movge	sl, r2
 800713e:	f1ba 0f00 	cmp.w	sl, #0
 8007142:	dc0e      	bgt.n	8007162 <_printf_float+0x376>
 8007144:	f04f 0800 	mov.w	r8, #0
 8007148:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800714c:	f104 091a 	add.w	r9, r4, #26
 8007150:	e019      	b.n	8007186 <_printf_float+0x39a>
 8007152:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007156:	4631      	mov	r1, r6
 8007158:	4628      	mov	r0, r5
 800715a:	47b8      	blx	r7
 800715c:	3001      	adds	r0, #1
 800715e:	d1e5      	bne.n	800712c <_printf_float+0x340>
 8007160:	e6a1      	b.n	8006ea6 <_printf_float+0xba>
 8007162:	4653      	mov	r3, sl
 8007164:	4642      	mov	r2, r8
 8007166:	4631      	mov	r1, r6
 8007168:	4628      	mov	r0, r5
 800716a:	47b8      	blx	r7
 800716c:	3001      	adds	r0, #1
 800716e:	d1e9      	bne.n	8007144 <_printf_float+0x358>
 8007170:	e699      	b.n	8006ea6 <_printf_float+0xba>
 8007172:	2301      	movs	r3, #1
 8007174:	464a      	mov	r2, r9
 8007176:	4631      	mov	r1, r6
 8007178:	4628      	mov	r0, r5
 800717a:	47b8      	blx	r7
 800717c:	3001      	adds	r0, #1
 800717e:	f43f ae92 	beq.w	8006ea6 <_printf_float+0xba>
 8007182:	f108 0801 	add.w	r8, r8, #1
 8007186:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800718a:	1a9b      	subs	r3, r3, r2
 800718c:	eba3 030a 	sub.w	r3, r3, sl
 8007190:	4543      	cmp	r3, r8
 8007192:	dcee      	bgt.n	8007172 <_printf_float+0x386>
 8007194:	e74a      	b.n	800702c <_printf_float+0x240>
 8007196:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007198:	2a01      	cmp	r2, #1
 800719a:	dc01      	bgt.n	80071a0 <_printf_float+0x3b4>
 800719c:	07db      	lsls	r3, r3, #31
 800719e:	d53a      	bpl.n	8007216 <_printf_float+0x42a>
 80071a0:	2301      	movs	r3, #1
 80071a2:	4642      	mov	r2, r8
 80071a4:	4631      	mov	r1, r6
 80071a6:	4628      	mov	r0, r5
 80071a8:	47b8      	blx	r7
 80071aa:	3001      	adds	r0, #1
 80071ac:	f43f ae7b 	beq.w	8006ea6 <_printf_float+0xba>
 80071b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80071b4:	4631      	mov	r1, r6
 80071b6:	4628      	mov	r0, r5
 80071b8:	47b8      	blx	r7
 80071ba:	3001      	adds	r0, #1
 80071bc:	f108 0801 	add.w	r8, r8, #1
 80071c0:	f43f ae71 	beq.w	8006ea6 <_printf_float+0xba>
 80071c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071c6:	2200      	movs	r2, #0
 80071c8:	f103 3aff 	add.w	sl, r3, #4294967295
 80071cc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80071d0:	2300      	movs	r3, #0
 80071d2:	f7fd f959 	bl	8004488 <__aeabi_dcmpeq>
 80071d6:	b9c8      	cbnz	r0, 800720c <_printf_float+0x420>
 80071d8:	4653      	mov	r3, sl
 80071da:	4642      	mov	r2, r8
 80071dc:	4631      	mov	r1, r6
 80071de:	4628      	mov	r0, r5
 80071e0:	47b8      	blx	r7
 80071e2:	3001      	adds	r0, #1
 80071e4:	d10e      	bne.n	8007204 <_printf_float+0x418>
 80071e6:	e65e      	b.n	8006ea6 <_printf_float+0xba>
 80071e8:	2301      	movs	r3, #1
 80071ea:	4652      	mov	r2, sl
 80071ec:	4631      	mov	r1, r6
 80071ee:	4628      	mov	r0, r5
 80071f0:	47b8      	blx	r7
 80071f2:	3001      	adds	r0, #1
 80071f4:	f43f ae57 	beq.w	8006ea6 <_printf_float+0xba>
 80071f8:	f108 0801 	add.w	r8, r8, #1
 80071fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071fe:	3b01      	subs	r3, #1
 8007200:	4543      	cmp	r3, r8
 8007202:	dcf1      	bgt.n	80071e8 <_printf_float+0x3fc>
 8007204:	464b      	mov	r3, r9
 8007206:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800720a:	e6de      	b.n	8006fca <_printf_float+0x1de>
 800720c:	f04f 0800 	mov.w	r8, #0
 8007210:	f104 0a1a 	add.w	sl, r4, #26
 8007214:	e7f2      	b.n	80071fc <_printf_float+0x410>
 8007216:	2301      	movs	r3, #1
 8007218:	e7df      	b.n	80071da <_printf_float+0x3ee>
 800721a:	2301      	movs	r3, #1
 800721c:	464a      	mov	r2, r9
 800721e:	4631      	mov	r1, r6
 8007220:	4628      	mov	r0, r5
 8007222:	47b8      	blx	r7
 8007224:	3001      	adds	r0, #1
 8007226:	f43f ae3e 	beq.w	8006ea6 <_printf_float+0xba>
 800722a:	f108 0801 	add.w	r8, r8, #1
 800722e:	68e3      	ldr	r3, [r4, #12]
 8007230:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007232:	1a9b      	subs	r3, r3, r2
 8007234:	4543      	cmp	r3, r8
 8007236:	dcf0      	bgt.n	800721a <_printf_float+0x42e>
 8007238:	e6fc      	b.n	8007034 <_printf_float+0x248>
 800723a:	f04f 0800 	mov.w	r8, #0
 800723e:	f104 0919 	add.w	r9, r4, #25
 8007242:	e7f4      	b.n	800722e <_printf_float+0x442>
 8007244:	2900      	cmp	r1, #0
 8007246:	f43f ae8b 	beq.w	8006f60 <_printf_float+0x174>
 800724a:	2300      	movs	r3, #0
 800724c:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007250:	ab09      	add	r3, sp, #36	; 0x24
 8007252:	9300      	str	r3, [sp, #0]
 8007254:	ec49 8b10 	vmov	d0, r8, r9
 8007258:	6022      	str	r2, [r4, #0]
 800725a:	f8cd a004 	str.w	sl, [sp, #4]
 800725e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007262:	4628      	mov	r0, r5
 8007264:	f7ff fd2e 	bl	8006cc4 <__cvt>
 8007268:	4680      	mov	r8, r0
 800726a:	e648      	b.n	8006efe <_printf_float+0x112>

0800726c <_printf_common>:
 800726c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007270:	4691      	mov	r9, r2
 8007272:	461f      	mov	r7, r3
 8007274:	688a      	ldr	r2, [r1, #8]
 8007276:	690b      	ldr	r3, [r1, #16]
 8007278:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800727c:	4293      	cmp	r3, r2
 800727e:	bfb8      	it	lt
 8007280:	4613      	movlt	r3, r2
 8007282:	f8c9 3000 	str.w	r3, [r9]
 8007286:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800728a:	4606      	mov	r6, r0
 800728c:	460c      	mov	r4, r1
 800728e:	b112      	cbz	r2, 8007296 <_printf_common+0x2a>
 8007290:	3301      	adds	r3, #1
 8007292:	f8c9 3000 	str.w	r3, [r9]
 8007296:	6823      	ldr	r3, [r4, #0]
 8007298:	0699      	lsls	r1, r3, #26
 800729a:	bf42      	ittt	mi
 800729c:	f8d9 3000 	ldrmi.w	r3, [r9]
 80072a0:	3302      	addmi	r3, #2
 80072a2:	f8c9 3000 	strmi.w	r3, [r9]
 80072a6:	6825      	ldr	r5, [r4, #0]
 80072a8:	f015 0506 	ands.w	r5, r5, #6
 80072ac:	d107      	bne.n	80072be <_printf_common+0x52>
 80072ae:	f104 0a19 	add.w	sl, r4, #25
 80072b2:	68e3      	ldr	r3, [r4, #12]
 80072b4:	f8d9 2000 	ldr.w	r2, [r9]
 80072b8:	1a9b      	subs	r3, r3, r2
 80072ba:	42ab      	cmp	r3, r5
 80072bc:	dc28      	bgt.n	8007310 <_printf_common+0xa4>
 80072be:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80072c2:	6822      	ldr	r2, [r4, #0]
 80072c4:	3300      	adds	r3, #0
 80072c6:	bf18      	it	ne
 80072c8:	2301      	movne	r3, #1
 80072ca:	0692      	lsls	r2, r2, #26
 80072cc:	d42d      	bmi.n	800732a <_printf_common+0xbe>
 80072ce:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80072d2:	4639      	mov	r1, r7
 80072d4:	4630      	mov	r0, r6
 80072d6:	47c0      	blx	r8
 80072d8:	3001      	adds	r0, #1
 80072da:	d020      	beq.n	800731e <_printf_common+0xb2>
 80072dc:	6823      	ldr	r3, [r4, #0]
 80072de:	68e5      	ldr	r5, [r4, #12]
 80072e0:	f8d9 2000 	ldr.w	r2, [r9]
 80072e4:	f003 0306 	and.w	r3, r3, #6
 80072e8:	2b04      	cmp	r3, #4
 80072ea:	bf08      	it	eq
 80072ec:	1aad      	subeq	r5, r5, r2
 80072ee:	68a3      	ldr	r3, [r4, #8]
 80072f0:	6922      	ldr	r2, [r4, #16]
 80072f2:	bf0c      	ite	eq
 80072f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80072f8:	2500      	movne	r5, #0
 80072fa:	4293      	cmp	r3, r2
 80072fc:	bfc4      	itt	gt
 80072fe:	1a9b      	subgt	r3, r3, r2
 8007300:	18ed      	addgt	r5, r5, r3
 8007302:	f04f 0900 	mov.w	r9, #0
 8007306:	341a      	adds	r4, #26
 8007308:	454d      	cmp	r5, r9
 800730a:	d11a      	bne.n	8007342 <_printf_common+0xd6>
 800730c:	2000      	movs	r0, #0
 800730e:	e008      	b.n	8007322 <_printf_common+0xb6>
 8007310:	2301      	movs	r3, #1
 8007312:	4652      	mov	r2, sl
 8007314:	4639      	mov	r1, r7
 8007316:	4630      	mov	r0, r6
 8007318:	47c0      	blx	r8
 800731a:	3001      	adds	r0, #1
 800731c:	d103      	bne.n	8007326 <_printf_common+0xba>
 800731e:	f04f 30ff 	mov.w	r0, #4294967295
 8007322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007326:	3501      	adds	r5, #1
 8007328:	e7c3      	b.n	80072b2 <_printf_common+0x46>
 800732a:	18e1      	adds	r1, r4, r3
 800732c:	1c5a      	adds	r2, r3, #1
 800732e:	2030      	movs	r0, #48	; 0x30
 8007330:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007334:	4422      	add	r2, r4
 8007336:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800733a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800733e:	3302      	adds	r3, #2
 8007340:	e7c5      	b.n	80072ce <_printf_common+0x62>
 8007342:	2301      	movs	r3, #1
 8007344:	4622      	mov	r2, r4
 8007346:	4639      	mov	r1, r7
 8007348:	4630      	mov	r0, r6
 800734a:	47c0      	blx	r8
 800734c:	3001      	adds	r0, #1
 800734e:	d0e6      	beq.n	800731e <_printf_common+0xb2>
 8007350:	f109 0901 	add.w	r9, r9, #1
 8007354:	e7d8      	b.n	8007308 <_printf_common+0x9c>
	...

08007358 <_printf_i>:
 8007358:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800735c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007360:	460c      	mov	r4, r1
 8007362:	7e09      	ldrb	r1, [r1, #24]
 8007364:	b085      	sub	sp, #20
 8007366:	296e      	cmp	r1, #110	; 0x6e
 8007368:	4617      	mov	r7, r2
 800736a:	4606      	mov	r6, r0
 800736c:	4698      	mov	r8, r3
 800736e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007370:	f000 80b3 	beq.w	80074da <_printf_i+0x182>
 8007374:	d822      	bhi.n	80073bc <_printf_i+0x64>
 8007376:	2963      	cmp	r1, #99	; 0x63
 8007378:	d036      	beq.n	80073e8 <_printf_i+0x90>
 800737a:	d80a      	bhi.n	8007392 <_printf_i+0x3a>
 800737c:	2900      	cmp	r1, #0
 800737e:	f000 80b9 	beq.w	80074f4 <_printf_i+0x19c>
 8007382:	2958      	cmp	r1, #88	; 0x58
 8007384:	f000 8083 	beq.w	800748e <_printf_i+0x136>
 8007388:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800738c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007390:	e032      	b.n	80073f8 <_printf_i+0xa0>
 8007392:	2964      	cmp	r1, #100	; 0x64
 8007394:	d001      	beq.n	800739a <_printf_i+0x42>
 8007396:	2969      	cmp	r1, #105	; 0x69
 8007398:	d1f6      	bne.n	8007388 <_printf_i+0x30>
 800739a:	6820      	ldr	r0, [r4, #0]
 800739c:	6813      	ldr	r3, [r2, #0]
 800739e:	0605      	lsls	r5, r0, #24
 80073a0:	f103 0104 	add.w	r1, r3, #4
 80073a4:	d52a      	bpl.n	80073fc <_printf_i+0xa4>
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	6011      	str	r1, [r2, #0]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	da03      	bge.n	80073b6 <_printf_i+0x5e>
 80073ae:	222d      	movs	r2, #45	; 0x2d
 80073b0:	425b      	negs	r3, r3
 80073b2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80073b6:	486f      	ldr	r0, [pc, #444]	; (8007574 <_printf_i+0x21c>)
 80073b8:	220a      	movs	r2, #10
 80073ba:	e039      	b.n	8007430 <_printf_i+0xd8>
 80073bc:	2973      	cmp	r1, #115	; 0x73
 80073be:	f000 809d 	beq.w	80074fc <_printf_i+0x1a4>
 80073c2:	d808      	bhi.n	80073d6 <_printf_i+0x7e>
 80073c4:	296f      	cmp	r1, #111	; 0x6f
 80073c6:	d020      	beq.n	800740a <_printf_i+0xb2>
 80073c8:	2970      	cmp	r1, #112	; 0x70
 80073ca:	d1dd      	bne.n	8007388 <_printf_i+0x30>
 80073cc:	6823      	ldr	r3, [r4, #0]
 80073ce:	f043 0320 	orr.w	r3, r3, #32
 80073d2:	6023      	str	r3, [r4, #0]
 80073d4:	e003      	b.n	80073de <_printf_i+0x86>
 80073d6:	2975      	cmp	r1, #117	; 0x75
 80073d8:	d017      	beq.n	800740a <_printf_i+0xb2>
 80073da:	2978      	cmp	r1, #120	; 0x78
 80073dc:	d1d4      	bne.n	8007388 <_printf_i+0x30>
 80073de:	2378      	movs	r3, #120	; 0x78
 80073e0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80073e4:	4864      	ldr	r0, [pc, #400]	; (8007578 <_printf_i+0x220>)
 80073e6:	e055      	b.n	8007494 <_printf_i+0x13c>
 80073e8:	6813      	ldr	r3, [r2, #0]
 80073ea:	1d19      	adds	r1, r3, #4
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	6011      	str	r1, [r2, #0]
 80073f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80073f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80073f8:	2301      	movs	r3, #1
 80073fa:	e08c      	b.n	8007516 <_printf_i+0x1be>
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	6011      	str	r1, [r2, #0]
 8007400:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007404:	bf18      	it	ne
 8007406:	b21b      	sxthne	r3, r3
 8007408:	e7cf      	b.n	80073aa <_printf_i+0x52>
 800740a:	6813      	ldr	r3, [r2, #0]
 800740c:	6825      	ldr	r5, [r4, #0]
 800740e:	1d18      	adds	r0, r3, #4
 8007410:	6010      	str	r0, [r2, #0]
 8007412:	0628      	lsls	r0, r5, #24
 8007414:	d501      	bpl.n	800741a <_printf_i+0xc2>
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	e002      	b.n	8007420 <_printf_i+0xc8>
 800741a:	0668      	lsls	r0, r5, #25
 800741c:	d5fb      	bpl.n	8007416 <_printf_i+0xbe>
 800741e:	881b      	ldrh	r3, [r3, #0]
 8007420:	4854      	ldr	r0, [pc, #336]	; (8007574 <_printf_i+0x21c>)
 8007422:	296f      	cmp	r1, #111	; 0x6f
 8007424:	bf14      	ite	ne
 8007426:	220a      	movne	r2, #10
 8007428:	2208      	moveq	r2, #8
 800742a:	2100      	movs	r1, #0
 800742c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007430:	6865      	ldr	r5, [r4, #4]
 8007432:	60a5      	str	r5, [r4, #8]
 8007434:	2d00      	cmp	r5, #0
 8007436:	f2c0 8095 	blt.w	8007564 <_printf_i+0x20c>
 800743a:	6821      	ldr	r1, [r4, #0]
 800743c:	f021 0104 	bic.w	r1, r1, #4
 8007440:	6021      	str	r1, [r4, #0]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d13d      	bne.n	80074c2 <_printf_i+0x16a>
 8007446:	2d00      	cmp	r5, #0
 8007448:	f040 808e 	bne.w	8007568 <_printf_i+0x210>
 800744c:	4665      	mov	r5, ip
 800744e:	2a08      	cmp	r2, #8
 8007450:	d10b      	bne.n	800746a <_printf_i+0x112>
 8007452:	6823      	ldr	r3, [r4, #0]
 8007454:	07db      	lsls	r3, r3, #31
 8007456:	d508      	bpl.n	800746a <_printf_i+0x112>
 8007458:	6923      	ldr	r3, [r4, #16]
 800745a:	6862      	ldr	r2, [r4, #4]
 800745c:	429a      	cmp	r2, r3
 800745e:	bfde      	ittt	le
 8007460:	2330      	movle	r3, #48	; 0x30
 8007462:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007466:	f105 35ff 	addle.w	r5, r5, #4294967295
 800746a:	ebac 0305 	sub.w	r3, ip, r5
 800746e:	6123      	str	r3, [r4, #16]
 8007470:	f8cd 8000 	str.w	r8, [sp]
 8007474:	463b      	mov	r3, r7
 8007476:	aa03      	add	r2, sp, #12
 8007478:	4621      	mov	r1, r4
 800747a:	4630      	mov	r0, r6
 800747c:	f7ff fef6 	bl	800726c <_printf_common>
 8007480:	3001      	adds	r0, #1
 8007482:	d14d      	bne.n	8007520 <_printf_i+0x1c8>
 8007484:	f04f 30ff 	mov.w	r0, #4294967295
 8007488:	b005      	add	sp, #20
 800748a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800748e:	4839      	ldr	r0, [pc, #228]	; (8007574 <_printf_i+0x21c>)
 8007490:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007494:	6813      	ldr	r3, [r2, #0]
 8007496:	6821      	ldr	r1, [r4, #0]
 8007498:	1d1d      	adds	r5, r3, #4
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	6015      	str	r5, [r2, #0]
 800749e:	060a      	lsls	r2, r1, #24
 80074a0:	d50b      	bpl.n	80074ba <_printf_i+0x162>
 80074a2:	07ca      	lsls	r2, r1, #31
 80074a4:	bf44      	itt	mi
 80074a6:	f041 0120 	orrmi.w	r1, r1, #32
 80074aa:	6021      	strmi	r1, [r4, #0]
 80074ac:	b91b      	cbnz	r3, 80074b6 <_printf_i+0x15e>
 80074ae:	6822      	ldr	r2, [r4, #0]
 80074b0:	f022 0220 	bic.w	r2, r2, #32
 80074b4:	6022      	str	r2, [r4, #0]
 80074b6:	2210      	movs	r2, #16
 80074b8:	e7b7      	b.n	800742a <_printf_i+0xd2>
 80074ba:	064d      	lsls	r5, r1, #25
 80074bc:	bf48      	it	mi
 80074be:	b29b      	uxthmi	r3, r3
 80074c0:	e7ef      	b.n	80074a2 <_printf_i+0x14a>
 80074c2:	4665      	mov	r5, ip
 80074c4:	fbb3 f1f2 	udiv	r1, r3, r2
 80074c8:	fb02 3311 	mls	r3, r2, r1, r3
 80074cc:	5cc3      	ldrb	r3, [r0, r3]
 80074ce:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80074d2:	460b      	mov	r3, r1
 80074d4:	2900      	cmp	r1, #0
 80074d6:	d1f5      	bne.n	80074c4 <_printf_i+0x16c>
 80074d8:	e7b9      	b.n	800744e <_printf_i+0xf6>
 80074da:	6813      	ldr	r3, [r2, #0]
 80074dc:	6825      	ldr	r5, [r4, #0]
 80074de:	6961      	ldr	r1, [r4, #20]
 80074e0:	1d18      	adds	r0, r3, #4
 80074e2:	6010      	str	r0, [r2, #0]
 80074e4:	0628      	lsls	r0, r5, #24
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	d501      	bpl.n	80074ee <_printf_i+0x196>
 80074ea:	6019      	str	r1, [r3, #0]
 80074ec:	e002      	b.n	80074f4 <_printf_i+0x19c>
 80074ee:	066a      	lsls	r2, r5, #25
 80074f0:	d5fb      	bpl.n	80074ea <_printf_i+0x192>
 80074f2:	8019      	strh	r1, [r3, #0]
 80074f4:	2300      	movs	r3, #0
 80074f6:	6123      	str	r3, [r4, #16]
 80074f8:	4665      	mov	r5, ip
 80074fa:	e7b9      	b.n	8007470 <_printf_i+0x118>
 80074fc:	6813      	ldr	r3, [r2, #0]
 80074fe:	1d19      	adds	r1, r3, #4
 8007500:	6011      	str	r1, [r2, #0]
 8007502:	681d      	ldr	r5, [r3, #0]
 8007504:	6862      	ldr	r2, [r4, #4]
 8007506:	2100      	movs	r1, #0
 8007508:	4628      	mov	r0, r5
 800750a:	f7fc fb49 	bl	8003ba0 <memchr>
 800750e:	b108      	cbz	r0, 8007514 <_printf_i+0x1bc>
 8007510:	1b40      	subs	r0, r0, r5
 8007512:	6060      	str	r0, [r4, #4]
 8007514:	6863      	ldr	r3, [r4, #4]
 8007516:	6123      	str	r3, [r4, #16]
 8007518:	2300      	movs	r3, #0
 800751a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800751e:	e7a7      	b.n	8007470 <_printf_i+0x118>
 8007520:	6923      	ldr	r3, [r4, #16]
 8007522:	462a      	mov	r2, r5
 8007524:	4639      	mov	r1, r7
 8007526:	4630      	mov	r0, r6
 8007528:	47c0      	blx	r8
 800752a:	3001      	adds	r0, #1
 800752c:	d0aa      	beq.n	8007484 <_printf_i+0x12c>
 800752e:	6823      	ldr	r3, [r4, #0]
 8007530:	079b      	lsls	r3, r3, #30
 8007532:	d413      	bmi.n	800755c <_printf_i+0x204>
 8007534:	68e0      	ldr	r0, [r4, #12]
 8007536:	9b03      	ldr	r3, [sp, #12]
 8007538:	4298      	cmp	r0, r3
 800753a:	bfb8      	it	lt
 800753c:	4618      	movlt	r0, r3
 800753e:	e7a3      	b.n	8007488 <_printf_i+0x130>
 8007540:	2301      	movs	r3, #1
 8007542:	464a      	mov	r2, r9
 8007544:	4639      	mov	r1, r7
 8007546:	4630      	mov	r0, r6
 8007548:	47c0      	blx	r8
 800754a:	3001      	adds	r0, #1
 800754c:	d09a      	beq.n	8007484 <_printf_i+0x12c>
 800754e:	3501      	adds	r5, #1
 8007550:	68e3      	ldr	r3, [r4, #12]
 8007552:	9a03      	ldr	r2, [sp, #12]
 8007554:	1a9b      	subs	r3, r3, r2
 8007556:	42ab      	cmp	r3, r5
 8007558:	dcf2      	bgt.n	8007540 <_printf_i+0x1e8>
 800755a:	e7eb      	b.n	8007534 <_printf_i+0x1dc>
 800755c:	2500      	movs	r5, #0
 800755e:	f104 0919 	add.w	r9, r4, #25
 8007562:	e7f5      	b.n	8007550 <_printf_i+0x1f8>
 8007564:	2b00      	cmp	r3, #0
 8007566:	d1ac      	bne.n	80074c2 <_printf_i+0x16a>
 8007568:	7803      	ldrb	r3, [r0, #0]
 800756a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800756e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007572:	e76c      	b.n	800744e <_printf_i+0xf6>
 8007574:	0800a1f6 	.word	0x0800a1f6
 8007578:	0800a207 	.word	0x0800a207

0800757c <siprintf>:
 800757c:	b40e      	push	{r1, r2, r3}
 800757e:	b500      	push	{lr}
 8007580:	b09c      	sub	sp, #112	; 0x70
 8007582:	ab1d      	add	r3, sp, #116	; 0x74
 8007584:	9002      	str	r0, [sp, #8]
 8007586:	9006      	str	r0, [sp, #24]
 8007588:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800758c:	4809      	ldr	r0, [pc, #36]	; (80075b4 <siprintf+0x38>)
 800758e:	9107      	str	r1, [sp, #28]
 8007590:	9104      	str	r1, [sp, #16]
 8007592:	4909      	ldr	r1, [pc, #36]	; (80075b8 <siprintf+0x3c>)
 8007594:	f853 2b04 	ldr.w	r2, [r3], #4
 8007598:	9105      	str	r1, [sp, #20]
 800759a:	6800      	ldr	r0, [r0, #0]
 800759c:	9301      	str	r3, [sp, #4]
 800759e:	a902      	add	r1, sp, #8
 80075a0:	f001 fa54 	bl	8008a4c <_svfiprintf_r>
 80075a4:	9b02      	ldr	r3, [sp, #8]
 80075a6:	2200      	movs	r2, #0
 80075a8:	701a      	strb	r2, [r3, #0]
 80075aa:	b01c      	add	sp, #112	; 0x70
 80075ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80075b0:	b003      	add	sp, #12
 80075b2:	4770      	bx	lr
 80075b4:	2000055c 	.word	0x2000055c
 80075b8:	ffff0208 	.word	0xffff0208

080075bc <quorem>:
 80075bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075c0:	6903      	ldr	r3, [r0, #16]
 80075c2:	690c      	ldr	r4, [r1, #16]
 80075c4:	42a3      	cmp	r3, r4
 80075c6:	4680      	mov	r8, r0
 80075c8:	f2c0 8082 	blt.w	80076d0 <quorem+0x114>
 80075cc:	3c01      	subs	r4, #1
 80075ce:	f101 0714 	add.w	r7, r1, #20
 80075d2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80075d6:	f100 0614 	add.w	r6, r0, #20
 80075da:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80075de:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80075e2:	eb06 030c 	add.w	r3, r6, ip
 80075e6:	3501      	adds	r5, #1
 80075e8:	eb07 090c 	add.w	r9, r7, ip
 80075ec:	9301      	str	r3, [sp, #4]
 80075ee:	fbb0 f5f5 	udiv	r5, r0, r5
 80075f2:	b395      	cbz	r5, 800765a <quorem+0x9e>
 80075f4:	f04f 0a00 	mov.w	sl, #0
 80075f8:	4638      	mov	r0, r7
 80075fa:	46b6      	mov	lr, r6
 80075fc:	46d3      	mov	fp, sl
 80075fe:	f850 2b04 	ldr.w	r2, [r0], #4
 8007602:	b293      	uxth	r3, r2
 8007604:	fb05 a303 	mla	r3, r5, r3, sl
 8007608:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800760c:	b29b      	uxth	r3, r3
 800760e:	ebab 0303 	sub.w	r3, fp, r3
 8007612:	0c12      	lsrs	r2, r2, #16
 8007614:	f8de b000 	ldr.w	fp, [lr]
 8007618:	fb05 a202 	mla	r2, r5, r2, sl
 800761c:	fa13 f38b 	uxtah	r3, r3, fp
 8007620:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007624:	fa1f fb82 	uxth.w	fp, r2
 8007628:	f8de 2000 	ldr.w	r2, [lr]
 800762c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007630:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007634:	b29b      	uxth	r3, r3
 8007636:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800763a:	4581      	cmp	r9, r0
 800763c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007640:	f84e 3b04 	str.w	r3, [lr], #4
 8007644:	d2db      	bcs.n	80075fe <quorem+0x42>
 8007646:	f856 300c 	ldr.w	r3, [r6, ip]
 800764a:	b933      	cbnz	r3, 800765a <quorem+0x9e>
 800764c:	9b01      	ldr	r3, [sp, #4]
 800764e:	3b04      	subs	r3, #4
 8007650:	429e      	cmp	r6, r3
 8007652:	461a      	mov	r2, r3
 8007654:	d330      	bcc.n	80076b8 <quorem+0xfc>
 8007656:	f8c8 4010 	str.w	r4, [r8, #16]
 800765a:	4640      	mov	r0, r8
 800765c:	f001 f820 	bl	80086a0 <__mcmp>
 8007660:	2800      	cmp	r0, #0
 8007662:	db25      	blt.n	80076b0 <quorem+0xf4>
 8007664:	3501      	adds	r5, #1
 8007666:	4630      	mov	r0, r6
 8007668:	f04f 0c00 	mov.w	ip, #0
 800766c:	f857 2b04 	ldr.w	r2, [r7], #4
 8007670:	f8d0 e000 	ldr.w	lr, [r0]
 8007674:	b293      	uxth	r3, r2
 8007676:	ebac 0303 	sub.w	r3, ip, r3
 800767a:	0c12      	lsrs	r2, r2, #16
 800767c:	fa13 f38e 	uxtah	r3, r3, lr
 8007680:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007684:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007688:	b29b      	uxth	r3, r3
 800768a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800768e:	45b9      	cmp	r9, r7
 8007690:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007694:	f840 3b04 	str.w	r3, [r0], #4
 8007698:	d2e8      	bcs.n	800766c <quorem+0xb0>
 800769a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800769e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80076a2:	b92a      	cbnz	r2, 80076b0 <quorem+0xf4>
 80076a4:	3b04      	subs	r3, #4
 80076a6:	429e      	cmp	r6, r3
 80076a8:	461a      	mov	r2, r3
 80076aa:	d30b      	bcc.n	80076c4 <quorem+0x108>
 80076ac:	f8c8 4010 	str.w	r4, [r8, #16]
 80076b0:	4628      	mov	r0, r5
 80076b2:	b003      	add	sp, #12
 80076b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076b8:	6812      	ldr	r2, [r2, #0]
 80076ba:	3b04      	subs	r3, #4
 80076bc:	2a00      	cmp	r2, #0
 80076be:	d1ca      	bne.n	8007656 <quorem+0x9a>
 80076c0:	3c01      	subs	r4, #1
 80076c2:	e7c5      	b.n	8007650 <quorem+0x94>
 80076c4:	6812      	ldr	r2, [r2, #0]
 80076c6:	3b04      	subs	r3, #4
 80076c8:	2a00      	cmp	r2, #0
 80076ca:	d1ef      	bne.n	80076ac <quorem+0xf0>
 80076cc:	3c01      	subs	r4, #1
 80076ce:	e7ea      	b.n	80076a6 <quorem+0xea>
 80076d0:	2000      	movs	r0, #0
 80076d2:	e7ee      	b.n	80076b2 <quorem+0xf6>
 80076d4:	0000      	movs	r0, r0
	...

080076d8 <_dtoa_r>:
 80076d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076dc:	ec57 6b10 	vmov	r6, r7, d0
 80076e0:	b097      	sub	sp, #92	; 0x5c
 80076e2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80076e4:	9106      	str	r1, [sp, #24]
 80076e6:	4604      	mov	r4, r0
 80076e8:	920b      	str	r2, [sp, #44]	; 0x2c
 80076ea:	9312      	str	r3, [sp, #72]	; 0x48
 80076ec:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80076f0:	e9cd 6700 	strd	r6, r7, [sp]
 80076f4:	b93d      	cbnz	r5, 8007706 <_dtoa_r+0x2e>
 80076f6:	2010      	movs	r0, #16
 80076f8:	f000 fdb4 	bl	8008264 <malloc>
 80076fc:	6260      	str	r0, [r4, #36]	; 0x24
 80076fe:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007702:	6005      	str	r5, [r0, #0]
 8007704:	60c5      	str	r5, [r0, #12]
 8007706:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007708:	6819      	ldr	r1, [r3, #0]
 800770a:	b151      	cbz	r1, 8007722 <_dtoa_r+0x4a>
 800770c:	685a      	ldr	r2, [r3, #4]
 800770e:	604a      	str	r2, [r1, #4]
 8007710:	2301      	movs	r3, #1
 8007712:	4093      	lsls	r3, r2
 8007714:	608b      	str	r3, [r1, #8]
 8007716:	4620      	mov	r0, r4
 8007718:	f000 fde0 	bl	80082dc <_Bfree>
 800771c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800771e:	2200      	movs	r2, #0
 8007720:	601a      	str	r2, [r3, #0]
 8007722:	1e3b      	subs	r3, r7, #0
 8007724:	bfbb      	ittet	lt
 8007726:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800772a:	9301      	strlt	r3, [sp, #4]
 800772c:	2300      	movge	r3, #0
 800772e:	2201      	movlt	r2, #1
 8007730:	bfac      	ite	ge
 8007732:	f8c8 3000 	strge.w	r3, [r8]
 8007736:	f8c8 2000 	strlt.w	r2, [r8]
 800773a:	4baf      	ldr	r3, [pc, #700]	; (80079f8 <_dtoa_r+0x320>)
 800773c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007740:	ea33 0308 	bics.w	r3, r3, r8
 8007744:	d114      	bne.n	8007770 <_dtoa_r+0x98>
 8007746:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007748:	f242 730f 	movw	r3, #9999	; 0x270f
 800774c:	6013      	str	r3, [r2, #0]
 800774e:	9b00      	ldr	r3, [sp, #0]
 8007750:	b923      	cbnz	r3, 800775c <_dtoa_r+0x84>
 8007752:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8007756:	2800      	cmp	r0, #0
 8007758:	f000 8542 	beq.w	80081e0 <_dtoa_r+0xb08>
 800775c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800775e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8007a0c <_dtoa_r+0x334>
 8007762:	2b00      	cmp	r3, #0
 8007764:	f000 8544 	beq.w	80081f0 <_dtoa_r+0xb18>
 8007768:	f10b 0303 	add.w	r3, fp, #3
 800776c:	f000 bd3e 	b.w	80081ec <_dtoa_r+0xb14>
 8007770:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007774:	2200      	movs	r2, #0
 8007776:	2300      	movs	r3, #0
 8007778:	4630      	mov	r0, r6
 800777a:	4639      	mov	r1, r7
 800777c:	f7fc fe84 	bl	8004488 <__aeabi_dcmpeq>
 8007780:	4681      	mov	r9, r0
 8007782:	b168      	cbz	r0, 80077a0 <_dtoa_r+0xc8>
 8007784:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007786:	2301      	movs	r3, #1
 8007788:	6013      	str	r3, [r2, #0]
 800778a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800778c:	2b00      	cmp	r3, #0
 800778e:	f000 8524 	beq.w	80081da <_dtoa_r+0xb02>
 8007792:	4b9a      	ldr	r3, [pc, #616]	; (80079fc <_dtoa_r+0x324>)
 8007794:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007796:	f103 3bff 	add.w	fp, r3, #4294967295
 800779a:	6013      	str	r3, [r2, #0]
 800779c:	f000 bd28 	b.w	80081f0 <_dtoa_r+0xb18>
 80077a0:	aa14      	add	r2, sp, #80	; 0x50
 80077a2:	a915      	add	r1, sp, #84	; 0x54
 80077a4:	ec47 6b10 	vmov	d0, r6, r7
 80077a8:	4620      	mov	r0, r4
 80077aa:	f000 fff0 	bl	800878e <__d2b>
 80077ae:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80077b2:	9004      	str	r0, [sp, #16]
 80077b4:	2d00      	cmp	r5, #0
 80077b6:	d07c      	beq.n	80078b2 <_dtoa_r+0x1da>
 80077b8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80077bc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80077c0:	46b2      	mov	sl, r6
 80077c2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80077c6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80077ca:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80077ce:	2200      	movs	r2, #0
 80077d0:	4b8b      	ldr	r3, [pc, #556]	; (8007a00 <_dtoa_r+0x328>)
 80077d2:	4650      	mov	r0, sl
 80077d4:	4659      	mov	r1, fp
 80077d6:	f7fc fa37 	bl	8003c48 <__aeabi_dsub>
 80077da:	a381      	add	r3, pc, #516	; (adr r3, 80079e0 <_dtoa_r+0x308>)
 80077dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077e0:	f7fc fbea 	bl	8003fb8 <__aeabi_dmul>
 80077e4:	a380      	add	r3, pc, #512	; (adr r3, 80079e8 <_dtoa_r+0x310>)
 80077e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077ea:	f7fc fa2f 	bl	8003c4c <__adddf3>
 80077ee:	4606      	mov	r6, r0
 80077f0:	4628      	mov	r0, r5
 80077f2:	460f      	mov	r7, r1
 80077f4:	f7fc fb76 	bl	8003ee4 <__aeabi_i2d>
 80077f8:	a37d      	add	r3, pc, #500	; (adr r3, 80079f0 <_dtoa_r+0x318>)
 80077fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077fe:	f7fc fbdb 	bl	8003fb8 <__aeabi_dmul>
 8007802:	4602      	mov	r2, r0
 8007804:	460b      	mov	r3, r1
 8007806:	4630      	mov	r0, r6
 8007808:	4639      	mov	r1, r7
 800780a:	f7fc fa1f 	bl	8003c4c <__adddf3>
 800780e:	4606      	mov	r6, r0
 8007810:	460f      	mov	r7, r1
 8007812:	f7fc fe81 	bl	8004518 <__aeabi_d2iz>
 8007816:	2200      	movs	r2, #0
 8007818:	4682      	mov	sl, r0
 800781a:	2300      	movs	r3, #0
 800781c:	4630      	mov	r0, r6
 800781e:	4639      	mov	r1, r7
 8007820:	f7fc fe3c 	bl	800449c <__aeabi_dcmplt>
 8007824:	b148      	cbz	r0, 800783a <_dtoa_r+0x162>
 8007826:	4650      	mov	r0, sl
 8007828:	f7fc fb5c 	bl	8003ee4 <__aeabi_i2d>
 800782c:	4632      	mov	r2, r6
 800782e:	463b      	mov	r3, r7
 8007830:	f7fc fe2a 	bl	8004488 <__aeabi_dcmpeq>
 8007834:	b908      	cbnz	r0, 800783a <_dtoa_r+0x162>
 8007836:	f10a 3aff 	add.w	sl, sl, #4294967295
 800783a:	f1ba 0f16 	cmp.w	sl, #22
 800783e:	d859      	bhi.n	80078f4 <_dtoa_r+0x21c>
 8007840:	4970      	ldr	r1, [pc, #448]	; (8007a04 <_dtoa_r+0x32c>)
 8007842:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007846:	e9dd 2300 	ldrd	r2, r3, [sp]
 800784a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800784e:	f7fc fe43 	bl	80044d8 <__aeabi_dcmpgt>
 8007852:	2800      	cmp	r0, #0
 8007854:	d050      	beq.n	80078f8 <_dtoa_r+0x220>
 8007856:	f10a 3aff 	add.w	sl, sl, #4294967295
 800785a:	2300      	movs	r3, #0
 800785c:	930f      	str	r3, [sp, #60]	; 0x3c
 800785e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007860:	1b5d      	subs	r5, r3, r5
 8007862:	f1b5 0801 	subs.w	r8, r5, #1
 8007866:	bf49      	itett	mi
 8007868:	f1c5 0301 	rsbmi	r3, r5, #1
 800786c:	2300      	movpl	r3, #0
 800786e:	9305      	strmi	r3, [sp, #20]
 8007870:	f04f 0800 	movmi.w	r8, #0
 8007874:	bf58      	it	pl
 8007876:	9305      	strpl	r3, [sp, #20]
 8007878:	f1ba 0f00 	cmp.w	sl, #0
 800787c:	db3e      	blt.n	80078fc <_dtoa_r+0x224>
 800787e:	2300      	movs	r3, #0
 8007880:	44d0      	add	r8, sl
 8007882:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8007886:	9307      	str	r3, [sp, #28]
 8007888:	9b06      	ldr	r3, [sp, #24]
 800788a:	2b09      	cmp	r3, #9
 800788c:	f200 8090 	bhi.w	80079b0 <_dtoa_r+0x2d8>
 8007890:	2b05      	cmp	r3, #5
 8007892:	bfc4      	itt	gt
 8007894:	3b04      	subgt	r3, #4
 8007896:	9306      	strgt	r3, [sp, #24]
 8007898:	9b06      	ldr	r3, [sp, #24]
 800789a:	f1a3 0302 	sub.w	r3, r3, #2
 800789e:	bfcc      	ite	gt
 80078a0:	2500      	movgt	r5, #0
 80078a2:	2501      	movle	r5, #1
 80078a4:	2b03      	cmp	r3, #3
 80078a6:	f200 808f 	bhi.w	80079c8 <_dtoa_r+0x2f0>
 80078aa:	e8df f003 	tbb	[pc, r3]
 80078ae:	7f7d      	.short	0x7f7d
 80078b0:	7131      	.short	0x7131
 80078b2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80078b6:	441d      	add	r5, r3
 80078b8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80078bc:	2820      	cmp	r0, #32
 80078be:	dd13      	ble.n	80078e8 <_dtoa_r+0x210>
 80078c0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80078c4:	9b00      	ldr	r3, [sp, #0]
 80078c6:	fa08 f800 	lsl.w	r8, r8, r0
 80078ca:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80078ce:	fa23 f000 	lsr.w	r0, r3, r0
 80078d2:	ea48 0000 	orr.w	r0, r8, r0
 80078d6:	f7fc faf5 	bl	8003ec4 <__aeabi_ui2d>
 80078da:	2301      	movs	r3, #1
 80078dc:	4682      	mov	sl, r0
 80078de:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80078e2:	3d01      	subs	r5, #1
 80078e4:	9313      	str	r3, [sp, #76]	; 0x4c
 80078e6:	e772      	b.n	80077ce <_dtoa_r+0xf6>
 80078e8:	9b00      	ldr	r3, [sp, #0]
 80078ea:	f1c0 0020 	rsb	r0, r0, #32
 80078ee:	fa03 f000 	lsl.w	r0, r3, r0
 80078f2:	e7f0      	b.n	80078d6 <_dtoa_r+0x1fe>
 80078f4:	2301      	movs	r3, #1
 80078f6:	e7b1      	b.n	800785c <_dtoa_r+0x184>
 80078f8:	900f      	str	r0, [sp, #60]	; 0x3c
 80078fa:	e7b0      	b.n	800785e <_dtoa_r+0x186>
 80078fc:	9b05      	ldr	r3, [sp, #20]
 80078fe:	eba3 030a 	sub.w	r3, r3, sl
 8007902:	9305      	str	r3, [sp, #20]
 8007904:	f1ca 0300 	rsb	r3, sl, #0
 8007908:	9307      	str	r3, [sp, #28]
 800790a:	2300      	movs	r3, #0
 800790c:	930e      	str	r3, [sp, #56]	; 0x38
 800790e:	e7bb      	b.n	8007888 <_dtoa_r+0x1b0>
 8007910:	2301      	movs	r3, #1
 8007912:	930a      	str	r3, [sp, #40]	; 0x28
 8007914:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007916:	2b00      	cmp	r3, #0
 8007918:	dd59      	ble.n	80079ce <_dtoa_r+0x2f6>
 800791a:	9302      	str	r3, [sp, #8]
 800791c:	4699      	mov	r9, r3
 800791e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007920:	2200      	movs	r2, #0
 8007922:	6072      	str	r2, [r6, #4]
 8007924:	2204      	movs	r2, #4
 8007926:	f102 0014 	add.w	r0, r2, #20
 800792a:	4298      	cmp	r0, r3
 800792c:	6871      	ldr	r1, [r6, #4]
 800792e:	d953      	bls.n	80079d8 <_dtoa_r+0x300>
 8007930:	4620      	mov	r0, r4
 8007932:	f000 fc9f 	bl	8008274 <_Balloc>
 8007936:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007938:	6030      	str	r0, [r6, #0]
 800793a:	f1b9 0f0e 	cmp.w	r9, #14
 800793e:	f8d3 b000 	ldr.w	fp, [r3]
 8007942:	f200 80e6 	bhi.w	8007b12 <_dtoa_r+0x43a>
 8007946:	2d00      	cmp	r5, #0
 8007948:	f000 80e3 	beq.w	8007b12 <_dtoa_r+0x43a>
 800794c:	ed9d 7b00 	vldr	d7, [sp]
 8007950:	f1ba 0f00 	cmp.w	sl, #0
 8007954:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8007958:	dd74      	ble.n	8007a44 <_dtoa_r+0x36c>
 800795a:	4a2a      	ldr	r2, [pc, #168]	; (8007a04 <_dtoa_r+0x32c>)
 800795c:	f00a 030f 	and.w	r3, sl, #15
 8007960:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007964:	ed93 7b00 	vldr	d7, [r3]
 8007968:	ea4f 162a 	mov.w	r6, sl, asr #4
 800796c:	06f0      	lsls	r0, r6, #27
 800796e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8007972:	d565      	bpl.n	8007a40 <_dtoa_r+0x368>
 8007974:	4b24      	ldr	r3, [pc, #144]	; (8007a08 <_dtoa_r+0x330>)
 8007976:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800797a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800797e:	f7fc fc45 	bl	800420c <__aeabi_ddiv>
 8007982:	e9cd 0100 	strd	r0, r1, [sp]
 8007986:	f006 060f 	and.w	r6, r6, #15
 800798a:	2503      	movs	r5, #3
 800798c:	4f1e      	ldr	r7, [pc, #120]	; (8007a08 <_dtoa_r+0x330>)
 800798e:	e04c      	b.n	8007a2a <_dtoa_r+0x352>
 8007990:	2301      	movs	r3, #1
 8007992:	930a      	str	r3, [sp, #40]	; 0x28
 8007994:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007996:	4453      	add	r3, sl
 8007998:	f103 0901 	add.w	r9, r3, #1
 800799c:	9302      	str	r3, [sp, #8]
 800799e:	464b      	mov	r3, r9
 80079a0:	2b01      	cmp	r3, #1
 80079a2:	bfb8      	it	lt
 80079a4:	2301      	movlt	r3, #1
 80079a6:	e7ba      	b.n	800791e <_dtoa_r+0x246>
 80079a8:	2300      	movs	r3, #0
 80079aa:	e7b2      	b.n	8007912 <_dtoa_r+0x23a>
 80079ac:	2300      	movs	r3, #0
 80079ae:	e7f0      	b.n	8007992 <_dtoa_r+0x2ba>
 80079b0:	2501      	movs	r5, #1
 80079b2:	2300      	movs	r3, #0
 80079b4:	9306      	str	r3, [sp, #24]
 80079b6:	950a      	str	r5, [sp, #40]	; 0x28
 80079b8:	f04f 33ff 	mov.w	r3, #4294967295
 80079bc:	9302      	str	r3, [sp, #8]
 80079be:	4699      	mov	r9, r3
 80079c0:	2200      	movs	r2, #0
 80079c2:	2312      	movs	r3, #18
 80079c4:	920b      	str	r2, [sp, #44]	; 0x2c
 80079c6:	e7aa      	b.n	800791e <_dtoa_r+0x246>
 80079c8:	2301      	movs	r3, #1
 80079ca:	930a      	str	r3, [sp, #40]	; 0x28
 80079cc:	e7f4      	b.n	80079b8 <_dtoa_r+0x2e0>
 80079ce:	2301      	movs	r3, #1
 80079d0:	9302      	str	r3, [sp, #8]
 80079d2:	4699      	mov	r9, r3
 80079d4:	461a      	mov	r2, r3
 80079d6:	e7f5      	b.n	80079c4 <_dtoa_r+0x2ec>
 80079d8:	3101      	adds	r1, #1
 80079da:	6071      	str	r1, [r6, #4]
 80079dc:	0052      	lsls	r2, r2, #1
 80079de:	e7a2      	b.n	8007926 <_dtoa_r+0x24e>
 80079e0:	636f4361 	.word	0x636f4361
 80079e4:	3fd287a7 	.word	0x3fd287a7
 80079e8:	8b60c8b3 	.word	0x8b60c8b3
 80079ec:	3fc68a28 	.word	0x3fc68a28
 80079f0:	509f79fb 	.word	0x509f79fb
 80079f4:	3fd34413 	.word	0x3fd34413
 80079f8:	7ff00000 	.word	0x7ff00000
 80079fc:	0800a1f5 	.word	0x0800a1f5
 8007a00:	3ff80000 	.word	0x3ff80000
 8007a04:	0800a250 	.word	0x0800a250
 8007a08:	0800a228 	.word	0x0800a228
 8007a0c:	0800a221 	.word	0x0800a221
 8007a10:	07f1      	lsls	r1, r6, #31
 8007a12:	d508      	bpl.n	8007a26 <_dtoa_r+0x34e>
 8007a14:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007a18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a1c:	f7fc facc 	bl	8003fb8 <__aeabi_dmul>
 8007a20:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007a24:	3501      	adds	r5, #1
 8007a26:	1076      	asrs	r6, r6, #1
 8007a28:	3708      	adds	r7, #8
 8007a2a:	2e00      	cmp	r6, #0
 8007a2c:	d1f0      	bne.n	8007a10 <_dtoa_r+0x338>
 8007a2e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007a32:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007a36:	f7fc fbe9 	bl	800420c <__aeabi_ddiv>
 8007a3a:	e9cd 0100 	strd	r0, r1, [sp]
 8007a3e:	e01a      	b.n	8007a76 <_dtoa_r+0x39e>
 8007a40:	2502      	movs	r5, #2
 8007a42:	e7a3      	b.n	800798c <_dtoa_r+0x2b4>
 8007a44:	f000 80a0 	beq.w	8007b88 <_dtoa_r+0x4b0>
 8007a48:	f1ca 0600 	rsb	r6, sl, #0
 8007a4c:	4b9f      	ldr	r3, [pc, #636]	; (8007ccc <_dtoa_r+0x5f4>)
 8007a4e:	4fa0      	ldr	r7, [pc, #640]	; (8007cd0 <_dtoa_r+0x5f8>)
 8007a50:	f006 020f 	and.w	r2, r6, #15
 8007a54:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a5c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007a60:	f7fc faaa 	bl	8003fb8 <__aeabi_dmul>
 8007a64:	e9cd 0100 	strd	r0, r1, [sp]
 8007a68:	1136      	asrs	r6, r6, #4
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	2502      	movs	r5, #2
 8007a6e:	2e00      	cmp	r6, #0
 8007a70:	d17f      	bne.n	8007b72 <_dtoa_r+0x49a>
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d1e1      	bne.n	8007a3a <_dtoa_r+0x362>
 8007a76:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	f000 8087 	beq.w	8007b8c <_dtoa_r+0x4b4>
 8007a7e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007a82:	2200      	movs	r2, #0
 8007a84:	4b93      	ldr	r3, [pc, #588]	; (8007cd4 <_dtoa_r+0x5fc>)
 8007a86:	4630      	mov	r0, r6
 8007a88:	4639      	mov	r1, r7
 8007a8a:	f7fc fd07 	bl	800449c <__aeabi_dcmplt>
 8007a8e:	2800      	cmp	r0, #0
 8007a90:	d07c      	beq.n	8007b8c <_dtoa_r+0x4b4>
 8007a92:	f1b9 0f00 	cmp.w	r9, #0
 8007a96:	d079      	beq.n	8007b8c <_dtoa_r+0x4b4>
 8007a98:	9b02      	ldr	r3, [sp, #8]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	dd35      	ble.n	8007b0a <_dtoa_r+0x432>
 8007a9e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007aa2:	9308      	str	r3, [sp, #32]
 8007aa4:	4639      	mov	r1, r7
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	4b8b      	ldr	r3, [pc, #556]	; (8007cd8 <_dtoa_r+0x600>)
 8007aaa:	4630      	mov	r0, r6
 8007aac:	f7fc fa84 	bl	8003fb8 <__aeabi_dmul>
 8007ab0:	e9cd 0100 	strd	r0, r1, [sp]
 8007ab4:	9f02      	ldr	r7, [sp, #8]
 8007ab6:	3501      	adds	r5, #1
 8007ab8:	4628      	mov	r0, r5
 8007aba:	f7fc fa13 	bl	8003ee4 <__aeabi_i2d>
 8007abe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007ac2:	f7fc fa79 	bl	8003fb8 <__aeabi_dmul>
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	4b84      	ldr	r3, [pc, #528]	; (8007cdc <_dtoa_r+0x604>)
 8007aca:	f7fc f8bf 	bl	8003c4c <__adddf3>
 8007ace:	4605      	mov	r5, r0
 8007ad0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007ad4:	2f00      	cmp	r7, #0
 8007ad6:	d15d      	bne.n	8007b94 <_dtoa_r+0x4bc>
 8007ad8:	2200      	movs	r2, #0
 8007ada:	4b81      	ldr	r3, [pc, #516]	; (8007ce0 <_dtoa_r+0x608>)
 8007adc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007ae0:	f7fc f8b2 	bl	8003c48 <__aeabi_dsub>
 8007ae4:	462a      	mov	r2, r5
 8007ae6:	4633      	mov	r3, r6
 8007ae8:	e9cd 0100 	strd	r0, r1, [sp]
 8007aec:	f7fc fcf4 	bl	80044d8 <__aeabi_dcmpgt>
 8007af0:	2800      	cmp	r0, #0
 8007af2:	f040 8288 	bne.w	8008006 <_dtoa_r+0x92e>
 8007af6:	462a      	mov	r2, r5
 8007af8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007afc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007b00:	f7fc fccc 	bl	800449c <__aeabi_dcmplt>
 8007b04:	2800      	cmp	r0, #0
 8007b06:	f040 827c 	bne.w	8008002 <_dtoa_r+0x92a>
 8007b0a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007b0e:	e9cd 2300 	strd	r2, r3, [sp]
 8007b12:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	f2c0 8150 	blt.w	8007dba <_dtoa_r+0x6e2>
 8007b1a:	f1ba 0f0e 	cmp.w	sl, #14
 8007b1e:	f300 814c 	bgt.w	8007dba <_dtoa_r+0x6e2>
 8007b22:	4b6a      	ldr	r3, [pc, #424]	; (8007ccc <_dtoa_r+0x5f4>)
 8007b24:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007b28:	ed93 7b00 	vldr	d7, [r3]
 8007b2c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007b34:	f280 80d8 	bge.w	8007ce8 <_dtoa_r+0x610>
 8007b38:	f1b9 0f00 	cmp.w	r9, #0
 8007b3c:	f300 80d4 	bgt.w	8007ce8 <_dtoa_r+0x610>
 8007b40:	f040 825e 	bne.w	8008000 <_dtoa_r+0x928>
 8007b44:	2200      	movs	r2, #0
 8007b46:	4b66      	ldr	r3, [pc, #408]	; (8007ce0 <_dtoa_r+0x608>)
 8007b48:	ec51 0b17 	vmov	r0, r1, d7
 8007b4c:	f7fc fa34 	bl	8003fb8 <__aeabi_dmul>
 8007b50:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b54:	f7fc fcb6 	bl	80044c4 <__aeabi_dcmpge>
 8007b58:	464f      	mov	r7, r9
 8007b5a:	464e      	mov	r6, r9
 8007b5c:	2800      	cmp	r0, #0
 8007b5e:	f040 8234 	bne.w	8007fca <_dtoa_r+0x8f2>
 8007b62:	2331      	movs	r3, #49	; 0x31
 8007b64:	f10b 0501 	add.w	r5, fp, #1
 8007b68:	f88b 3000 	strb.w	r3, [fp]
 8007b6c:	f10a 0a01 	add.w	sl, sl, #1
 8007b70:	e22f      	b.n	8007fd2 <_dtoa_r+0x8fa>
 8007b72:	07f2      	lsls	r2, r6, #31
 8007b74:	d505      	bpl.n	8007b82 <_dtoa_r+0x4aa>
 8007b76:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b7a:	f7fc fa1d 	bl	8003fb8 <__aeabi_dmul>
 8007b7e:	3501      	adds	r5, #1
 8007b80:	2301      	movs	r3, #1
 8007b82:	1076      	asrs	r6, r6, #1
 8007b84:	3708      	adds	r7, #8
 8007b86:	e772      	b.n	8007a6e <_dtoa_r+0x396>
 8007b88:	2502      	movs	r5, #2
 8007b8a:	e774      	b.n	8007a76 <_dtoa_r+0x39e>
 8007b8c:	f8cd a020 	str.w	sl, [sp, #32]
 8007b90:	464f      	mov	r7, r9
 8007b92:	e791      	b.n	8007ab8 <_dtoa_r+0x3e0>
 8007b94:	4b4d      	ldr	r3, [pc, #308]	; (8007ccc <_dtoa_r+0x5f4>)
 8007b96:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007b9a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8007b9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d047      	beq.n	8007c34 <_dtoa_r+0x55c>
 8007ba4:	4602      	mov	r2, r0
 8007ba6:	460b      	mov	r3, r1
 8007ba8:	2000      	movs	r0, #0
 8007baa:	494e      	ldr	r1, [pc, #312]	; (8007ce4 <_dtoa_r+0x60c>)
 8007bac:	f7fc fb2e 	bl	800420c <__aeabi_ddiv>
 8007bb0:	462a      	mov	r2, r5
 8007bb2:	4633      	mov	r3, r6
 8007bb4:	f7fc f848 	bl	8003c48 <__aeabi_dsub>
 8007bb8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007bbc:	465d      	mov	r5, fp
 8007bbe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007bc2:	f7fc fca9 	bl	8004518 <__aeabi_d2iz>
 8007bc6:	4606      	mov	r6, r0
 8007bc8:	f7fc f98c 	bl	8003ee4 <__aeabi_i2d>
 8007bcc:	4602      	mov	r2, r0
 8007bce:	460b      	mov	r3, r1
 8007bd0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007bd4:	f7fc f838 	bl	8003c48 <__aeabi_dsub>
 8007bd8:	3630      	adds	r6, #48	; 0x30
 8007bda:	f805 6b01 	strb.w	r6, [r5], #1
 8007bde:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007be2:	e9cd 0100 	strd	r0, r1, [sp]
 8007be6:	f7fc fc59 	bl	800449c <__aeabi_dcmplt>
 8007bea:	2800      	cmp	r0, #0
 8007bec:	d163      	bne.n	8007cb6 <_dtoa_r+0x5de>
 8007bee:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007bf2:	2000      	movs	r0, #0
 8007bf4:	4937      	ldr	r1, [pc, #220]	; (8007cd4 <_dtoa_r+0x5fc>)
 8007bf6:	f7fc f827 	bl	8003c48 <__aeabi_dsub>
 8007bfa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007bfe:	f7fc fc4d 	bl	800449c <__aeabi_dcmplt>
 8007c02:	2800      	cmp	r0, #0
 8007c04:	f040 80b7 	bne.w	8007d76 <_dtoa_r+0x69e>
 8007c08:	eba5 030b 	sub.w	r3, r5, fp
 8007c0c:	429f      	cmp	r7, r3
 8007c0e:	f77f af7c 	ble.w	8007b0a <_dtoa_r+0x432>
 8007c12:	2200      	movs	r2, #0
 8007c14:	4b30      	ldr	r3, [pc, #192]	; (8007cd8 <_dtoa_r+0x600>)
 8007c16:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007c1a:	f7fc f9cd 	bl	8003fb8 <__aeabi_dmul>
 8007c1e:	2200      	movs	r2, #0
 8007c20:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007c24:	4b2c      	ldr	r3, [pc, #176]	; (8007cd8 <_dtoa_r+0x600>)
 8007c26:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007c2a:	f7fc f9c5 	bl	8003fb8 <__aeabi_dmul>
 8007c2e:	e9cd 0100 	strd	r0, r1, [sp]
 8007c32:	e7c4      	b.n	8007bbe <_dtoa_r+0x4e6>
 8007c34:	462a      	mov	r2, r5
 8007c36:	4633      	mov	r3, r6
 8007c38:	f7fc f9be 	bl	8003fb8 <__aeabi_dmul>
 8007c3c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007c40:	eb0b 0507 	add.w	r5, fp, r7
 8007c44:	465e      	mov	r6, fp
 8007c46:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007c4a:	f7fc fc65 	bl	8004518 <__aeabi_d2iz>
 8007c4e:	4607      	mov	r7, r0
 8007c50:	f7fc f948 	bl	8003ee4 <__aeabi_i2d>
 8007c54:	3730      	adds	r7, #48	; 0x30
 8007c56:	4602      	mov	r2, r0
 8007c58:	460b      	mov	r3, r1
 8007c5a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007c5e:	f7fb fff3 	bl	8003c48 <__aeabi_dsub>
 8007c62:	f806 7b01 	strb.w	r7, [r6], #1
 8007c66:	42ae      	cmp	r6, r5
 8007c68:	e9cd 0100 	strd	r0, r1, [sp]
 8007c6c:	f04f 0200 	mov.w	r2, #0
 8007c70:	d126      	bne.n	8007cc0 <_dtoa_r+0x5e8>
 8007c72:	4b1c      	ldr	r3, [pc, #112]	; (8007ce4 <_dtoa_r+0x60c>)
 8007c74:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007c78:	f7fb ffe8 	bl	8003c4c <__adddf3>
 8007c7c:	4602      	mov	r2, r0
 8007c7e:	460b      	mov	r3, r1
 8007c80:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007c84:	f7fc fc28 	bl	80044d8 <__aeabi_dcmpgt>
 8007c88:	2800      	cmp	r0, #0
 8007c8a:	d174      	bne.n	8007d76 <_dtoa_r+0x69e>
 8007c8c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007c90:	2000      	movs	r0, #0
 8007c92:	4914      	ldr	r1, [pc, #80]	; (8007ce4 <_dtoa_r+0x60c>)
 8007c94:	f7fb ffd8 	bl	8003c48 <__aeabi_dsub>
 8007c98:	4602      	mov	r2, r0
 8007c9a:	460b      	mov	r3, r1
 8007c9c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007ca0:	f7fc fbfc 	bl	800449c <__aeabi_dcmplt>
 8007ca4:	2800      	cmp	r0, #0
 8007ca6:	f43f af30 	beq.w	8007b0a <_dtoa_r+0x432>
 8007caa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007cae:	2b30      	cmp	r3, #48	; 0x30
 8007cb0:	f105 32ff 	add.w	r2, r5, #4294967295
 8007cb4:	d002      	beq.n	8007cbc <_dtoa_r+0x5e4>
 8007cb6:	f8dd a020 	ldr.w	sl, [sp, #32]
 8007cba:	e04a      	b.n	8007d52 <_dtoa_r+0x67a>
 8007cbc:	4615      	mov	r5, r2
 8007cbe:	e7f4      	b.n	8007caa <_dtoa_r+0x5d2>
 8007cc0:	4b05      	ldr	r3, [pc, #20]	; (8007cd8 <_dtoa_r+0x600>)
 8007cc2:	f7fc f979 	bl	8003fb8 <__aeabi_dmul>
 8007cc6:	e9cd 0100 	strd	r0, r1, [sp]
 8007cca:	e7bc      	b.n	8007c46 <_dtoa_r+0x56e>
 8007ccc:	0800a250 	.word	0x0800a250
 8007cd0:	0800a228 	.word	0x0800a228
 8007cd4:	3ff00000 	.word	0x3ff00000
 8007cd8:	40240000 	.word	0x40240000
 8007cdc:	401c0000 	.word	0x401c0000
 8007ce0:	40140000 	.word	0x40140000
 8007ce4:	3fe00000 	.word	0x3fe00000
 8007ce8:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007cec:	465d      	mov	r5, fp
 8007cee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007cf2:	4630      	mov	r0, r6
 8007cf4:	4639      	mov	r1, r7
 8007cf6:	f7fc fa89 	bl	800420c <__aeabi_ddiv>
 8007cfa:	f7fc fc0d 	bl	8004518 <__aeabi_d2iz>
 8007cfe:	4680      	mov	r8, r0
 8007d00:	f7fc f8f0 	bl	8003ee4 <__aeabi_i2d>
 8007d04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007d08:	f7fc f956 	bl	8003fb8 <__aeabi_dmul>
 8007d0c:	4602      	mov	r2, r0
 8007d0e:	460b      	mov	r3, r1
 8007d10:	4630      	mov	r0, r6
 8007d12:	4639      	mov	r1, r7
 8007d14:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8007d18:	f7fb ff96 	bl	8003c48 <__aeabi_dsub>
 8007d1c:	f805 6b01 	strb.w	r6, [r5], #1
 8007d20:	eba5 060b 	sub.w	r6, r5, fp
 8007d24:	45b1      	cmp	r9, r6
 8007d26:	4602      	mov	r2, r0
 8007d28:	460b      	mov	r3, r1
 8007d2a:	d139      	bne.n	8007da0 <_dtoa_r+0x6c8>
 8007d2c:	f7fb ff8e 	bl	8003c4c <__adddf3>
 8007d30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007d34:	4606      	mov	r6, r0
 8007d36:	460f      	mov	r7, r1
 8007d38:	f7fc fbce 	bl	80044d8 <__aeabi_dcmpgt>
 8007d3c:	b9c8      	cbnz	r0, 8007d72 <_dtoa_r+0x69a>
 8007d3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007d42:	4630      	mov	r0, r6
 8007d44:	4639      	mov	r1, r7
 8007d46:	f7fc fb9f 	bl	8004488 <__aeabi_dcmpeq>
 8007d4a:	b110      	cbz	r0, 8007d52 <_dtoa_r+0x67a>
 8007d4c:	f018 0f01 	tst.w	r8, #1
 8007d50:	d10f      	bne.n	8007d72 <_dtoa_r+0x69a>
 8007d52:	9904      	ldr	r1, [sp, #16]
 8007d54:	4620      	mov	r0, r4
 8007d56:	f000 fac1 	bl	80082dc <_Bfree>
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007d5e:	702b      	strb	r3, [r5, #0]
 8007d60:	f10a 0301 	add.w	r3, sl, #1
 8007d64:	6013      	str	r3, [r2, #0]
 8007d66:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	f000 8241 	beq.w	80081f0 <_dtoa_r+0xb18>
 8007d6e:	601d      	str	r5, [r3, #0]
 8007d70:	e23e      	b.n	80081f0 <_dtoa_r+0xb18>
 8007d72:	f8cd a020 	str.w	sl, [sp, #32]
 8007d76:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007d7a:	2a39      	cmp	r2, #57	; 0x39
 8007d7c:	f105 33ff 	add.w	r3, r5, #4294967295
 8007d80:	d108      	bne.n	8007d94 <_dtoa_r+0x6bc>
 8007d82:	459b      	cmp	fp, r3
 8007d84:	d10a      	bne.n	8007d9c <_dtoa_r+0x6c4>
 8007d86:	9b08      	ldr	r3, [sp, #32]
 8007d88:	3301      	adds	r3, #1
 8007d8a:	9308      	str	r3, [sp, #32]
 8007d8c:	2330      	movs	r3, #48	; 0x30
 8007d8e:	f88b 3000 	strb.w	r3, [fp]
 8007d92:	465b      	mov	r3, fp
 8007d94:	781a      	ldrb	r2, [r3, #0]
 8007d96:	3201      	adds	r2, #1
 8007d98:	701a      	strb	r2, [r3, #0]
 8007d9a:	e78c      	b.n	8007cb6 <_dtoa_r+0x5de>
 8007d9c:	461d      	mov	r5, r3
 8007d9e:	e7ea      	b.n	8007d76 <_dtoa_r+0x69e>
 8007da0:	2200      	movs	r2, #0
 8007da2:	4b9b      	ldr	r3, [pc, #620]	; (8008010 <_dtoa_r+0x938>)
 8007da4:	f7fc f908 	bl	8003fb8 <__aeabi_dmul>
 8007da8:	2200      	movs	r2, #0
 8007daa:	2300      	movs	r3, #0
 8007dac:	4606      	mov	r6, r0
 8007dae:	460f      	mov	r7, r1
 8007db0:	f7fc fb6a 	bl	8004488 <__aeabi_dcmpeq>
 8007db4:	2800      	cmp	r0, #0
 8007db6:	d09a      	beq.n	8007cee <_dtoa_r+0x616>
 8007db8:	e7cb      	b.n	8007d52 <_dtoa_r+0x67a>
 8007dba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007dbc:	2a00      	cmp	r2, #0
 8007dbe:	f000 808b 	beq.w	8007ed8 <_dtoa_r+0x800>
 8007dc2:	9a06      	ldr	r2, [sp, #24]
 8007dc4:	2a01      	cmp	r2, #1
 8007dc6:	dc6e      	bgt.n	8007ea6 <_dtoa_r+0x7ce>
 8007dc8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007dca:	2a00      	cmp	r2, #0
 8007dcc:	d067      	beq.n	8007e9e <_dtoa_r+0x7c6>
 8007dce:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007dd2:	9f07      	ldr	r7, [sp, #28]
 8007dd4:	9d05      	ldr	r5, [sp, #20]
 8007dd6:	9a05      	ldr	r2, [sp, #20]
 8007dd8:	2101      	movs	r1, #1
 8007dda:	441a      	add	r2, r3
 8007ddc:	4620      	mov	r0, r4
 8007dde:	9205      	str	r2, [sp, #20]
 8007de0:	4498      	add	r8, r3
 8007de2:	f000 fb1b 	bl	800841c <__i2b>
 8007de6:	4606      	mov	r6, r0
 8007de8:	2d00      	cmp	r5, #0
 8007dea:	dd0c      	ble.n	8007e06 <_dtoa_r+0x72e>
 8007dec:	f1b8 0f00 	cmp.w	r8, #0
 8007df0:	dd09      	ble.n	8007e06 <_dtoa_r+0x72e>
 8007df2:	4545      	cmp	r5, r8
 8007df4:	9a05      	ldr	r2, [sp, #20]
 8007df6:	462b      	mov	r3, r5
 8007df8:	bfa8      	it	ge
 8007dfa:	4643      	movge	r3, r8
 8007dfc:	1ad2      	subs	r2, r2, r3
 8007dfe:	9205      	str	r2, [sp, #20]
 8007e00:	1aed      	subs	r5, r5, r3
 8007e02:	eba8 0803 	sub.w	r8, r8, r3
 8007e06:	9b07      	ldr	r3, [sp, #28]
 8007e08:	b1eb      	cbz	r3, 8007e46 <_dtoa_r+0x76e>
 8007e0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d067      	beq.n	8007ee0 <_dtoa_r+0x808>
 8007e10:	b18f      	cbz	r7, 8007e36 <_dtoa_r+0x75e>
 8007e12:	4631      	mov	r1, r6
 8007e14:	463a      	mov	r2, r7
 8007e16:	4620      	mov	r0, r4
 8007e18:	f000 fba0 	bl	800855c <__pow5mult>
 8007e1c:	9a04      	ldr	r2, [sp, #16]
 8007e1e:	4601      	mov	r1, r0
 8007e20:	4606      	mov	r6, r0
 8007e22:	4620      	mov	r0, r4
 8007e24:	f000 fb03 	bl	800842e <__multiply>
 8007e28:	9904      	ldr	r1, [sp, #16]
 8007e2a:	9008      	str	r0, [sp, #32]
 8007e2c:	4620      	mov	r0, r4
 8007e2e:	f000 fa55 	bl	80082dc <_Bfree>
 8007e32:	9b08      	ldr	r3, [sp, #32]
 8007e34:	9304      	str	r3, [sp, #16]
 8007e36:	9b07      	ldr	r3, [sp, #28]
 8007e38:	1bda      	subs	r2, r3, r7
 8007e3a:	d004      	beq.n	8007e46 <_dtoa_r+0x76e>
 8007e3c:	9904      	ldr	r1, [sp, #16]
 8007e3e:	4620      	mov	r0, r4
 8007e40:	f000 fb8c 	bl	800855c <__pow5mult>
 8007e44:	9004      	str	r0, [sp, #16]
 8007e46:	2101      	movs	r1, #1
 8007e48:	4620      	mov	r0, r4
 8007e4a:	f000 fae7 	bl	800841c <__i2b>
 8007e4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007e50:	4607      	mov	r7, r0
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	f000 81d0 	beq.w	80081f8 <_dtoa_r+0xb20>
 8007e58:	461a      	mov	r2, r3
 8007e5a:	4601      	mov	r1, r0
 8007e5c:	4620      	mov	r0, r4
 8007e5e:	f000 fb7d 	bl	800855c <__pow5mult>
 8007e62:	9b06      	ldr	r3, [sp, #24]
 8007e64:	2b01      	cmp	r3, #1
 8007e66:	4607      	mov	r7, r0
 8007e68:	dc40      	bgt.n	8007eec <_dtoa_r+0x814>
 8007e6a:	9b00      	ldr	r3, [sp, #0]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d139      	bne.n	8007ee4 <_dtoa_r+0x80c>
 8007e70:	9b01      	ldr	r3, [sp, #4]
 8007e72:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d136      	bne.n	8007ee8 <_dtoa_r+0x810>
 8007e7a:	9b01      	ldr	r3, [sp, #4]
 8007e7c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007e80:	0d1b      	lsrs	r3, r3, #20
 8007e82:	051b      	lsls	r3, r3, #20
 8007e84:	b12b      	cbz	r3, 8007e92 <_dtoa_r+0x7ba>
 8007e86:	9b05      	ldr	r3, [sp, #20]
 8007e88:	3301      	adds	r3, #1
 8007e8a:	9305      	str	r3, [sp, #20]
 8007e8c:	f108 0801 	add.w	r8, r8, #1
 8007e90:	2301      	movs	r3, #1
 8007e92:	9307      	str	r3, [sp, #28]
 8007e94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d12a      	bne.n	8007ef0 <_dtoa_r+0x818>
 8007e9a:	2001      	movs	r0, #1
 8007e9c:	e030      	b.n	8007f00 <_dtoa_r+0x828>
 8007e9e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007ea0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007ea4:	e795      	b.n	8007dd2 <_dtoa_r+0x6fa>
 8007ea6:	9b07      	ldr	r3, [sp, #28]
 8007ea8:	f109 37ff 	add.w	r7, r9, #4294967295
 8007eac:	42bb      	cmp	r3, r7
 8007eae:	bfbf      	itttt	lt
 8007eb0:	9b07      	ldrlt	r3, [sp, #28]
 8007eb2:	9707      	strlt	r7, [sp, #28]
 8007eb4:	1afa      	sublt	r2, r7, r3
 8007eb6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8007eb8:	bfbb      	ittet	lt
 8007eba:	189b      	addlt	r3, r3, r2
 8007ebc:	930e      	strlt	r3, [sp, #56]	; 0x38
 8007ebe:	1bdf      	subge	r7, r3, r7
 8007ec0:	2700      	movlt	r7, #0
 8007ec2:	f1b9 0f00 	cmp.w	r9, #0
 8007ec6:	bfb5      	itete	lt
 8007ec8:	9b05      	ldrlt	r3, [sp, #20]
 8007eca:	9d05      	ldrge	r5, [sp, #20]
 8007ecc:	eba3 0509 	sublt.w	r5, r3, r9
 8007ed0:	464b      	movge	r3, r9
 8007ed2:	bfb8      	it	lt
 8007ed4:	2300      	movlt	r3, #0
 8007ed6:	e77e      	b.n	8007dd6 <_dtoa_r+0x6fe>
 8007ed8:	9f07      	ldr	r7, [sp, #28]
 8007eda:	9d05      	ldr	r5, [sp, #20]
 8007edc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8007ede:	e783      	b.n	8007de8 <_dtoa_r+0x710>
 8007ee0:	9a07      	ldr	r2, [sp, #28]
 8007ee2:	e7ab      	b.n	8007e3c <_dtoa_r+0x764>
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	e7d4      	b.n	8007e92 <_dtoa_r+0x7ba>
 8007ee8:	9b00      	ldr	r3, [sp, #0]
 8007eea:	e7d2      	b.n	8007e92 <_dtoa_r+0x7ba>
 8007eec:	2300      	movs	r3, #0
 8007eee:	9307      	str	r3, [sp, #28]
 8007ef0:	693b      	ldr	r3, [r7, #16]
 8007ef2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8007ef6:	6918      	ldr	r0, [r3, #16]
 8007ef8:	f000 fa42 	bl	8008380 <__hi0bits>
 8007efc:	f1c0 0020 	rsb	r0, r0, #32
 8007f00:	4440      	add	r0, r8
 8007f02:	f010 001f 	ands.w	r0, r0, #31
 8007f06:	d047      	beq.n	8007f98 <_dtoa_r+0x8c0>
 8007f08:	f1c0 0320 	rsb	r3, r0, #32
 8007f0c:	2b04      	cmp	r3, #4
 8007f0e:	dd3b      	ble.n	8007f88 <_dtoa_r+0x8b0>
 8007f10:	9b05      	ldr	r3, [sp, #20]
 8007f12:	f1c0 001c 	rsb	r0, r0, #28
 8007f16:	4403      	add	r3, r0
 8007f18:	9305      	str	r3, [sp, #20]
 8007f1a:	4405      	add	r5, r0
 8007f1c:	4480      	add	r8, r0
 8007f1e:	9b05      	ldr	r3, [sp, #20]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	dd05      	ble.n	8007f30 <_dtoa_r+0x858>
 8007f24:	461a      	mov	r2, r3
 8007f26:	9904      	ldr	r1, [sp, #16]
 8007f28:	4620      	mov	r0, r4
 8007f2a:	f000 fb65 	bl	80085f8 <__lshift>
 8007f2e:	9004      	str	r0, [sp, #16]
 8007f30:	f1b8 0f00 	cmp.w	r8, #0
 8007f34:	dd05      	ble.n	8007f42 <_dtoa_r+0x86a>
 8007f36:	4639      	mov	r1, r7
 8007f38:	4642      	mov	r2, r8
 8007f3a:	4620      	mov	r0, r4
 8007f3c:	f000 fb5c 	bl	80085f8 <__lshift>
 8007f40:	4607      	mov	r7, r0
 8007f42:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007f44:	b353      	cbz	r3, 8007f9c <_dtoa_r+0x8c4>
 8007f46:	4639      	mov	r1, r7
 8007f48:	9804      	ldr	r0, [sp, #16]
 8007f4a:	f000 fba9 	bl	80086a0 <__mcmp>
 8007f4e:	2800      	cmp	r0, #0
 8007f50:	da24      	bge.n	8007f9c <_dtoa_r+0x8c4>
 8007f52:	2300      	movs	r3, #0
 8007f54:	220a      	movs	r2, #10
 8007f56:	9904      	ldr	r1, [sp, #16]
 8007f58:	4620      	mov	r0, r4
 8007f5a:	f000 f9d6 	bl	800830a <__multadd>
 8007f5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f60:	9004      	str	r0, [sp, #16]
 8007f62:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	f000 814d 	beq.w	8008206 <_dtoa_r+0xb2e>
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	4631      	mov	r1, r6
 8007f70:	220a      	movs	r2, #10
 8007f72:	4620      	mov	r0, r4
 8007f74:	f000 f9c9 	bl	800830a <__multadd>
 8007f78:	9b02      	ldr	r3, [sp, #8]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	4606      	mov	r6, r0
 8007f7e:	dc4f      	bgt.n	8008020 <_dtoa_r+0x948>
 8007f80:	9b06      	ldr	r3, [sp, #24]
 8007f82:	2b02      	cmp	r3, #2
 8007f84:	dd4c      	ble.n	8008020 <_dtoa_r+0x948>
 8007f86:	e011      	b.n	8007fac <_dtoa_r+0x8d4>
 8007f88:	d0c9      	beq.n	8007f1e <_dtoa_r+0x846>
 8007f8a:	9a05      	ldr	r2, [sp, #20]
 8007f8c:	331c      	adds	r3, #28
 8007f8e:	441a      	add	r2, r3
 8007f90:	9205      	str	r2, [sp, #20]
 8007f92:	441d      	add	r5, r3
 8007f94:	4498      	add	r8, r3
 8007f96:	e7c2      	b.n	8007f1e <_dtoa_r+0x846>
 8007f98:	4603      	mov	r3, r0
 8007f9a:	e7f6      	b.n	8007f8a <_dtoa_r+0x8b2>
 8007f9c:	f1b9 0f00 	cmp.w	r9, #0
 8007fa0:	dc38      	bgt.n	8008014 <_dtoa_r+0x93c>
 8007fa2:	9b06      	ldr	r3, [sp, #24]
 8007fa4:	2b02      	cmp	r3, #2
 8007fa6:	dd35      	ble.n	8008014 <_dtoa_r+0x93c>
 8007fa8:	f8cd 9008 	str.w	r9, [sp, #8]
 8007fac:	9b02      	ldr	r3, [sp, #8]
 8007fae:	b963      	cbnz	r3, 8007fca <_dtoa_r+0x8f2>
 8007fb0:	4639      	mov	r1, r7
 8007fb2:	2205      	movs	r2, #5
 8007fb4:	4620      	mov	r0, r4
 8007fb6:	f000 f9a8 	bl	800830a <__multadd>
 8007fba:	4601      	mov	r1, r0
 8007fbc:	4607      	mov	r7, r0
 8007fbe:	9804      	ldr	r0, [sp, #16]
 8007fc0:	f000 fb6e 	bl	80086a0 <__mcmp>
 8007fc4:	2800      	cmp	r0, #0
 8007fc6:	f73f adcc 	bgt.w	8007b62 <_dtoa_r+0x48a>
 8007fca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007fcc:	465d      	mov	r5, fp
 8007fce:	ea6f 0a03 	mvn.w	sl, r3
 8007fd2:	f04f 0900 	mov.w	r9, #0
 8007fd6:	4639      	mov	r1, r7
 8007fd8:	4620      	mov	r0, r4
 8007fda:	f000 f97f 	bl	80082dc <_Bfree>
 8007fde:	2e00      	cmp	r6, #0
 8007fe0:	f43f aeb7 	beq.w	8007d52 <_dtoa_r+0x67a>
 8007fe4:	f1b9 0f00 	cmp.w	r9, #0
 8007fe8:	d005      	beq.n	8007ff6 <_dtoa_r+0x91e>
 8007fea:	45b1      	cmp	r9, r6
 8007fec:	d003      	beq.n	8007ff6 <_dtoa_r+0x91e>
 8007fee:	4649      	mov	r1, r9
 8007ff0:	4620      	mov	r0, r4
 8007ff2:	f000 f973 	bl	80082dc <_Bfree>
 8007ff6:	4631      	mov	r1, r6
 8007ff8:	4620      	mov	r0, r4
 8007ffa:	f000 f96f 	bl	80082dc <_Bfree>
 8007ffe:	e6a8      	b.n	8007d52 <_dtoa_r+0x67a>
 8008000:	2700      	movs	r7, #0
 8008002:	463e      	mov	r6, r7
 8008004:	e7e1      	b.n	8007fca <_dtoa_r+0x8f2>
 8008006:	f8dd a020 	ldr.w	sl, [sp, #32]
 800800a:	463e      	mov	r6, r7
 800800c:	e5a9      	b.n	8007b62 <_dtoa_r+0x48a>
 800800e:	bf00      	nop
 8008010:	40240000 	.word	0x40240000
 8008014:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008016:	f8cd 9008 	str.w	r9, [sp, #8]
 800801a:	2b00      	cmp	r3, #0
 800801c:	f000 80fa 	beq.w	8008214 <_dtoa_r+0xb3c>
 8008020:	2d00      	cmp	r5, #0
 8008022:	dd05      	ble.n	8008030 <_dtoa_r+0x958>
 8008024:	4631      	mov	r1, r6
 8008026:	462a      	mov	r2, r5
 8008028:	4620      	mov	r0, r4
 800802a:	f000 fae5 	bl	80085f8 <__lshift>
 800802e:	4606      	mov	r6, r0
 8008030:	9b07      	ldr	r3, [sp, #28]
 8008032:	2b00      	cmp	r3, #0
 8008034:	d04c      	beq.n	80080d0 <_dtoa_r+0x9f8>
 8008036:	6871      	ldr	r1, [r6, #4]
 8008038:	4620      	mov	r0, r4
 800803a:	f000 f91b 	bl	8008274 <_Balloc>
 800803e:	6932      	ldr	r2, [r6, #16]
 8008040:	3202      	adds	r2, #2
 8008042:	4605      	mov	r5, r0
 8008044:	0092      	lsls	r2, r2, #2
 8008046:	f106 010c 	add.w	r1, r6, #12
 800804a:	300c      	adds	r0, #12
 800804c:	f7fe fe27 	bl	8006c9e <memcpy>
 8008050:	2201      	movs	r2, #1
 8008052:	4629      	mov	r1, r5
 8008054:	4620      	mov	r0, r4
 8008056:	f000 facf 	bl	80085f8 <__lshift>
 800805a:	9b00      	ldr	r3, [sp, #0]
 800805c:	f8cd b014 	str.w	fp, [sp, #20]
 8008060:	f003 0301 	and.w	r3, r3, #1
 8008064:	46b1      	mov	r9, r6
 8008066:	9307      	str	r3, [sp, #28]
 8008068:	4606      	mov	r6, r0
 800806a:	4639      	mov	r1, r7
 800806c:	9804      	ldr	r0, [sp, #16]
 800806e:	f7ff faa5 	bl	80075bc <quorem>
 8008072:	4649      	mov	r1, r9
 8008074:	4605      	mov	r5, r0
 8008076:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800807a:	9804      	ldr	r0, [sp, #16]
 800807c:	f000 fb10 	bl	80086a0 <__mcmp>
 8008080:	4632      	mov	r2, r6
 8008082:	9000      	str	r0, [sp, #0]
 8008084:	4639      	mov	r1, r7
 8008086:	4620      	mov	r0, r4
 8008088:	f000 fb24 	bl	80086d4 <__mdiff>
 800808c:	68c3      	ldr	r3, [r0, #12]
 800808e:	4602      	mov	r2, r0
 8008090:	bb03      	cbnz	r3, 80080d4 <_dtoa_r+0x9fc>
 8008092:	4601      	mov	r1, r0
 8008094:	9008      	str	r0, [sp, #32]
 8008096:	9804      	ldr	r0, [sp, #16]
 8008098:	f000 fb02 	bl	80086a0 <__mcmp>
 800809c:	9a08      	ldr	r2, [sp, #32]
 800809e:	4603      	mov	r3, r0
 80080a0:	4611      	mov	r1, r2
 80080a2:	4620      	mov	r0, r4
 80080a4:	9308      	str	r3, [sp, #32]
 80080a6:	f000 f919 	bl	80082dc <_Bfree>
 80080aa:	9b08      	ldr	r3, [sp, #32]
 80080ac:	b9a3      	cbnz	r3, 80080d8 <_dtoa_r+0xa00>
 80080ae:	9a06      	ldr	r2, [sp, #24]
 80080b0:	b992      	cbnz	r2, 80080d8 <_dtoa_r+0xa00>
 80080b2:	9a07      	ldr	r2, [sp, #28]
 80080b4:	b982      	cbnz	r2, 80080d8 <_dtoa_r+0xa00>
 80080b6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80080ba:	d029      	beq.n	8008110 <_dtoa_r+0xa38>
 80080bc:	9b00      	ldr	r3, [sp, #0]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	dd01      	ble.n	80080c6 <_dtoa_r+0x9ee>
 80080c2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80080c6:	9b05      	ldr	r3, [sp, #20]
 80080c8:	1c5d      	adds	r5, r3, #1
 80080ca:	f883 8000 	strb.w	r8, [r3]
 80080ce:	e782      	b.n	8007fd6 <_dtoa_r+0x8fe>
 80080d0:	4630      	mov	r0, r6
 80080d2:	e7c2      	b.n	800805a <_dtoa_r+0x982>
 80080d4:	2301      	movs	r3, #1
 80080d6:	e7e3      	b.n	80080a0 <_dtoa_r+0x9c8>
 80080d8:	9a00      	ldr	r2, [sp, #0]
 80080da:	2a00      	cmp	r2, #0
 80080dc:	db04      	blt.n	80080e8 <_dtoa_r+0xa10>
 80080de:	d125      	bne.n	800812c <_dtoa_r+0xa54>
 80080e0:	9a06      	ldr	r2, [sp, #24]
 80080e2:	bb1a      	cbnz	r2, 800812c <_dtoa_r+0xa54>
 80080e4:	9a07      	ldr	r2, [sp, #28]
 80080e6:	bb0a      	cbnz	r2, 800812c <_dtoa_r+0xa54>
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	ddec      	ble.n	80080c6 <_dtoa_r+0x9ee>
 80080ec:	2201      	movs	r2, #1
 80080ee:	9904      	ldr	r1, [sp, #16]
 80080f0:	4620      	mov	r0, r4
 80080f2:	f000 fa81 	bl	80085f8 <__lshift>
 80080f6:	4639      	mov	r1, r7
 80080f8:	9004      	str	r0, [sp, #16]
 80080fa:	f000 fad1 	bl	80086a0 <__mcmp>
 80080fe:	2800      	cmp	r0, #0
 8008100:	dc03      	bgt.n	800810a <_dtoa_r+0xa32>
 8008102:	d1e0      	bne.n	80080c6 <_dtoa_r+0x9ee>
 8008104:	f018 0f01 	tst.w	r8, #1
 8008108:	d0dd      	beq.n	80080c6 <_dtoa_r+0x9ee>
 800810a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800810e:	d1d8      	bne.n	80080c2 <_dtoa_r+0x9ea>
 8008110:	9b05      	ldr	r3, [sp, #20]
 8008112:	9a05      	ldr	r2, [sp, #20]
 8008114:	1c5d      	adds	r5, r3, #1
 8008116:	2339      	movs	r3, #57	; 0x39
 8008118:	7013      	strb	r3, [r2, #0]
 800811a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800811e:	2b39      	cmp	r3, #57	; 0x39
 8008120:	f105 32ff 	add.w	r2, r5, #4294967295
 8008124:	d04f      	beq.n	80081c6 <_dtoa_r+0xaee>
 8008126:	3301      	adds	r3, #1
 8008128:	7013      	strb	r3, [r2, #0]
 800812a:	e754      	b.n	8007fd6 <_dtoa_r+0x8fe>
 800812c:	9a05      	ldr	r2, [sp, #20]
 800812e:	2b00      	cmp	r3, #0
 8008130:	f102 0501 	add.w	r5, r2, #1
 8008134:	dd06      	ble.n	8008144 <_dtoa_r+0xa6c>
 8008136:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800813a:	d0e9      	beq.n	8008110 <_dtoa_r+0xa38>
 800813c:	f108 0801 	add.w	r8, r8, #1
 8008140:	9b05      	ldr	r3, [sp, #20]
 8008142:	e7c2      	b.n	80080ca <_dtoa_r+0x9f2>
 8008144:	9a02      	ldr	r2, [sp, #8]
 8008146:	f805 8c01 	strb.w	r8, [r5, #-1]
 800814a:	eba5 030b 	sub.w	r3, r5, fp
 800814e:	4293      	cmp	r3, r2
 8008150:	d021      	beq.n	8008196 <_dtoa_r+0xabe>
 8008152:	2300      	movs	r3, #0
 8008154:	220a      	movs	r2, #10
 8008156:	9904      	ldr	r1, [sp, #16]
 8008158:	4620      	mov	r0, r4
 800815a:	f000 f8d6 	bl	800830a <__multadd>
 800815e:	45b1      	cmp	r9, r6
 8008160:	9004      	str	r0, [sp, #16]
 8008162:	f04f 0300 	mov.w	r3, #0
 8008166:	f04f 020a 	mov.w	r2, #10
 800816a:	4649      	mov	r1, r9
 800816c:	4620      	mov	r0, r4
 800816e:	d105      	bne.n	800817c <_dtoa_r+0xaa4>
 8008170:	f000 f8cb 	bl	800830a <__multadd>
 8008174:	4681      	mov	r9, r0
 8008176:	4606      	mov	r6, r0
 8008178:	9505      	str	r5, [sp, #20]
 800817a:	e776      	b.n	800806a <_dtoa_r+0x992>
 800817c:	f000 f8c5 	bl	800830a <__multadd>
 8008180:	4631      	mov	r1, r6
 8008182:	4681      	mov	r9, r0
 8008184:	2300      	movs	r3, #0
 8008186:	220a      	movs	r2, #10
 8008188:	4620      	mov	r0, r4
 800818a:	f000 f8be 	bl	800830a <__multadd>
 800818e:	4606      	mov	r6, r0
 8008190:	e7f2      	b.n	8008178 <_dtoa_r+0xaa0>
 8008192:	f04f 0900 	mov.w	r9, #0
 8008196:	2201      	movs	r2, #1
 8008198:	9904      	ldr	r1, [sp, #16]
 800819a:	4620      	mov	r0, r4
 800819c:	f000 fa2c 	bl	80085f8 <__lshift>
 80081a0:	4639      	mov	r1, r7
 80081a2:	9004      	str	r0, [sp, #16]
 80081a4:	f000 fa7c 	bl	80086a0 <__mcmp>
 80081a8:	2800      	cmp	r0, #0
 80081aa:	dcb6      	bgt.n	800811a <_dtoa_r+0xa42>
 80081ac:	d102      	bne.n	80081b4 <_dtoa_r+0xadc>
 80081ae:	f018 0f01 	tst.w	r8, #1
 80081b2:	d1b2      	bne.n	800811a <_dtoa_r+0xa42>
 80081b4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80081b8:	2b30      	cmp	r3, #48	; 0x30
 80081ba:	f105 32ff 	add.w	r2, r5, #4294967295
 80081be:	f47f af0a 	bne.w	8007fd6 <_dtoa_r+0x8fe>
 80081c2:	4615      	mov	r5, r2
 80081c4:	e7f6      	b.n	80081b4 <_dtoa_r+0xadc>
 80081c6:	4593      	cmp	fp, r2
 80081c8:	d105      	bne.n	80081d6 <_dtoa_r+0xafe>
 80081ca:	2331      	movs	r3, #49	; 0x31
 80081cc:	f10a 0a01 	add.w	sl, sl, #1
 80081d0:	f88b 3000 	strb.w	r3, [fp]
 80081d4:	e6ff      	b.n	8007fd6 <_dtoa_r+0x8fe>
 80081d6:	4615      	mov	r5, r2
 80081d8:	e79f      	b.n	800811a <_dtoa_r+0xa42>
 80081da:	f8df b064 	ldr.w	fp, [pc, #100]	; 8008240 <_dtoa_r+0xb68>
 80081de:	e007      	b.n	80081f0 <_dtoa_r+0xb18>
 80081e0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80081e2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8008244 <_dtoa_r+0xb6c>
 80081e6:	b11b      	cbz	r3, 80081f0 <_dtoa_r+0xb18>
 80081e8:	f10b 0308 	add.w	r3, fp, #8
 80081ec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80081ee:	6013      	str	r3, [r2, #0]
 80081f0:	4658      	mov	r0, fp
 80081f2:	b017      	add	sp, #92	; 0x5c
 80081f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081f8:	9b06      	ldr	r3, [sp, #24]
 80081fa:	2b01      	cmp	r3, #1
 80081fc:	f77f ae35 	ble.w	8007e6a <_dtoa_r+0x792>
 8008200:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008202:	9307      	str	r3, [sp, #28]
 8008204:	e649      	b.n	8007e9a <_dtoa_r+0x7c2>
 8008206:	9b02      	ldr	r3, [sp, #8]
 8008208:	2b00      	cmp	r3, #0
 800820a:	dc03      	bgt.n	8008214 <_dtoa_r+0xb3c>
 800820c:	9b06      	ldr	r3, [sp, #24]
 800820e:	2b02      	cmp	r3, #2
 8008210:	f73f aecc 	bgt.w	8007fac <_dtoa_r+0x8d4>
 8008214:	465d      	mov	r5, fp
 8008216:	4639      	mov	r1, r7
 8008218:	9804      	ldr	r0, [sp, #16]
 800821a:	f7ff f9cf 	bl	80075bc <quorem>
 800821e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008222:	f805 8b01 	strb.w	r8, [r5], #1
 8008226:	9a02      	ldr	r2, [sp, #8]
 8008228:	eba5 030b 	sub.w	r3, r5, fp
 800822c:	429a      	cmp	r2, r3
 800822e:	ddb0      	ble.n	8008192 <_dtoa_r+0xaba>
 8008230:	2300      	movs	r3, #0
 8008232:	220a      	movs	r2, #10
 8008234:	9904      	ldr	r1, [sp, #16]
 8008236:	4620      	mov	r0, r4
 8008238:	f000 f867 	bl	800830a <__multadd>
 800823c:	9004      	str	r0, [sp, #16]
 800823e:	e7ea      	b.n	8008216 <_dtoa_r+0xb3e>
 8008240:	0800a1f4 	.word	0x0800a1f4
 8008244:	0800a218 	.word	0x0800a218

08008248 <_localeconv_r>:
 8008248:	4b04      	ldr	r3, [pc, #16]	; (800825c <_localeconv_r+0x14>)
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	6a18      	ldr	r0, [r3, #32]
 800824e:	4b04      	ldr	r3, [pc, #16]	; (8008260 <_localeconv_r+0x18>)
 8008250:	2800      	cmp	r0, #0
 8008252:	bf08      	it	eq
 8008254:	4618      	moveq	r0, r3
 8008256:	30f0      	adds	r0, #240	; 0xf0
 8008258:	4770      	bx	lr
 800825a:	bf00      	nop
 800825c:	2000055c 	.word	0x2000055c
 8008260:	200005c0 	.word	0x200005c0

08008264 <malloc>:
 8008264:	4b02      	ldr	r3, [pc, #8]	; (8008270 <malloc+0xc>)
 8008266:	4601      	mov	r1, r0
 8008268:	6818      	ldr	r0, [r3, #0]
 800826a:	f000 bb3b 	b.w	80088e4 <_malloc_r>
 800826e:	bf00      	nop
 8008270:	2000055c 	.word	0x2000055c

08008274 <_Balloc>:
 8008274:	b570      	push	{r4, r5, r6, lr}
 8008276:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008278:	4604      	mov	r4, r0
 800827a:	460e      	mov	r6, r1
 800827c:	b93d      	cbnz	r5, 800828e <_Balloc+0x1a>
 800827e:	2010      	movs	r0, #16
 8008280:	f7ff fff0 	bl	8008264 <malloc>
 8008284:	6260      	str	r0, [r4, #36]	; 0x24
 8008286:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800828a:	6005      	str	r5, [r0, #0]
 800828c:	60c5      	str	r5, [r0, #12]
 800828e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008290:	68eb      	ldr	r3, [r5, #12]
 8008292:	b183      	cbz	r3, 80082b6 <_Balloc+0x42>
 8008294:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008296:	68db      	ldr	r3, [r3, #12]
 8008298:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800829c:	b9b8      	cbnz	r0, 80082ce <_Balloc+0x5a>
 800829e:	2101      	movs	r1, #1
 80082a0:	fa01 f506 	lsl.w	r5, r1, r6
 80082a4:	1d6a      	adds	r2, r5, #5
 80082a6:	0092      	lsls	r2, r2, #2
 80082a8:	4620      	mov	r0, r4
 80082aa:	f000 fabf 	bl	800882c <_calloc_r>
 80082ae:	b160      	cbz	r0, 80082ca <_Balloc+0x56>
 80082b0:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80082b4:	e00e      	b.n	80082d4 <_Balloc+0x60>
 80082b6:	2221      	movs	r2, #33	; 0x21
 80082b8:	2104      	movs	r1, #4
 80082ba:	4620      	mov	r0, r4
 80082bc:	f000 fab6 	bl	800882c <_calloc_r>
 80082c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80082c2:	60e8      	str	r0, [r5, #12]
 80082c4:	68db      	ldr	r3, [r3, #12]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d1e4      	bne.n	8008294 <_Balloc+0x20>
 80082ca:	2000      	movs	r0, #0
 80082cc:	bd70      	pop	{r4, r5, r6, pc}
 80082ce:	6802      	ldr	r2, [r0, #0]
 80082d0:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80082d4:	2300      	movs	r3, #0
 80082d6:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80082da:	e7f7      	b.n	80082cc <_Balloc+0x58>

080082dc <_Bfree>:
 80082dc:	b570      	push	{r4, r5, r6, lr}
 80082de:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80082e0:	4606      	mov	r6, r0
 80082e2:	460d      	mov	r5, r1
 80082e4:	b93c      	cbnz	r4, 80082f6 <_Bfree+0x1a>
 80082e6:	2010      	movs	r0, #16
 80082e8:	f7ff ffbc 	bl	8008264 <malloc>
 80082ec:	6270      	str	r0, [r6, #36]	; 0x24
 80082ee:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80082f2:	6004      	str	r4, [r0, #0]
 80082f4:	60c4      	str	r4, [r0, #12]
 80082f6:	b13d      	cbz	r5, 8008308 <_Bfree+0x2c>
 80082f8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80082fa:	686a      	ldr	r2, [r5, #4]
 80082fc:	68db      	ldr	r3, [r3, #12]
 80082fe:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008302:	6029      	str	r1, [r5, #0]
 8008304:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8008308:	bd70      	pop	{r4, r5, r6, pc}

0800830a <__multadd>:
 800830a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800830e:	690d      	ldr	r5, [r1, #16]
 8008310:	461f      	mov	r7, r3
 8008312:	4606      	mov	r6, r0
 8008314:	460c      	mov	r4, r1
 8008316:	f101 0c14 	add.w	ip, r1, #20
 800831a:	2300      	movs	r3, #0
 800831c:	f8dc 0000 	ldr.w	r0, [ip]
 8008320:	b281      	uxth	r1, r0
 8008322:	fb02 7101 	mla	r1, r2, r1, r7
 8008326:	0c0f      	lsrs	r7, r1, #16
 8008328:	0c00      	lsrs	r0, r0, #16
 800832a:	fb02 7000 	mla	r0, r2, r0, r7
 800832e:	b289      	uxth	r1, r1
 8008330:	3301      	adds	r3, #1
 8008332:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8008336:	429d      	cmp	r5, r3
 8008338:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800833c:	f84c 1b04 	str.w	r1, [ip], #4
 8008340:	dcec      	bgt.n	800831c <__multadd+0x12>
 8008342:	b1d7      	cbz	r7, 800837a <__multadd+0x70>
 8008344:	68a3      	ldr	r3, [r4, #8]
 8008346:	42ab      	cmp	r3, r5
 8008348:	dc12      	bgt.n	8008370 <__multadd+0x66>
 800834a:	6861      	ldr	r1, [r4, #4]
 800834c:	4630      	mov	r0, r6
 800834e:	3101      	adds	r1, #1
 8008350:	f7ff ff90 	bl	8008274 <_Balloc>
 8008354:	6922      	ldr	r2, [r4, #16]
 8008356:	3202      	adds	r2, #2
 8008358:	f104 010c 	add.w	r1, r4, #12
 800835c:	4680      	mov	r8, r0
 800835e:	0092      	lsls	r2, r2, #2
 8008360:	300c      	adds	r0, #12
 8008362:	f7fe fc9c 	bl	8006c9e <memcpy>
 8008366:	4621      	mov	r1, r4
 8008368:	4630      	mov	r0, r6
 800836a:	f7ff ffb7 	bl	80082dc <_Bfree>
 800836e:	4644      	mov	r4, r8
 8008370:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008374:	3501      	adds	r5, #1
 8008376:	615f      	str	r7, [r3, #20]
 8008378:	6125      	str	r5, [r4, #16]
 800837a:	4620      	mov	r0, r4
 800837c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08008380 <__hi0bits>:
 8008380:	0c02      	lsrs	r2, r0, #16
 8008382:	0412      	lsls	r2, r2, #16
 8008384:	4603      	mov	r3, r0
 8008386:	b9b2      	cbnz	r2, 80083b6 <__hi0bits+0x36>
 8008388:	0403      	lsls	r3, r0, #16
 800838a:	2010      	movs	r0, #16
 800838c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008390:	bf04      	itt	eq
 8008392:	021b      	lsleq	r3, r3, #8
 8008394:	3008      	addeq	r0, #8
 8008396:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800839a:	bf04      	itt	eq
 800839c:	011b      	lsleq	r3, r3, #4
 800839e:	3004      	addeq	r0, #4
 80083a0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80083a4:	bf04      	itt	eq
 80083a6:	009b      	lsleq	r3, r3, #2
 80083a8:	3002      	addeq	r0, #2
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	db06      	blt.n	80083bc <__hi0bits+0x3c>
 80083ae:	005b      	lsls	r3, r3, #1
 80083b0:	d503      	bpl.n	80083ba <__hi0bits+0x3a>
 80083b2:	3001      	adds	r0, #1
 80083b4:	4770      	bx	lr
 80083b6:	2000      	movs	r0, #0
 80083b8:	e7e8      	b.n	800838c <__hi0bits+0xc>
 80083ba:	2020      	movs	r0, #32
 80083bc:	4770      	bx	lr

080083be <__lo0bits>:
 80083be:	6803      	ldr	r3, [r0, #0]
 80083c0:	f013 0207 	ands.w	r2, r3, #7
 80083c4:	4601      	mov	r1, r0
 80083c6:	d00b      	beq.n	80083e0 <__lo0bits+0x22>
 80083c8:	07da      	lsls	r2, r3, #31
 80083ca:	d423      	bmi.n	8008414 <__lo0bits+0x56>
 80083cc:	0798      	lsls	r0, r3, #30
 80083ce:	bf49      	itett	mi
 80083d0:	085b      	lsrmi	r3, r3, #1
 80083d2:	089b      	lsrpl	r3, r3, #2
 80083d4:	2001      	movmi	r0, #1
 80083d6:	600b      	strmi	r3, [r1, #0]
 80083d8:	bf5c      	itt	pl
 80083da:	600b      	strpl	r3, [r1, #0]
 80083dc:	2002      	movpl	r0, #2
 80083de:	4770      	bx	lr
 80083e0:	b298      	uxth	r0, r3
 80083e2:	b9a8      	cbnz	r0, 8008410 <__lo0bits+0x52>
 80083e4:	0c1b      	lsrs	r3, r3, #16
 80083e6:	2010      	movs	r0, #16
 80083e8:	f013 0fff 	tst.w	r3, #255	; 0xff
 80083ec:	bf04      	itt	eq
 80083ee:	0a1b      	lsreq	r3, r3, #8
 80083f0:	3008      	addeq	r0, #8
 80083f2:	071a      	lsls	r2, r3, #28
 80083f4:	bf04      	itt	eq
 80083f6:	091b      	lsreq	r3, r3, #4
 80083f8:	3004      	addeq	r0, #4
 80083fa:	079a      	lsls	r2, r3, #30
 80083fc:	bf04      	itt	eq
 80083fe:	089b      	lsreq	r3, r3, #2
 8008400:	3002      	addeq	r0, #2
 8008402:	07da      	lsls	r2, r3, #31
 8008404:	d402      	bmi.n	800840c <__lo0bits+0x4e>
 8008406:	085b      	lsrs	r3, r3, #1
 8008408:	d006      	beq.n	8008418 <__lo0bits+0x5a>
 800840a:	3001      	adds	r0, #1
 800840c:	600b      	str	r3, [r1, #0]
 800840e:	4770      	bx	lr
 8008410:	4610      	mov	r0, r2
 8008412:	e7e9      	b.n	80083e8 <__lo0bits+0x2a>
 8008414:	2000      	movs	r0, #0
 8008416:	4770      	bx	lr
 8008418:	2020      	movs	r0, #32
 800841a:	4770      	bx	lr

0800841c <__i2b>:
 800841c:	b510      	push	{r4, lr}
 800841e:	460c      	mov	r4, r1
 8008420:	2101      	movs	r1, #1
 8008422:	f7ff ff27 	bl	8008274 <_Balloc>
 8008426:	2201      	movs	r2, #1
 8008428:	6144      	str	r4, [r0, #20]
 800842a:	6102      	str	r2, [r0, #16]
 800842c:	bd10      	pop	{r4, pc}

0800842e <__multiply>:
 800842e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008432:	4614      	mov	r4, r2
 8008434:	690a      	ldr	r2, [r1, #16]
 8008436:	6923      	ldr	r3, [r4, #16]
 8008438:	429a      	cmp	r2, r3
 800843a:	bfb8      	it	lt
 800843c:	460b      	movlt	r3, r1
 800843e:	4688      	mov	r8, r1
 8008440:	bfbc      	itt	lt
 8008442:	46a0      	movlt	r8, r4
 8008444:	461c      	movlt	r4, r3
 8008446:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800844a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800844e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008452:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008456:	eb07 0609 	add.w	r6, r7, r9
 800845a:	42b3      	cmp	r3, r6
 800845c:	bfb8      	it	lt
 800845e:	3101      	addlt	r1, #1
 8008460:	f7ff ff08 	bl	8008274 <_Balloc>
 8008464:	f100 0514 	add.w	r5, r0, #20
 8008468:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800846c:	462b      	mov	r3, r5
 800846e:	2200      	movs	r2, #0
 8008470:	4573      	cmp	r3, lr
 8008472:	d316      	bcc.n	80084a2 <__multiply+0x74>
 8008474:	f104 0214 	add.w	r2, r4, #20
 8008478:	f108 0114 	add.w	r1, r8, #20
 800847c:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8008480:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8008484:	9300      	str	r3, [sp, #0]
 8008486:	9b00      	ldr	r3, [sp, #0]
 8008488:	9201      	str	r2, [sp, #4]
 800848a:	4293      	cmp	r3, r2
 800848c:	d80c      	bhi.n	80084a8 <__multiply+0x7a>
 800848e:	2e00      	cmp	r6, #0
 8008490:	dd03      	ble.n	800849a <__multiply+0x6c>
 8008492:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008496:	2b00      	cmp	r3, #0
 8008498:	d05d      	beq.n	8008556 <__multiply+0x128>
 800849a:	6106      	str	r6, [r0, #16]
 800849c:	b003      	add	sp, #12
 800849e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084a2:	f843 2b04 	str.w	r2, [r3], #4
 80084a6:	e7e3      	b.n	8008470 <__multiply+0x42>
 80084a8:	f8b2 b000 	ldrh.w	fp, [r2]
 80084ac:	f1bb 0f00 	cmp.w	fp, #0
 80084b0:	d023      	beq.n	80084fa <__multiply+0xcc>
 80084b2:	4689      	mov	r9, r1
 80084b4:	46ac      	mov	ip, r5
 80084b6:	f04f 0800 	mov.w	r8, #0
 80084ba:	f859 4b04 	ldr.w	r4, [r9], #4
 80084be:	f8dc a000 	ldr.w	sl, [ip]
 80084c2:	b2a3      	uxth	r3, r4
 80084c4:	fa1f fa8a 	uxth.w	sl, sl
 80084c8:	fb0b a303 	mla	r3, fp, r3, sl
 80084cc:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80084d0:	f8dc 4000 	ldr.w	r4, [ip]
 80084d4:	4443      	add	r3, r8
 80084d6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80084da:	fb0b 840a 	mla	r4, fp, sl, r8
 80084de:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80084e2:	46e2      	mov	sl, ip
 80084e4:	b29b      	uxth	r3, r3
 80084e6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80084ea:	454f      	cmp	r7, r9
 80084ec:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80084f0:	f84a 3b04 	str.w	r3, [sl], #4
 80084f4:	d82b      	bhi.n	800854e <__multiply+0x120>
 80084f6:	f8cc 8004 	str.w	r8, [ip, #4]
 80084fa:	9b01      	ldr	r3, [sp, #4]
 80084fc:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8008500:	3204      	adds	r2, #4
 8008502:	f1ba 0f00 	cmp.w	sl, #0
 8008506:	d020      	beq.n	800854a <__multiply+0x11c>
 8008508:	682b      	ldr	r3, [r5, #0]
 800850a:	4689      	mov	r9, r1
 800850c:	46a8      	mov	r8, r5
 800850e:	f04f 0b00 	mov.w	fp, #0
 8008512:	f8b9 c000 	ldrh.w	ip, [r9]
 8008516:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800851a:	fb0a 440c 	mla	r4, sl, ip, r4
 800851e:	445c      	add	r4, fp
 8008520:	46c4      	mov	ip, r8
 8008522:	b29b      	uxth	r3, r3
 8008524:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008528:	f84c 3b04 	str.w	r3, [ip], #4
 800852c:	f859 3b04 	ldr.w	r3, [r9], #4
 8008530:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8008534:	0c1b      	lsrs	r3, r3, #16
 8008536:	fb0a b303 	mla	r3, sl, r3, fp
 800853a:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800853e:	454f      	cmp	r7, r9
 8008540:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8008544:	d805      	bhi.n	8008552 <__multiply+0x124>
 8008546:	f8c8 3004 	str.w	r3, [r8, #4]
 800854a:	3504      	adds	r5, #4
 800854c:	e79b      	b.n	8008486 <__multiply+0x58>
 800854e:	46d4      	mov	ip, sl
 8008550:	e7b3      	b.n	80084ba <__multiply+0x8c>
 8008552:	46e0      	mov	r8, ip
 8008554:	e7dd      	b.n	8008512 <__multiply+0xe4>
 8008556:	3e01      	subs	r6, #1
 8008558:	e799      	b.n	800848e <__multiply+0x60>
	...

0800855c <__pow5mult>:
 800855c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008560:	4615      	mov	r5, r2
 8008562:	f012 0203 	ands.w	r2, r2, #3
 8008566:	4606      	mov	r6, r0
 8008568:	460f      	mov	r7, r1
 800856a:	d007      	beq.n	800857c <__pow5mult+0x20>
 800856c:	3a01      	subs	r2, #1
 800856e:	4c21      	ldr	r4, [pc, #132]	; (80085f4 <__pow5mult+0x98>)
 8008570:	2300      	movs	r3, #0
 8008572:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008576:	f7ff fec8 	bl	800830a <__multadd>
 800857a:	4607      	mov	r7, r0
 800857c:	10ad      	asrs	r5, r5, #2
 800857e:	d035      	beq.n	80085ec <__pow5mult+0x90>
 8008580:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008582:	b93c      	cbnz	r4, 8008594 <__pow5mult+0x38>
 8008584:	2010      	movs	r0, #16
 8008586:	f7ff fe6d 	bl	8008264 <malloc>
 800858a:	6270      	str	r0, [r6, #36]	; 0x24
 800858c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008590:	6004      	str	r4, [r0, #0]
 8008592:	60c4      	str	r4, [r0, #12]
 8008594:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008598:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800859c:	b94c      	cbnz	r4, 80085b2 <__pow5mult+0x56>
 800859e:	f240 2171 	movw	r1, #625	; 0x271
 80085a2:	4630      	mov	r0, r6
 80085a4:	f7ff ff3a 	bl	800841c <__i2b>
 80085a8:	2300      	movs	r3, #0
 80085aa:	f8c8 0008 	str.w	r0, [r8, #8]
 80085ae:	4604      	mov	r4, r0
 80085b0:	6003      	str	r3, [r0, #0]
 80085b2:	f04f 0800 	mov.w	r8, #0
 80085b6:	07eb      	lsls	r3, r5, #31
 80085b8:	d50a      	bpl.n	80085d0 <__pow5mult+0x74>
 80085ba:	4639      	mov	r1, r7
 80085bc:	4622      	mov	r2, r4
 80085be:	4630      	mov	r0, r6
 80085c0:	f7ff ff35 	bl	800842e <__multiply>
 80085c4:	4639      	mov	r1, r7
 80085c6:	4681      	mov	r9, r0
 80085c8:	4630      	mov	r0, r6
 80085ca:	f7ff fe87 	bl	80082dc <_Bfree>
 80085ce:	464f      	mov	r7, r9
 80085d0:	106d      	asrs	r5, r5, #1
 80085d2:	d00b      	beq.n	80085ec <__pow5mult+0x90>
 80085d4:	6820      	ldr	r0, [r4, #0]
 80085d6:	b938      	cbnz	r0, 80085e8 <__pow5mult+0x8c>
 80085d8:	4622      	mov	r2, r4
 80085da:	4621      	mov	r1, r4
 80085dc:	4630      	mov	r0, r6
 80085de:	f7ff ff26 	bl	800842e <__multiply>
 80085e2:	6020      	str	r0, [r4, #0]
 80085e4:	f8c0 8000 	str.w	r8, [r0]
 80085e8:	4604      	mov	r4, r0
 80085ea:	e7e4      	b.n	80085b6 <__pow5mult+0x5a>
 80085ec:	4638      	mov	r0, r7
 80085ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085f2:	bf00      	nop
 80085f4:	0800a318 	.word	0x0800a318

080085f8 <__lshift>:
 80085f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085fc:	460c      	mov	r4, r1
 80085fe:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008602:	6923      	ldr	r3, [r4, #16]
 8008604:	6849      	ldr	r1, [r1, #4]
 8008606:	eb0a 0903 	add.w	r9, sl, r3
 800860a:	68a3      	ldr	r3, [r4, #8]
 800860c:	4607      	mov	r7, r0
 800860e:	4616      	mov	r6, r2
 8008610:	f109 0501 	add.w	r5, r9, #1
 8008614:	42ab      	cmp	r3, r5
 8008616:	db32      	blt.n	800867e <__lshift+0x86>
 8008618:	4638      	mov	r0, r7
 800861a:	f7ff fe2b 	bl	8008274 <_Balloc>
 800861e:	2300      	movs	r3, #0
 8008620:	4680      	mov	r8, r0
 8008622:	f100 0114 	add.w	r1, r0, #20
 8008626:	461a      	mov	r2, r3
 8008628:	4553      	cmp	r3, sl
 800862a:	db2b      	blt.n	8008684 <__lshift+0x8c>
 800862c:	6920      	ldr	r0, [r4, #16]
 800862e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008632:	f104 0314 	add.w	r3, r4, #20
 8008636:	f016 021f 	ands.w	r2, r6, #31
 800863a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800863e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008642:	d025      	beq.n	8008690 <__lshift+0x98>
 8008644:	f1c2 0e20 	rsb	lr, r2, #32
 8008648:	2000      	movs	r0, #0
 800864a:	681e      	ldr	r6, [r3, #0]
 800864c:	468a      	mov	sl, r1
 800864e:	4096      	lsls	r6, r2
 8008650:	4330      	orrs	r0, r6
 8008652:	f84a 0b04 	str.w	r0, [sl], #4
 8008656:	f853 0b04 	ldr.w	r0, [r3], #4
 800865a:	459c      	cmp	ip, r3
 800865c:	fa20 f00e 	lsr.w	r0, r0, lr
 8008660:	d814      	bhi.n	800868c <__lshift+0x94>
 8008662:	6048      	str	r0, [r1, #4]
 8008664:	b108      	cbz	r0, 800866a <__lshift+0x72>
 8008666:	f109 0502 	add.w	r5, r9, #2
 800866a:	3d01      	subs	r5, #1
 800866c:	4638      	mov	r0, r7
 800866e:	f8c8 5010 	str.w	r5, [r8, #16]
 8008672:	4621      	mov	r1, r4
 8008674:	f7ff fe32 	bl	80082dc <_Bfree>
 8008678:	4640      	mov	r0, r8
 800867a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800867e:	3101      	adds	r1, #1
 8008680:	005b      	lsls	r3, r3, #1
 8008682:	e7c7      	b.n	8008614 <__lshift+0x1c>
 8008684:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8008688:	3301      	adds	r3, #1
 800868a:	e7cd      	b.n	8008628 <__lshift+0x30>
 800868c:	4651      	mov	r1, sl
 800868e:	e7dc      	b.n	800864a <__lshift+0x52>
 8008690:	3904      	subs	r1, #4
 8008692:	f853 2b04 	ldr.w	r2, [r3], #4
 8008696:	f841 2f04 	str.w	r2, [r1, #4]!
 800869a:	459c      	cmp	ip, r3
 800869c:	d8f9      	bhi.n	8008692 <__lshift+0x9a>
 800869e:	e7e4      	b.n	800866a <__lshift+0x72>

080086a0 <__mcmp>:
 80086a0:	6903      	ldr	r3, [r0, #16]
 80086a2:	690a      	ldr	r2, [r1, #16]
 80086a4:	1a9b      	subs	r3, r3, r2
 80086a6:	b530      	push	{r4, r5, lr}
 80086a8:	d10c      	bne.n	80086c4 <__mcmp+0x24>
 80086aa:	0092      	lsls	r2, r2, #2
 80086ac:	3014      	adds	r0, #20
 80086ae:	3114      	adds	r1, #20
 80086b0:	1884      	adds	r4, r0, r2
 80086b2:	4411      	add	r1, r2
 80086b4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80086b8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80086bc:	4295      	cmp	r5, r2
 80086be:	d003      	beq.n	80086c8 <__mcmp+0x28>
 80086c0:	d305      	bcc.n	80086ce <__mcmp+0x2e>
 80086c2:	2301      	movs	r3, #1
 80086c4:	4618      	mov	r0, r3
 80086c6:	bd30      	pop	{r4, r5, pc}
 80086c8:	42a0      	cmp	r0, r4
 80086ca:	d3f3      	bcc.n	80086b4 <__mcmp+0x14>
 80086cc:	e7fa      	b.n	80086c4 <__mcmp+0x24>
 80086ce:	f04f 33ff 	mov.w	r3, #4294967295
 80086d2:	e7f7      	b.n	80086c4 <__mcmp+0x24>

080086d4 <__mdiff>:
 80086d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086d8:	460d      	mov	r5, r1
 80086da:	4607      	mov	r7, r0
 80086dc:	4611      	mov	r1, r2
 80086de:	4628      	mov	r0, r5
 80086e0:	4614      	mov	r4, r2
 80086e2:	f7ff ffdd 	bl	80086a0 <__mcmp>
 80086e6:	1e06      	subs	r6, r0, #0
 80086e8:	d108      	bne.n	80086fc <__mdiff+0x28>
 80086ea:	4631      	mov	r1, r6
 80086ec:	4638      	mov	r0, r7
 80086ee:	f7ff fdc1 	bl	8008274 <_Balloc>
 80086f2:	2301      	movs	r3, #1
 80086f4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80086f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086fc:	bfa4      	itt	ge
 80086fe:	4623      	movge	r3, r4
 8008700:	462c      	movge	r4, r5
 8008702:	4638      	mov	r0, r7
 8008704:	6861      	ldr	r1, [r4, #4]
 8008706:	bfa6      	itte	ge
 8008708:	461d      	movge	r5, r3
 800870a:	2600      	movge	r6, #0
 800870c:	2601      	movlt	r6, #1
 800870e:	f7ff fdb1 	bl	8008274 <_Balloc>
 8008712:	692b      	ldr	r3, [r5, #16]
 8008714:	60c6      	str	r6, [r0, #12]
 8008716:	6926      	ldr	r6, [r4, #16]
 8008718:	f105 0914 	add.w	r9, r5, #20
 800871c:	f104 0214 	add.w	r2, r4, #20
 8008720:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8008724:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8008728:	f100 0514 	add.w	r5, r0, #20
 800872c:	f04f 0e00 	mov.w	lr, #0
 8008730:	f852 ab04 	ldr.w	sl, [r2], #4
 8008734:	f859 4b04 	ldr.w	r4, [r9], #4
 8008738:	fa1e f18a 	uxtah	r1, lr, sl
 800873c:	b2a3      	uxth	r3, r4
 800873e:	1ac9      	subs	r1, r1, r3
 8008740:	0c23      	lsrs	r3, r4, #16
 8008742:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8008746:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800874a:	b289      	uxth	r1, r1
 800874c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8008750:	45c8      	cmp	r8, r9
 8008752:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008756:	4694      	mov	ip, r2
 8008758:	f845 3b04 	str.w	r3, [r5], #4
 800875c:	d8e8      	bhi.n	8008730 <__mdiff+0x5c>
 800875e:	45bc      	cmp	ip, r7
 8008760:	d304      	bcc.n	800876c <__mdiff+0x98>
 8008762:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8008766:	b183      	cbz	r3, 800878a <__mdiff+0xb6>
 8008768:	6106      	str	r6, [r0, #16]
 800876a:	e7c5      	b.n	80086f8 <__mdiff+0x24>
 800876c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008770:	fa1e f381 	uxtah	r3, lr, r1
 8008774:	141a      	asrs	r2, r3, #16
 8008776:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800877a:	b29b      	uxth	r3, r3
 800877c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008780:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8008784:	f845 3b04 	str.w	r3, [r5], #4
 8008788:	e7e9      	b.n	800875e <__mdiff+0x8a>
 800878a:	3e01      	subs	r6, #1
 800878c:	e7e9      	b.n	8008762 <__mdiff+0x8e>

0800878e <__d2b>:
 800878e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008792:	460e      	mov	r6, r1
 8008794:	2101      	movs	r1, #1
 8008796:	ec59 8b10 	vmov	r8, r9, d0
 800879a:	4615      	mov	r5, r2
 800879c:	f7ff fd6a 	bl	8008274 <_Balloc>
 80087a0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80087a4:	4607      	mov	r7, r0
 80087a6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80087aa:	bb34      	cbnz	r4, 80087fa <__d2b+0x6c>
 80087ac:	9301      	str	r3, [sp, #4]
 80087ae:	f1b8 0300 	subs.w	r3, r8, #0
 80087b2:	d027      	beq.n	8008804 <__d2b+0x76>
 80087b4:	a802      	add	r0, sp, #8
 80087b6:	f840 3d08 	str.w	r3, [r0, #-8]!
 80087ba:	f7ff fe00 	bl	80083be <__lo0bits>
 80087be:	9900      	ldr	r1, [sp, #0]
 80087c0:	b1f0      	cbz	r0, 8008800 <__d2b+0x72>
 80087c2:	9a01      	ldr	r2, [sp, #4]
 80087c4:	f1c0 0320 	rsb	r3, r0, #32
 80087c8:	fa02 f303 	lsl.w	r3, r2, r3
 80087cc:	430b      	orrs	r3, r1
 80087ce:	40c2      	lsrs	r2, r0
 80087d0:	617b      	str	r3, [r7, #20]
 80087d2:	9201      	str	r2, [sp, #4]
 80087d4:	9b01      	ldr	r3, [sp, #4]
 80087d6:	61bb      	str	r3, [r7, #24]
 80087d8:	2b00      	cmp	r3, #0
 80087da:	bf14      	ite	ne
 80087dc:	2102      	movne	r1, #2
 80087de:	2101      	moveq	r1, #1
 80087e0:	6139      	str	r1, [r7, #16]
 80087e2:	b1c4      	cbz	r4, 8008816 <__d2b+0x88>
 80087e4:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80087e8:	4404      	add	r4, r0
 80087ea:	6034      	str	r4, [r6, #0]
 80087ec:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80087f0:	6028      	str	r0, [r5, #0]
 80087f2:	4638      	mov	r0, r7
 80087f4:	b003      	add	sp, #12
 80087f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80087fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80087fe:	e7d5      	b.n	80087ac <__d2b+0x1e>
 8008800:	6179      	str	r1, [r7, #20]
 8008802:	e7e7      	b.n	80087d4 <__d2b+0x46>
 8008804:	a801      	add	r0, sp, #4
 8008806:	f7ff fdda 	bl	80083be <__lo0bits>
 800880a:	9b01      	ldr	r3, [sp, #4]
 800880c:	617b      	str	r3, [r7, #20]
 800880e:	2101      	movs	r1, #1
 8008810:	6139      	str	r1, [r7, #16]
 8008812:	3020      	adds	r0, #32
 8008814:	e7e5      	b.n	80087e2 <__d2b+0x54>
 8008816:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800881a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800881e:	6030      	str	r0, [r6, #0]
 8008820:	6918      	ldr	r0, [r3, #16]
 8008822:	f7ff fdad 	bl	8008380 <__hi0bits>
 8008826:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800882a:	e7e1      	b.n	80087f0 <__d2b+0x62>

0800882c <_calloc_r>:
 800882c:	b538      	push	{r3, r4, r5, lr}
 800882e:	fb02 f401 	mul.w	r4, r2, r1
 8008832:	4621      	mov	r1, r4
 8008834:	f000 f856 	bl	80088e4 <_malloc_r>
 8008838:	4605      	mov	r5, r0
 800883a:	b118      	cbz	r0, 8008844 <_calloc_r+0x18>
 800883c:	4622      	mov	r2, r4
 800883e:	2100      	movs	r1, #0
 8008840:	f7fe fa38 	bl	8006cb4 <memset>
 8008844:	4628      	mov	r0, r5
 8008846:	bd38      	pop	{r3, r4, r5, pc}

08008848 <_free_r>:
 8008848:	b538      	push	{r3, r4, r5, lr}
 800884a:	4605      	mov	r5, r0
 800884c:	2900      	cmp	r1, #0
 800884e:	d045      	beq.n	80088dc <_free_r+0x94>
 8008850:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008854:	1f0c      	subs	r4, r1, #4
 8008856:	2b00      	cmp	r3, #0
 8008858:	bfb8      	it	lt
 800885a:	18e4      	addlt	r4, r4, r3
 800885c:	f000 fa29 	bl	8008cb2 <__malloc_lock>
 8008860:	4a1f      	ldr	r2, [pc, #124]	; (80088e0 <_free_r+0x98>)
 8008862:	6813      	ldr	r3, [r2, #0]
 8008864:	4610      	mov	r0, r2
 8008866:	b933      	cbnz	r3, 8008876 <_free_r+0x2e>
 8008868:	6063      	str	r3, [r4, #4]
 800886a:	6014      	str	r4, [r2, #0]
 800886c:	4628      	mov	r0, r5
 800886e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008872:	f000 ba1f 	b.w	8008cb4 <__malloc_unlock>
 8008876:	42a3      	cmp	r3, r4
 8008878:	d90c      	bls.n	8008894 <_free_r+0x4c>
 800887a:	6821      	ldr	r1, [r4, #0]
 800887c:	1862      	adds	r2, r4, r1
 800887e:	4293      	cmp	r3, r2
 8008880:	bf04      	itt	eq
 8008882:	681a      	ldreq	r2, [r3, #0]
 8008884:	685b      	ldreq	r3, [r3, #4]
 8008886:	6063      	str	r3, [r4, #4]
 8008888:	bf04      	itt	eq
 800888a:	1852      	addeq	r2, r2, r1
 800888c:	6022      	streq	r2, [r4, #0]
 800888e:	6004      	str	r4, [r0, #0]
 8008890:	e7ec      	b.n	800886c <_free_r+0x24>
 8008892:	4613      	mov	r3, r2
 8008894:	685a      	ldr	r2, [r3, #4]
 8008896:	b10a      	cbz	r2, 800889c <_free_r+0x54>
 8008898:	42a2      	cmp	r2, r4
 800889a:	d9fa      	bls.n	8008892 <_free_r+0x4a>
 800889c:	6819      	ldr	r1, [r3, #0]
 800889e:	1858      	adds	r0, r3, r1
 80088a0:	42a0      	cmp	r0, r4
 80088a2:	d10b      	bne.n	80088bc <_free_r+0x74>
 80088a4:	6820      	ldr	r0, [r4, #0]
 80088a6:	4401      	add	r1, r0
 80088a8:	1858      	adds	r0, r3, r1
 80088aa:	4282      	cmp	r2, r0
 80088ac:	6019      	str	r1, [r3, #0]
 80088ae:	d1dd      	bne.n	800886c <_free_r+0x24>
 80088b0:	6810      	ldr	r0, [r2, #0]
 80088b2:	6852      	ldr	r2, [r2, #4]
 80088b4:	605a      	str	r2, [r3, #4]
 80088b6:	4401      	add	r1, r0
 80088b8:	6019      	str	r1, [r3, #0]
 80088ba:	e7d7      	b.n	800886c <_free_r+0x24>
 80088bc:	d902      	bls.n	80088c4 <_free_r+0x7c>
 80088be:	230c      	movs	r3, #12
 80088c0:	602b      	str	r3, [r5, #0]
 80088c2:	e7d3      	b.n	800886c <_free_r+0x24>
 80088c4:	6820      	ldr	r0, [r4, #0]
 80088c6:	1821      	adds	r1, r4, r0
 80088c8:	428a      	cmp	r2, r1
 80088ca:	bf04      	itt	eq
 80088cc:	6811      	ldreq	r1, [r2, #0]
 80088ce:	6852      	ldreq	r2, [r2, #4]
 80088d0:	6062      	str	r2, [r4, #4]
 80088d2:	bf04      	itt	eq
 80088d4:	1809      	addeq	r1, r1, r0
 80088d6:	6021      	streq	r1, [r4, #0]
 80088d8:	605c      	str	r4, [r3, #4]
 80088da:	e7c7      	b.n	800886c <_free_r+0x24>
 80088dc:	bd38      	pop	{r3, r4, r5, pc}
 80088de:	bf00      	nop
 80088e0:	200007e4 	.word	0x200007e4

080088e4 <_malloc_r>:
 80088e4:	b570      	push	{r4, r5, r6, lr}
 80088e6:	1ccd      	adds	r5, r1, #3
 80088e8:	f025 0503 	bic.w	r5, r5, #3
 80088ec:	3508      	adds	r5, #8
 80088ee:	2d0c      	cmp	r5, #12
 80088f0:	bf38      	it	cc
 80088f2:	250c      	movcc	r5, #12
 80088f4:	2d00      	cmp	r5, #0
 80088f6:	4606      	mov	r6, r0
 80088f8:	db01      	blt.n	80088fe <_malloc_r+0x1a>
 80088fa:	42a9      	cmp	r1, r5
 80088fc:	d903      	bls.n	8008906 <_malloc_r+0x22>
 80088fe:	230c      	movs	r3, #12
 8008900:	6033      	str	r3, [r6, #0]
 8008902:	2000      	movs	r0, #0
 8008904:	bd70      	pop	{r4, r5, r6, pc}
 8008906:	f000 f9d4 	bl	8008cb2 <__malloc_lock>
 800890a:	4a21      	ldr	r2, [pc, #132]	; (8008990 <_malloc_r+0xac>)
 800890c:	6814      	ldr	r4, [r2, #0]
 800890e:	4621      	mov	r1, r4
 8008910:	b991      	cbnz	r1, 8008938 <_malloc_r+0x54>
 8008912:	4c20      	ldr	r4, [pc, #128]	; (8008994 <_malloc_r+0xb0>)
 8008914:	6823      	ldr	r3, [r4, #0]
 8008916:	b91b      	cbnz	r3, 8008920 <_malloc_r+0x3c>
 8008918:	4630      	mov	r0, r6
 800891a:	f000 f98f 	bl	8008c3c <_sbrk_r>
 800891e:	6020      	str	r0, [r4, #0]
 8008920:	4629      	mov	r1, r5
 8008922:	4630      	mov	r0, r6
 8008924:	f000 f98a 	bl	8008c3c <_sbrk_r>
 8008928:	1c43      	adds	r3, r0, #1
 800892a:	d124      	bne.n	8008976 <_malloc_r+0x92>
 800892c:	230c      	movs	r3, #12
 800892e:	6033      	str	r3, [r6, #0]
 8008930:	4630      	mov	r0, r6
 8008932:	f000 f9bf 	bl	8008cb4 <__malloc_unlock>
 8008936:	e7e4      	b.n	8008902 <_malloc_r+0x1e>
 8008938:	680b      	ldr	r3, [r1, #0]
 800893a:	1b5b      	subs	r3, r3, r5
 800893c:	d418      	bmi.n	8008970 <_malloc_r+0x8c>
 800893e:	2b0b      	cmp	r3, #11
 8008940:	d90f      	bls.n	8008962 <_malloc_r+0x7e>
 8008942:	600b      	str	r3, [r1, #0]
 8008944:	50cd      	str	r5, [r1, r3]
 8008946:	18cc      	adds	r4, r1, r3
 8008948:	4630      	mov	r0, r6
 800894a:	f000 f9b3 	bl	8008cb4 <__malloc_unlock>
 800894e:	f104 000b 	add.w	r0, r4, #11
 8008952:	1d23      	adds	r3, r4, #4
 8008954:	f020 0007 	bic.w	r0, r0, #7
 8008958:	1ac3      	subs	r3, r0, r3
 800895a:	d0d3      	beq.n	8008904 <_malloc_r+0x20>
 800895c:	425a      	negs	r2, r3
 800895e:	50e2      	str	r2, [r4, r3]
 8008960:	e7d0      	b.n	8008904 <_malloc_r+0x20>
 8008962:	428c      	cmp	r4, r1
 8008964:	684b      	ldr	r3, [r1, #4]
 8008966:	bf16      	itet	ne
 8008968:	6063      	strne	r3, [r4, #4]
 800896a:	6013      	streq	r3, [r2, #0]
 800896c:	460c      	movne	r4, r1
 800896e:	e7eb      	b.n	8008948 <_malloc_r+0x64>
 8008970:	460c      	mov	r4, r1
 8008972:	6849      	ldr	r1, [r1, #4]
 8008974:	e7cc      	b.n	8008910 <_malloc_r+0x2c>
 8008976:	1cc4      	adds	r4, r0, #3
 8008978:	f024 0403 	bic.w	r4, r4, #3
 800897c:	42a0      	cmp	r0, r4
 800897e:	d005      	beq.n	800898c <_malloc_r+0xa8>
 8008980:	1a21      	subs	r1, r4, r0
 8008982:	4630      	mov	r0, r6
 8008984:	f000 f95a 	bl	8008c3c <_sbrk_r>
 8008988:	3001      	adds	r0, #1
 800898a:	d0cf      	beq.n	800892c <_malloc_r+0x48>
 800898c:	6025      	str	r5, [r4, #0]
 800898e:	e7db      	b.n	8008948 <_malloc_r+0x64>
 8008990:	200007e4 	.word	0x200007e4
 8008994:	200007e8 	.word	0x200007e8

08008998 <__ssputs_r>:
 8008998:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800899c:	688e      	ldr	r6, [r1, #8]
 800899e:	429e      	cmp	r6, r3
 80089a0:	4682      	mov	sl, r0
 80089a2:	460c      	mov	r4, r1
 80089a4:	4690      	mov	r8, r2
 80089a6:	4699      	mov	r9, r3
 80089a8:	d837      	bhi.n	8008a1a <__ssputs_r+0x82>
 80089aa:	898a      	ldrh	r2, [r1, #12]
 80089ac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80089b0:	d031      	beq.n	8008a16 <__ssputs_r+0x7e>
 80089b2:	6825      	ldr	r5, [r4, #0]
 80089b4:	6909      	ldr	r1, [r1, #16]
 80089b6:	1a6f      	subs	r7, r5, r1
 80089b8:	6965      	ldr	r5, [r4, #20]
 80089ba:	2302      	movs	r3, #2
 80089bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80089c0:	fb95 f5f3 	sdiv	r5, r5, r3
 80089c4:	f109 0301 	add.w	r3, r9, #1
 80089c8:	443b      	add	r3, r7
 80089ca:	429d      	cmp	r5, r3
 80089cc:	bf38      	it	cc
 80089ce:	461d      	movcc	r5, r3
 80089d0:	0553      	lsls	r3, r2, #21
 80089d2:	d530      	bpl.n	8008a36 <__ssputs_r+0x9e>
 80089d4:	4629      	mov	r1, r5
 80089d6:	f7ff ff85 	bl	80088e4 <_malloc_r>
 80089da:	4606      	mov	r6, r0
 80089dc:	b950      	cbnz	r0, 80089f4 <__ssputs_r+0x5c>
 80089de:	230c      	movs	r3, #12
 80089e0:	f8ca 3000 	str.w	r3, [sl]
 80089e4:	89a3      	ldrh	r3, [r4, #12]
 80089e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80089ea:	81a3      	strh	r3, [r4, #12]
 80089ec:	f04f 30ff 	mov.w	r0, #4294967295
 80089f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089f4:	463a      	mov	r2, r7
 80089f6:	6921      	ldr	r1, [r4, #16]
 80089f8:	f7fe f951 	bl	8006c9e <memcpy>
 80089fc:	89a3      	ldrh	r3, [r4, #12]
 80089fe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008a02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a06:	81a3      	strh	r3, [r4, #12]
 8008a08:	6126      	str	r6, [r4, #16]
 8008a0a:	6165      	str	r5, [r4, #20]
 8008a0c:	443e      	add	r6, r7
 8008a0e:	1bed      	subs	r5, r5, r7
 8008a10:	6026      	str	r6, [r4, #0]
 8008a12:	60a5      	str	r5, [r4, #8]
 8008a14:	464e      	mov	r6, r9
 8008a16:	454e      	cmp	r6, r9
 8008a18:	d900      	bls.n	8008a1c <__ssputs_r+0x84>
 8008a1a:	464e      	mov	r6, r9
 8008a1c:	4632      	mov	r2, r6
 8008a1e:	4641      	mov	r1, r8
 8008a20:	6820      	ldr	r0, [r4, #0]
 8008a22:	f000 f92d 	bl	8008c80 <memmove>
 8008a26:	68a3      	ldr	r3, [r4, #8]
 8008a28:	1b9b      	subs	r3, r3, r6
 8008a2a:	60a3      	str	r3, [r4, #8]
 8008a2c:	6823      	ldr	r3, [r4, #0]
 8008a2e:	441e      	add	r6, r3
 8008a30:	6026      	str	r6, [r4, #0]
 8008a32:	2000      	movs	r0, #0
 8008a34:	e7dc      	b.n	80089f0 <__ssputs_r+0x58>
 8008a36:	462a      	mov	r2, r5
 8008a38:	f000 f93d 	bl	8008cb6 <_realloc_r>
 8008a3c:	4606      	mov	r6, r0
 8008a3e:	2800      	cmp	r0, #0
 8008a40:	d1e2      	bne.n	8008a08 <__ssputs_r+0x70>
 8008a42:	6921      	ldr	r1, [r4, #16]
 8008a44:	4650      	mov	r0, sl
 8008a46:	f7ff feff 	bl	8008848 <_free_r>
 8008a4a:	e7c8      	b.n	80089de <__ssputs_r+0x46>

08008a4c <_svfiprintf_r>:
 8008a4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a50:	461d      	mov	r5, r3
 8008a52:	898b      	ldrh	r3, [r1, #12]
 8008a54:	061f      	lsls	r7, r3, #24
 8008a56:	b09d      	sub	sp, #116	; 0x74
 8008a58:	4680      	mov	r8, r0
 8008a5a:	460c      	mov	r4, r1
 8008a5c:	4616      	mov	r6, r2
 8008a5e:	d50f      	bpl.n	8008a80 <_svfiprintf_r+0x34>
 8008a60:	690b      	ldr	r3, [r1, #16]
 8008a62:	b96b      	cbnz	r3, 8008a80 <_svfiprintf_r+0x34>
 8008a64:	2140      	movs	r1, #64	; 0x40
 8008a66:	f7ff ff3d 	bl	80088e4 <_malloc_r>
 8008a6a:	6020      	str	r0, [r4, #0]
 8008a6c:	6120      	str	r0, [r4, #16]
 8008a6e:	b928      	cbnz	r0, 8008a7c <_svfiprintf_r+0x30>
 8008a70:	230c      	movs	r3, #12
 8008a72:	f8c8 3000 	str.w	r3, [r8]
 8008a76:	f04f 30ff 	mov.w	r0, #4294967295
 8008a7a:	e0c8      	b.n	8008c0e <_svfiprintf_r+0x1c2>
 8008a7c:	2340      	movs	r3, #64	; 0x40
 8008a7e:	6163      	str	r3, [r4, #20]
 8008a80:	2300      	movs	r3, #0
 8008a82:	9309      	str	r3, [sp, #36]	; 0x24
 8008a84:	2320      	movs	r3, #32
 8008a86:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008a8a:	2330      	movs	r3, #48	; 0x30
 8008a8c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008a90:	9503      	str	r5, [sp, #12]
 8008a92:	f04f 0b01 	mov.w	fp, #1
 8008a96:	4637      	mov	r7, r6
 8008a98:	463d      	mov	r5, r7
 8008a9a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008a9e:	b10b      	cbz	r3, 8008aa4 <_svfiprintf_r+0x58>
 8008aa0:	2b25      	cmp	r3, #37	; 0x25
 8008aa2:	d13e      	bne.n	8008b22 <_svfiprintf_r+0xd6>
 8008aa4:	ebb7 0a06 	subs.w	sl, r7, r6
 8008aa8:	d00b      	beq.n	8008ac2 <_svfiprintf_r+0x76>
 8008aaa:	4653      	mov	r3, sl
 8008aac:	4632      	mov	r2, r6
 8008aae:	4621      	mov	r1, r4
 8008ab0:	4640      	mov	r0, r8
 8008ab2:	f7ff ff71 	bl	8008998 <__ssputs_r>
 8008ab6:	3001      	adds	r0, #1
 8008ab8:	f000 80a4 	beq.w	8008c04 <_svfiprintf_r+0x1b8>
 8008abc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008abe:	4453      	add	r3, sl
 8008ac0:	9309      	str	r3, [sp, #36]	; 0x24
 8008ac2:	783b      	ldrb	r3, [r7, #0]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	f000 809d 	beq.w	8008c04 <_svfiprintf_r+0x1b8>
 8008aca:	2300      	movs	r3, #0
 8008acc:	f04f 32ff 	mov.w	r2, #4294967295
 8008ad0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ad4:	9304      	str	r3, [sp, #16]
 8008ad6:	9307      	str	r3, [sp, #28]
 8008ad8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008adc:	931a      	str	r3, [sp, #104]	; 0x68
 8008ade:	462f      	mov	r7, r5
 8008ae0:	2205      	movs	r2, #5
 8008ae2:	f817 1b01 	ldrb.w	r1, [r7], #1
 8008ae6:	4850      	ldr	r0, [pc, #320]	; (8008c28 <_svfiprintf_r+0x1dc>)
 8008ae8:	f7fb f85a 	bl	8003ba0 <memchr>
 8008aec:	9b04      	ldr	r3, [sp, #16]
 8008aee:	b9d0      	cbnz	r0, 8008b26 <_svfiprintf_r+0xda>
 8008af0:	06d9      	lsls	r1, r3, #27
 8008af2:	bf44      	itt	mi
 8008af4:	2220      	movmi	r2, #32
 8008af6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008afa:	071a      	lsls	r2, r3, #28
 8008afc:	bf44      	itt	mi
 8008afe:	222b      	movmi	r2, #43	; 0x2b
 8008b00:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008b04:	782a      	ldrb	r2, [r5, #0]
 8008b06:	2a2a      	cmp	r2, #42	; 0x2a
 8008b08:	d015      	beq.n	8008b36 <_svfiprintf_r+0xea>
 8008b0a:	9a07      	ldr	r2, [sp, #28]
 8008b0c:	462f      	mov	r7, r5
 8008b0e:	2000      	movs	r0, #0
 8008b10:	250a      	movs	r5, #10
 8008b12:	4639      	mov	r1, r7
 8008b14:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008b18:	3b30      	subs	r3, #48	; 0x30
 8008b1a:	2b09      	cmp	r3, #9
 8008b1c:	d94d      	bls.n	8008bba <_svfiprintf_r+0x16e>
 8008b1e:	b1b8      	cbz	r0, 8008b50 <_svfiprintf_r+0x104>
 8008b20:	e00f      	b.n	8008b42 <_svfiprintf_r+0xf6>
 8008b22:	462f      	mov	r7, r5
 8008b24:	e7b8      	b.n	8008a98 <_svfiprintf_r+0x4c>
 8008b26:	4a40      	ldr	r2, [pc, #256]	; (8008c28 <_svfiprintf_r+0x1dc>)
 8008b28:	1a80      	subs	r0, r0, r2
 8008b2a:	fa0b f000 	lsl.w	r0, fp, r0
 8008b2e:	4318      	orrs	r0, r3
 8008b30:	9004      	str	r0, [sp, #16]
 8008b32:	463d      	mov	r5, r7
 8008b34:	e7d3      	b.n	8008ade <_svfiprintf_r+0x92>
 8008b36:	9a03      	ldr	r2, [sp, #12]
 8008b38:	1d11      	adds	r1, r2, #4
 8008b3a:	6812      	ldr	r2, [r2, #0]
 8008b3c:	9103      	str	r1, [sp, #12]
 8008b3e:	2a00      	cmp	r2, #0
 8008b40:	db01      	blt.n	8008b46 <_svfiprintf_r+0xfa>
 8008b42:	9207      	str	r2, [sp, #28]
 8008b44:	e004      	b.n	8008b50 <_svfiprintf_r+0x104>
 8008b46:	4252      	negs	r2, r2
 8008b48:	f043 0302 	orr.w	r3, r3, #2
 8008b4c:	9207      	str	r2, [sp, #28]
 8008b4e:	9304      	str	r3, [sp, #16]
 8008b50:	783b      	ldrb	r3, [r7, #0]
 8008b52:	2b2e      	cmp	r3, #46	; 0x2e
 8008b54:	d10c      	bne.n	8008b70 <_svfiprintf_r+0x124>
 8008b56:	787b      	ldrb	r3, [r7, #1]
 8008b58:	2b2a      	cmp	r3, #42	; 0x2a
 8008b5a:	d133      	bne.n	8008bc4 <_svfiprintf_r+0x178>
 8008b5c:	9b03      	ldr	r3, [sp, #12]
 8008b5e:	1d1a      	adds	r2, r3, #4
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	9203      	str	r2, [sp, #12]
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	bfb8      	it	lt
 8008b68:	f04f 33ff 	movlt.w	r3, #4294967295
 8008b6c:	3702      	adds	r7, #2
 8008b6e:	9305      	str	r3, [sp, #20]
 8008b70:	4d2e      	ldr	r5, [pc, #184]	; (8008c2c <_svfiprintf_r+0x1e0>)
 8008b72:	7839      	ldrb	r1, [r7, #0]
 8008b74:	2203      	movs	r2, #3
 8008b76:	4628      	mov	r0, r5
 8008b78:	f7fb f812 	bl	8003ba0 <memchr>
 8008b7c:	b138      	cbz	r0, 8008b8e <_svfiprintf_r+0x142>
 8008b7e:	2340      	movs	r3, #64	; 0x40
 8008b80:	1b40      	subs	r0, r0, r5
 8008b82:	fa03 f000 	lsl.w	r0, r3, r0
 8008b86:	9b04      	ldr	r3, [sp, #16]
 8008b88:	4303      	orrs	r3, r0
 8008b8a:	3701      	adds	r7, #1
 8008b8c:	9304      	str	r3, [sp, #16]
 8008b8e:	7839      	ldrb	r1, [r7, #0]
 8008b90:	4827      	ldr	r0, [pc, #156]	; (8008c30 <_svfiprintf_r+0x1e4>)
 8008b92:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008b96:	2206      	movs	r2, #6
 8008b98:	1c7e      	adds	r6, r7, #1
 8008b9a:	f7fb f801 	bl	8003ba0 <memchr>
 8008b9e:	2800      	cmp	r0, #0
 8008ba0:	d038      	beq.n	8008c14 <_svfiprintf_r+0x1c8>
 8008ba2:	4b24      	ldr	r3, [pc, #144]	; (8008c34 <_svfiprintf_r+0x1e8>)
 8008ba4:	bb13      	cbnz	r3, 8008bec <_svfiprintf_r+0x1a0>
 8008ba6:	9b03      	ldr	r3, [sp, #12]
 8008ba8:	3307      	adds	r3, #7
 8008baa:	f023 0307 	bic.w	r3, r3, #7
 8008bae:	3308      	adds	r3, #8
 8008bb0:	9303      	str	r3, [sp, #12]
 8008bb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008bb4:	444b      	add	r3, r9
 8008bb6:	9309      	str	r3, [sp, #36]	; 0x24
 8008bb8:	e76d      	b.n	8008a96 <_svfiprintf_r+0x4a>
 8008bba:	fb05 3202 	mla	r2, r5, r2, r3
 8008bbe:	2001      	movs	r0, #1
 8008bc0:	460f      	mov	r7, r1
 8008bc2:	e7a6      	b.n	8008b12 <_svfiprintf_r+0xc6>
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	3701      	adds	r7, #1
 8008bc8:	9305      	str	r3, [sp, #20]
 8008bca:	4619      	mov	r1, r3
 8008bcc:	250a      	movs	r5, #10
 8008bce:	4638      	mov	r0, r7
 8008bd0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008bd4:	3a30      	subs	r2, #48	; 0x30
 8008bd6:	2a09      	cmp	r2, #9
 8008bd8:	d903      	bls.n	8008be2 <_svfiprintf_r+0x196>
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d0c8      	beq.n	8008b70 <_svfiprintf_r+0x124>
 8008bde:	9105      	str	r1, [sp, #20]
 8008be0:	e7c6      	b.n	8008b70 <_svfiprintf_r+0x124>
 8008be2:	fb05 2101 	mla	r1, r5, r1, r2
 8008be6:	2301      	movs	r3, #1
 8008be8:	4607      	mov	r7, r0
 8008bea:	e7f0      	b.n	8008bce <_svfiprintf_r+0x182>
 8008bec:	ab03      	add	r3, sp, #12
 8008bee:	9300      	str	r3, [sp, #0]
 8008bf0:	4622      	mov	r2, r4
 8008bf2:	4b11      	ldr	r3, [pc, #68]	; (8008c38 <_svfiprintf_r+0x1ec>)
 8008bf4:	a904      	add	r1, sp, #16
 8008bf6:	4640      	mov	r0, r8
 8008bf8:	f7fe f8f8 	bl	8006dec <_printf_float>
 8008bfc:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008c00:	4681      	mov	r9, r0
 8008c02:	d1d6      	bne.n	8008bb2 <_svfiprintf_r+0x166>
 8008c04:	89a3      	ldrh	r3, [r4, #12]
 8008c06:	065b      	lsls	r3, r3, #25
 8008c08:	f53f af35 	bmi.w	8008a76 <_svfiprintf_r+0x2a>
 8008c0c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008c0e:	b01d      	add	sp, #116	; 0x74
 8008c10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c14:	ab03      	add	r3, sp, #12
 8008c16:	9300      	str	r3, [sp, #0]
 8008c18:	4622      	mov	r2, r4
 8008c1a:	4b07      	ldr	r3, [pc, #28]	; (8008c38 <_svfiprintf_r+0x1ec>)
 8008c1c:	a904      	add	r1, sp, #16
 8008c1e:	4640      	mov	r0, r8
 8008c20:	f7fe fb9a 	bl	8007358 <_printf_i>
 8008c24:	e7ea      	b.n	8008bfc <_svfiprintf_r+0x1b0>
 8008c26:	bf00      	nop
 8008c28:	0800a324 	.word	0x0800a324
 8008c2c:	0800a32a 	.word	0x0800a32a
 8008c30:	0800a32e 	.word	0x0800a32e
 8008c34:	08006ded 	.word	0x08006ded
 8008c38:	08008999 	.word	0x08008999

08008c3c <_sbrk_r>:
 8008c3c:	b538      	push	{r3, r4, r5, lr}
 8008c3e:	4c06      	ldr	r4, [pc, #24]	; (8008c58 <_sbrk_r+0x1c>)
 8008c40:	2300      	movs	r3, #0
 8008c42:	4605      	mov	r5, r0
 8008c44:	4608      	mov	r0, r1
 8008c46:	6023      	str	r3, [r4, #0]
 8008c48:	f7fd ff60 	bl	8006b0c <_sbrk>
 8008c4c:	1c43      	adds	r3, r0, #1
 8008c4e:	d102      	bne.n	8008c56 <_sbrk_r+0x1a>
 8008c50:	6823      	ldr	r3, [r4, #0]
 8008c52:	b103      	cbz	r3, 8008c56 <_sbrk_r+0x1a>
 8008c54:	602b      	str	r3, [r5, #0]
 8008c56:	bd38      	pop	{r3, r4, r5, pc}
 8008c58:	20000838 	.word	0x20000838

08008c5c <__ascii_mbtowc>:
 8008c5c:	b082      	sub	sp, #8
 8008c5e:	b901      	cbnz	r1, 8008c62 <__ascii_mbtowc+0x6>
 8008c60:	a901      	add	r1, sp, #4
 8008c62:	b142      	cbz	r2, 8008c76 <__ascii_mbtowc+0x1a>
 8008c64:	b14b      	cbz	r3, 8008c7a <__ascii_mbtowc+0x1e>
 8008c66:	7813      	ldrb	r3, [r2, #0]
 8008c68:	600b      	str	r3, [r1, #0]
 8008c6a:	7812      	ldrb	r2, [r2, #0]
 8008c6c:	1c10      	adds	r0, r2, #0
 8008c6e:	bf18      	it	ne
 8008c70:	2001      	movne	r0, #1
 8008c72:	b002      	add	sp, #8
 8008c74:	4770      	bx	lr
 8008c76:	4610      	mov	r0, r2
 8008c78:	e7fb      	b.n	8008c72 <__ascii_mbtowc+0x16>
 8008c7a:	f06f 0001 	mvn.w	r0, #1
 8008c7e:	e7f8      	b.n	8008c72 <__ascii_mbtowc+0x16>

08008c80 <memmove>:
 8008c80:	4288      	cmp	r0, r1
 8008c82:	b510      	push	{r4, lr}
 8008c84:	eb01 0302 	add.w	r3, r1, r2
 8008c88:	d807      	bhi.n	8008c9a <memmove+0x1a>
 8008c8a:	1e42      	subs	r2, r0, #1
 8008c8c:	4299      	cmp	r1, r3
 8008c8e:	d00a      	beq.n	8008ca6 <memmove+0x26>
 8008c90:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c94:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008c98:	e7f8      	b.n	8008c8c <memmove+0xc>
 8008c9a:	4283      	cmp	r3, r0
 8008c9c:	d9f5      	bls.n	8008c8a <memmove+0xa>
 8008c9e:	1881      	adds	r1, r0, r2
 8008ca0:	1ad2      	subs	r2, r2, r3
 8008ca2:	42d3      	cmn	r3, r2
 8008ca4:	d100      	bne.n	8008ca8 <memmove+0x28>
 8008ca6:	bd10      	pop	{r4, pc}
 8008ca8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008cac:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008cb0:	e7f7      	b.n	8008ca2 <memmove+0x22>

08008cb2 <__malloc_lock>:
 8008cb2:	4770      	bx	lr

08008cb4 <__malloc_unlock>:
 8008cb4:	4770      	bx	lr

08008cb6 <_realloc_r>:
 8008cb6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cb8:	4607      	mov	r7, r0
 8008cba:	4614      	mov	r4, r2
 8008cbc:	460e      	mov	r6, r1
 8008cbe:	b921      	cbnz	r1, 8008cca <_realloc_r+0x14>
 8008cc0:	4611      	mov	r1, r2
 8008cc2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008cc6:	f7ff be0d 	b.w	80088e4 <_malloc_r>
 8008cca:	b922      	cbnz	r2, 8008cd6 <_realloc_r+0x20>
 8008ccc:	f7ff fdbc 	bl	8008848 <_free_r>
 8008cd0:	4625      	mov	r5, r4
 8008cd2:	4628      	mov	r0, r5
 8008cd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008cd6:	f000 f821 	bl	8008d1c <_malloc_usable_size_r>
 8008cda:	42a0      	cmp	r0, r4
 8008cdc:	d20f      	bcs.n	8008cfe <_realloc_r+0x48>
 8008cde:	4621      	mov	r1, r4
 8008ce0:	4638      	mov	r0, r7
 8008ce2:	f7ff fdff 	bl	80088e4 <_malloc_r>
 8008ce6:	4605      	mov	r5, r0
 8008ce8:	2800      	cmp	r0, #0
 8008cea:	d0f2      	beq.n	8008cd2 <_realloc_r+0x1c>
 8008cec:	4631      	mov	r1, r6
 8008cee:	4622      	mov	r2, r4
 8008cf0:	f7fd ffd5 	bl	8006c9e <memcpy>
 8008cf4:	4631      	mov	r1, r6
 8008cf6:	4638      	mov	r0, r7
 8008cf8:	f7ff fda6 	bl	8008848 <_free_r>
 8008cfc:	e7e9      	b.n	8008cd2 <_realloc_r+0x1c>
 8008cfe:	4635      	mov	r5, r6
 8008d00:	e7e7      	b.n	8008cd2 <_realloc_r+0x1c>

08008d02 <__ascii_wctomb>:
 8008d02:	b149      	cbz	r1, 8008d18 <__ascii_wctomb+0x16>
 8008d04:	2aff      	cmp	r2, #255	; 0xff
 8008d06:	bf85      	ittet	hi
 8008d08:	238a      	movhi	r3, #138	; 0x8a
 8008d0a:	6003      	strhi	r3, [r0, #0]
 8008d0c:	700a      	strbls	r2, [r1, #0]
 8008d0e:	f04f 30ff 	movhi.w	r0, #4294967295
 8008d12:	bf98      	it	ls
 8008d14:	2001      	movls	r0, #1
 8008d16:	4770      	bx	lr
 8008d18:	4608      	mov	r0, r1
 8008d1a:	4770      	bx	lr

08008d1c <_malloc_usable_size_r>:
 8008d1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d20:	1f18      	subs	r0, r3, #4
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	bfbc      	itt	lt
 8008d26:	580b      	ldrlt	r3, [r1, r0]
 8008d28:	18c0      	addlt	r0, r0, r3
 8008d2a:	4770      	bx	lr

08008d2c <round>:
 8008d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d2e:	ec57 6b10 	vmov	r6, r7, d0
 8008d32:	f3c7 500a 	ubfx	r0, r7, #20, #11
 8008d36:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 8008d3a:	2c13      	cmp	r4, #19
 8008d3c:	463b      	mov	r3, r7
 8008d3e:	463d      	mov	r5, r7
 8008d40:	dc17      	bgt.n	8008d72 <round+0x46>
 8008d42:	2c00      	cmp	r4, #0
 8008d44:	da09      	bge.n	8008d5a <round+0x2e>
 8008d46:	3401      	adds	r4, #1
 8008d48:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 8008d4c:	d103      	bne.n	8008d56 <round+0x2a>
 8008d4e:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8008d52:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008d56:	2100      	movs	r1, #0
 8008d58:	e02c      	b.n	8008db4 <round+0x88>
 8008d5a:	4a18      	ldr	r2, [pc, #96]	; (8008dbc <round+0x90>)
 8008d5c:	4122      	asrs	r2, r4
 8008d5e:	4217      	tst	r7, r2
 8008d60:	d100      	bne.n	8008d64 <round+0x38>
 8008d62:	b19e      	cbz	r6, 8008d8c <round+0x60>
 8008d64:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008d68:	4123      	asrs	r3, r4
 8008d6a:	442b      	add	r3, r5
 8008d6c:	ea23 0302 	bic.w	r3, r3, r2
 8008d70:	e7f1      	b.n	8008d56 <round+0x2a>
 8008d72:	2c33      	cmp	r4, #51	; 0x33
 8008d74:	dd0d      	ble.n	8008d92 <round+0x66>
 8008d76:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8008d7a:	d107      	bne.n	8008d8c <round+0x60>
 8008d7c:	4630      	mov	r0, r6
 8008d7e:	4639      	mov	r1, r7
 8008d80:	ee10 2a10 	vmov	r2, s0
 8008d84:	f7fa ff62 	bl	8003c4c <__adddf3>
 8008d88:	4606      	mov	r6, r0
 8008d8a:	460f      	mov	r7, r1
 8008d8c:	ec47 6b10 	vmov	d0, r6, r7
 8008d90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d92:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 8008d96:	f04f 30ff 	mov.w	r0, #4294967295
 8008d9a:	40d0      	lsrs	r0, r2
 8008d9c:	4206      	tst	r6, r0
 8008d9e:	d0f5      	beq.n	8008d8c <round+0x60>
 8008da0:	2201      	movs	r2, #1
 8008da2:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8008da6:	fa02 f404 	lsl.w	r4, r2, r4
 8008daa:	1931      	adds	r1, r6, r4
 8008dac:	bf28      	it	cs
 8008dae:	189b      	addcs	r3, r3, r2
 8008db0:	ea21 0100 	bic.w	r1, r1, r0
 8008db4:	461f      	mov	r7, r3
 8008db6:	460e      	mov	r6, r1
 8008db8:	e7e8      	b.n	8008d8c <round+0x60>
 8008dba:	bf00      	nop
 8008dbc:	000fffff 	.word	0x000fffff

08008dc0 <tanhf>:
 8008dc0:	b510      	push	{r4, lr}
 8008dc2:	ee10 4a10 	vmov	r4, s0
 8008dc6:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8008dca:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8008dce:	ed2d 8b02 	vpush	{d8}
 8008dd2:	eef0 7a40 	vmov.f32	s15, s0
 8008dd6:	db0c      	blt.n	8008df2 <tanhf+0x32>
 8008dd8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008ddc:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8008de0:	2c00      	cmp	r4, #0
 8008de2:	bfac      	ite	ge
 8008de4:	ee30 0a07 	vaddge.f32	s0, s0, s14
 8008de8:	ee30 0a47 	vsublt.f32	s0, s0, s14
 8008dec:	ecbd 8b02 	vpop	{d8}
 8008df0:	bd10      	pop	{r4, pc}
 8008df2:	4a1b      	ldr	r2, [pc, #108]	; (8008e60 <tanhf+0xa0>)
 8008df4:	4293      	cmp	r3, r2
 8008df6:	dc30      	bgt.n	8008e5a <tanhf+0x9a>
 8008df8:	f1b3 5f10 	cmp.w	r3, #603979776	; 0x24000000
 8008dfc:	da06      	bge.n	8008e0c <tanhf+0x4c>
 8008dfe:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8008e02:	ee37 0a80 	vadd.f32	s0, s15, s0
 8008e06:	ee20 0a27 	vmul.f32	s0, s0, s15
 8008e0a:	e7ef      	b.n	8008dec <tanhf+0x2c>
 8008e0c:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8008e10:	eeb0 8a00 	vmov.f32	s16, #0	; 0x40000000  2.0
 8008e14:	db12      	blt.n	8008e3c <tanhf+0x7c>
 8008e16:	f001 f837 	bl	8009e88 <fabsf>
 8008e1a:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008e1e:	f000 ff07 	bl	8009c30 <expm1f>
 8008e22:	ee30 0a08 	vadd.f32	s0, s0, s16
 8008e26:	eec8 7a00 	vdiv.f32	s15, s16, s0
 8008e2a:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8008e2e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8008e32:	2c00      	cmp	r4, #0
 8008e34:	bfb8      	it	lt
 8008e36:	eeb1 0a40 	vneglt.f32	s0, s0
 8008e3a:	e7d7      	b.n	8008dec <tanhf+0x2c>
 8008e3c:	f001 f824 	bl	8009e88 <fabsf>
 8008e40:	eef8 7a00 	vmov.f32	s15, #128	; 0xc0000000 -2.0
 8008e44:	ee20 0a27 	vmul.f32	s0, s0, s15
 8008e48:	f000 fef2 	bl	8009c30 <expm1f>
 8008e4c:	ee70 7a08 	vadd.f32	s15, s0, s16
 8008e50:	eeb1 7a40 	vneg.f32	s14, s0
 8008e54:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8008e58:	e7eb      	b.n	8008e32 <tanhf+0x72>
 8008e5a:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8008e5e:	e7e8      	b.n	8008e32 <tanhf+0x72>
 8008e60:	41afffff 	.word	0x41afffff

08008e64 <expf>:
 8008e64:	b530      	push	{r4, r5, lr}
 8008e66:	ed2d 8b02 	vpush	{d8}
 8008e6a:	4d35      	ldr	r5, [pc, #212]	; (8008f40 <expf+0xdc>)
 8008e6c:	b08b      	sub	sp, #44	; 0x2c
 8008e6e:	eeb0 8a40 	vmov.f32	s16, s0
 8008e72:	f000 fa4b 	bl	800930c <__ieee754_expf>
 8008e76:	f995 3000 	ldrsb.w	r3, [r5]
 8008e7a:	3301      	adds	r3, #1
 8008e7c:	ee10 4a10 	vmov	r4, s0
 8008e80:	d030      	beq.n	8008ee4 <expf+0x80>
 8008e82:	eeb0 0a48 	vmov.f32	s0, s16
 8008e86:	f001 f806 	bl	8009e96 <finitef>
 8008e8a:	b358      	cbz	r0, 8008ee4 <expf+0x80>
 8008e8c:	eddf 7a2d 	vldr	s15, [pc, #180]	; 8008f44 <expf+0xe0>
 8008e90:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8008e94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e98:	dd35      	ble.n	8008f06 <expf+0xa2>
 8008e9a:	2303      	movs	r3, #3
 8008e9c:	9300      	str	r3, [sp, #0]
 8008e9e:	4b2a      	ldr	r3, [pc, #168]	; (8008f48 <expf+0xe4>)
 8008ea0:	9301      	str	r3, [sp, #4]
 8008ea2:	ee18 0a10 	vmov	r0, s16
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	9308      	str	r3, [sp, #32]
 8008eaa:	f7fb f82d 	bl	8003f08 <__aeabi_f2d>
 8008eae:	f995 3000 	ldrsb.w	r3, [r5]
 8008eb2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008eb6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008eba:	b9cb      	cbnz	r3, 8008ef0 <expf+0x8c>
 8008ebc:	4b23      	ldr	r3, [pc, #140]	; (8008f4c <expf+0xe8>)
 8008ebe:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8008ec2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008ec6:	4668      	mov	r0, sp
 8008ec8:	f000 fea5 	bl	8009c16 <matherr>
 8008ecc:	b1b0      	cbz	r0, 8008efc <expf+0x98>
 8008ece:	9b08      	ldr	r3, [sp, #32]
 8008ed0:	b11b      	cbz	r3, 8008eda <expf+0x76>
 8008ed2:	f7fd feab 	bl	8006c2c <__errno>
 8008ed6:	9b08      	ldr	r3, [sp, #32]
 8008ed8:	6003      	str	r3, [r0, #0]
 8008eda:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008ede:	f7fb fb43 	bl	8004568 <__aeabi_d2f>
 8008ee2:	4604      	mov	r4, r0
 8008ee4:	ee00 4a10 	vmov	s0, r4
 8008ee8:	b00b      	add	sp, #44	; 0x2c
 8008eea:	ecbd 8b02 	vpop	{d8}
 8008eee:	bd30      	pop	{r4, r5, pc}
 8008ef0:	4917      	ldr	r1, [pc, #92]	; (8008f50 <expf+0xec>)
 8008ef2:	2000      	movs	r0, #0
 8008ef4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008ef8:	2b02      	cmp	r3, #2
 8008efa:	d1e4      	bne.n	8008ec6 <expf+0x62>
 8008efc:	f7fd fe96 	bl	8006c2c <__errno>
 8008f00:	2322      	movs	r3, #34	; 0x22
 8008f02:	6003      	str	r3, [r0, #0]
 8008f04:	e7e3      	b.n	8008ece <expf+0x6a>
 8008f06:	eddf 7a13 	vldr	s15, [pc, #76]	; 8008f54 <expf+0xf0>
 8008f0a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8008f0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f12:	d5e7      	bpl.n	8008ee4 <expf+0x80>
 8008f14:	2304      	movs	r3, #4
 8008f16:	9300      	str	r3, [sp, #0]
 8008f18:	4b0b      	ldr	r3, [pc, #44]	; (8008f48 <expf+0xe4>)
 8008f1a:	9301      	str	r3, [sp, #4]
 8008f1c:	ee18 0a10 	vmov	r0, s16
 8008f20:	2300      	movs	r3, #0
 8008f22:	9308      	str	r3, [sp, #32]
 8008f24:	f7fa fff0 	bl	8003f08 <__aeabi_f2d>
 8008f28:	2300      	movs	r3, #0
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008f30:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008f34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008f38:	f995 3000 	ldrsb.w	r3, [r5]
 8008f3c:	e7dc      	b.n	8008ef8 <expf+0x94>
 8008f3e:	bf00      	nop
 8008f40:	2000072c 	.word	0x2000072c
 8008f44:	42b17180 	.word	0x42b17180
 8008f48:	0800a440 	.word	0x0800a440
 8008f4c:	47efffff 	.word	0x47efffff
 8008f50:	7ff00000 	.word	0x7ff00000
 8008f54:	c2cff1b5 	.word	0xc2cff1b5

08008f58 <logf>:
 8008f58:	b510      	push	{r4, lr}
 8008f5a:	ed2d 8b02 	vpush	{d8}
 8008f5e:	b08a      	sub	sp, #40	; 0x28
 8008f60:	eeb0 8a40 	vmov.f32	s16, s0
 8008f64:	f000 faa6 	bl	80094b4 <__ieee754_logf>
 8008f68:	4b31      	ldr	r3, [pc, #196]	; (8009030 <logf+0xd8>)
 8008f6a:	f993 4000 	ldrsb.w	r4, [r3]
 8008f6e:	1c63      	adds	r3, r4, #1
 8008f70:	d059      	beq.n	8009026 <logf+0xce>
 8008f72:	eeb4 8a48 	vcmp.f32	s16, s16
 8008f76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f7a:	d654      	bvs.n	8009026 <logf+0xce>
 8008f7c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8008f80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f84:	dc4f      	bgt.n	8009026 <logf+0xce>
 8008f86:	4b2b      	ldr	r3, [pc, #172]	; (8009034 <logf+0xdc>)
 8008f88:	9301      	str	r3, [sp, #4]
 8008f8a:	ee18 0a10 	vmov	r0, s16
 8008f8e:	2300      	movs	r3, #0
 8008f90:	9308      	str	r3, [sp, #32]
 8008f92:	f7fa ffb9 	bl	8003f08 <__aeabi_f2d>
 8008f96:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008f9a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008f9e:	b994      	cbnz	r4, 8008fc6 <logf+0x6e>
 8008fa0:	4b25      	ldr	r3, [pc, #148]	; (8009038 <logf+0xe0>)
 8008fa2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8008fa6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8008faa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fae:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008fb2:	d025      	beq.n	8009000 <logf+0xa8>
 8008fb4:	2301      	movs	r3, #1
 8008fb6:	2c02      	cmp	r4, #2
 8008fb8:	9300      	str	r3, [sp, #0]
 8008fba:	d116      	bne.n	8008fea <logf+0x92>
 8008fbc:	f7fd fe36 	bl	8006c2c <__errno>
 8008fc0:	2321      	movs	r3, #33	; 0x21
 8008fc2:	6003      	str	r3, [r0, #0]
 8008fc4:	e016      	b.n	8008ff4 <logf+0x9c>
 8008fc6:	4b1d      	ldr	r3, [pc, #116]	; (800903c <logf+0xe4>)
 8008fc8:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8008fcc:	2200      	movs	r2, #0
 8008fce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fd2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008fd6:	d1ed      	bne.n	8008fb4 <logf+0x5c>
 8008fd8:	2302      	movs	r3, #2
 8008fda:	429c      	cmp	r4, r3
 8008fdc:	9300      	str	r3, [sp, #0]
 8008fde:	d111      	bne.n	8009004 <logf+0xac>
 8008fe0:	f7fd fe24 	bl	8006c2c <__errno>
 8008fe4:	2322      	movs	r3, #34	; 0x22
 8008fe6:	6003      	str	r3, [r0, #0]
 8008fe8:	e011      	b.n	800900e <logf+0xb6>
 8008fea:	4668      	mov	r0, sp
 8008fec:	f000 fe13 	bl	8009c16 <matherr>
 8008ff0:	2800      	cmp	r0, #0
 8008ff2:	d0e3      	beq.n	8008fbc <logf+0x64>
 8008ff4:	4812      	ldr	r0, [pc, #72]	; (8009040 <logf+0xe8>)
 8008ff6:	f000 fe13 	bl	8009c20 <nan>
 8008ffa:	ed8d 0b06 	vstr	d0, [sp, #24]
 8008ffe:	e006      	b.n	800900e <logf+0xb6>
 8009000:	2302      	movs	r3, #2
 8009002:	9300      	str	r3, [sp, #0]
 8009004:	4668      	mov	r0, sp
 8009006:	f000 fe06 	bl	8009c16 <matherr>
 800900a:	2800      	cmp	r0, #0
 800900c:	d0e8      	beq.n	8008fe0 <logf+0x88>
 800900e:	9b08      	ldr	r3, [sp, #32]
 8009010:	b11b      	cbz	r3, 800901a <logf+0xc2>
 8009012:	f7fd fe0b 	bl	8006c2c <__errno>
 8009016:	9b08      	ldr	r3, [sp, #32]
 8009018:	6003      	str	r3, [r0, #0]
 800901a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800901e:	f7fb faa3 	bl	8004568 <__aeabi_d2f>
 8009022:	ee00 0a10 	vmov	s0, r0
 8009026:	b00a      	add	sp, #40	; 0x28
 8009028:	ecbd 8b02 	vpop	{d8}
 800902c:	bd10      	pop	{r4, pc}
 800902e:	bf00      	nop
 8009030:	2000072c 	.word	0x2000072c
 8009034:	0800a445 	.word	0x0800a445
 8009038:	c7efffff 	.word	0xc7efffff
 800903c:	fff00000 	.word	0xfff00000
 8009040:	0800a329 	.word	0x0800a329

08009044 <powf>:
 8009044:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 8009048:	ed2d 8b04 	vpush	{d8-d9}
 800904c:	4ca7      	ldr	r4, [pc, #668]	; (80092ec <powf+0x2a8>)
 800904e:	b08a      	sub	sp, #40	; 0x28
 8009050:	eef0 8a40 	vmov.f32	s17, s0
 8009054:	eeb0 8a60 	vmov.f32	s16, s1
 8009058:	f000 fb1a 	bl	8009690 <__ieee754_powf>
 800905c:	f994 5000 	ldrsb.w	r5, [r4]
 8009060:	1c6b      	adds	r3, r5, #1
 8009062:	eeb0 9a40 	vmov.f32	s18, s0
 8009066:	4626      	mov	r6, r4
 8009068:	d05f      	beq.n	800912a <powf+0xe6>
 800906a:	eeb4 8a48 	vcmp.f32	s16, s16
 800906e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009072:	d65a      	bvs.n	800912a <powf+0xe6>
 8009074:	eef4 8a68 	vcmp.f32	s17, s17
 8009078:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800907c:	d721      	bvc.n	80090c2 <powf+0x7e>
 800907e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8009082:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009086:	d150      	bne.n	800912a <powf+0xe6>
 8009088:	2301      	movs	r3, #1
 800908a:	9300      	str	r3, [sp, #0]
 800908c:	4b98      	ldr	r3, [pc, #608]	; (80092f0 <powf+0x2ac>)
 800908e:	9301      	str	r3, [sp, #4]
 8009090:	ee18 0a90 	vmov	r0, s17
 8009094:	2300      	movs	r3, #0
 8009096:	9308      	str	r3, [sp, #32]
 8009098:	f7fa ff36 	bl	8003f08 <__aeabi_f2d>
 800909c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80090a0:	ee18 0a10 	vmov	r0, s16
 80090a4:	f7fa ff30 	bl	8003f08 <__aeabi_f2d>
 80090a8:	4b92      	ldr	r3, [pc, #584]	; (80092f4 <powf+0x2b0>)
 80090aa:	2200      	movs	r2, #0
 80090ac:	2d02      	cmp	r5, #2
 80090ae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80090b2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80090b6:	d032      	beq.n	800911e <powf+0xda>
 80090b8:	4668      	mov	r0, sp
 80090ba:	f000 fdac 	bl	8009c16 <matherr>
 80090be:	bb40      	cbnz	r0, 8009112 <powf+0xce>
 80090c0:	e065      	b.n	800918e <powf+0x14a>
 80090c2:	eddf 9a8d 	vldr	s19, [pc, #564]	; 80092f8 <powf+0x2b4>
 80090c6:	eef4 8a69 	vcmp.f32	s17, s19
 80090ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090ce:	d163      	bne.n	8009198 <powf+0x154>
 80090d0:	eeb4 8a69 	vcmp.f32	s16, s19
 80090d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090d8:	d12e      	bne.n	8009138 <powf+0xf4>
 80090da:	2301      	movs	r3, #1
 80090dc:	9300      	str	r3, [sp, #0]
 80090de:	4b84      	ldr	r3, [pc, #528]	; (80092f0 <powf+0x2ac>)
 80090e0:	9301      	str	r3, [sp, #4]
 80090e2:	ee18 0a90 	vmov	r0, s17
 80090e6:	2300      	movs	r3, #0
 80090e8:	9308      	str	r3, [sp, #32]
 80090ea:	f7fa ff0d 	bl	8003f08 <__aeabi_f2d>
 80090ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80090f2:	ee18 0a10 	vmov	r0, s16
 80090f6:	f7fa ff07 	bl	8003f08 <__aeabi_f2d>
 80090fa:	2200      	movs	r2, #0
 80090fc:	2300      	movs	r3, #0
 80090fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009102:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009106:	2d00      	cmp	r5, #0
 8009108:	d0d6      	beq.n	80090b8 <powf+0x74>
 800910a:	4b7a      	ldr	r3, [pc, #488]	; (80092f4 <powf+0x2b0>)
 800910c:	2200      	movs	r2, #0
 800910e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009112:	9b08      	ldr	r3, [sp, #32]
 8009114:	b11b      	cbz	r3, 800911e <powf+0xda>
 8009116:	f7fd fd89 	bl	8006c2c <__errno>
 800911a:	9b08      	ldr	r3, [sp, #32]
 800911c:	6003      	str	r3, [r0, #0]
 800911e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009122:	f7fb fa21 	bl	8004568 <__aeabi_d2f>
 8009126:	ee09 0a10 	vmov	s18, r0
 800912a:	eeb0 0a49 	vmov.f32	s0, s18
 800912e:	b00a      	add	sp, #40	; 0x28
 8009130:	ecbd 8b04 	vpop	{d8-d9}
 8009134:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8009138:	eeb0 0a48 	vmov.f32	s0, s16
 800913c:	f000 feab 	bl	8009e96 <finitef>
 8009140:	2800      	cmp	r0, #0
 8009142:	d0f2      	beq.n	800912a <powf+0xe6>
 8009144:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8009148:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800914c:	d5ed      	bpl.n	800912a <powf+0xe6>
 800914e:	2301      	movs	r3, #1
 8009150:	9300      	str	r3, [sp, #0]
 8009152:	4b67      	ldr	r3, [pc, #412]	; (80092f0 <powf+0x2ac>)
 8009154:	9301      	str	r3, [sp, #4]
 8009156:	ee18 0a90 	vmov	r0, s17
 800915a:	2300      	movs	r3, #0
 800915c:	9308      	str	r3, [sp, #32]
 800915e:	f7fa fed3 	bl	8003f08 <__aeabi_f2d>
 8009162:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009166:	ee18 0a10 	vmov	r0, s16
 800916a:	f7fa fecd 	bl	8003f08 <__aeabi_f2d>
 800916e:	f994 3000 	ldrsb.w	r3, [r4]
 8009172:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009176:	b923      	cbnz	r3, 8009182 <powf+0x13e>
 8009178:	2200      	movs	r2, #0
 800917a:	2300      	movs	r3, #0
 800917c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009180:	e79a      	b.n	80090b8 <powf+0x74>
 8009182:	495e      	ldr	r1, [pc, #376]	; (80092fc <powf+0x2b8>)
 8009184:	2000      	movs	r0, #0
 8009186:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800918a:	2b02      	cmp	r3, #2
 800918c:	d194      	bne.n	80090b8 <powf+0x74>
 800918e:	f7fd fd4d 	bl	8006c2c <__errno>
 8009192:	2321      	movs	r3, #33	; 0x21
 8009194:	6003      	str	r3, [r0, #0]
 8009196:	e7bc      	b.n	8009112 <powf+0xce>
 8009198:	f000 fe7d 	bl	8009e96 <finitef>
 800919c:	4605      	mov	r5, r0
 800919e:	2800      	cmp	r0, #0
 80091a0:	d173      	bne.n	800928a <powf+0x246>
 80091a2:	eeb0 0a68 	vmov.f32	s0, s17
 80091a6:	f000 fe76 	bl	8009e96 <finitef>
 80091aa:	2800      	cmp	r0, #0
 80091ac:	d06d      	beq.n	800928a <powf+0x246>
 80091ae:	eeb0 0a48 	vmov.f32	s0, s16
 80091b2:	f000 fe70 	bl	8009e96 <finitef>
 80091b6:	2800      	cmp	r0, #0
 80091b8:	d067      	beq.n	800928a <powf+0x246>
 80091ba:	ee18 0a90 	vmov	r0, s17
 80091be:	f7fa fea3 	bl	8003f08 <__aeabi_f2d>
 80091c2:	4680      	mov	r8, r0
 80091c4:	ee18 0a10 	vmov	r0, s16
 80091c8:	4689      	mov	r9, r1
 80091ca:	f7fa fe9d 	bl	8003f08 <__aeabi_f2d>
 80091ce:	eeb4 9a49 	vcmp.f32	s18, s18
 80091d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091d6:	f994 4000 	ldrsb.w	r4, [r4]
 80091da:	4b45      	ldr	r3, [pc, #276]	; (80092f0 <powf+0x2ac>)
 80091dc:	d713      	bvc.n	8009206 <powf+0x1c2>
 80091de:	2201      	movs	r2, #1
 80091e0:	e9cd 2300 	strd	r2, r3, [sp]
 80091e4:	9508      	str	r5, [sp, #32]
 80091e6:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80091ea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80091ee:	2c00      	cmp	r4, #0
 80091f0:	d0c2      	beq.n	8009178 <powf+0x134>
 80091f2:	eec9 7aa9 	vdiv.f32	s15, s19, s19
 80091f6:	ee17 0a90 	vmov	r0, s15
 80091fa:	f7fa fe85 	bl	8003f08 <__aeabi_f2d>
 80091fe:	2c02      	cmp	r4, #2
 8009200:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009204:	e7c2      	b.n	800918c <powf+0x148>
 8009206:	2203      	movs	r2, #3
 8009208:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800920c:	e9cd 2300 	strd	r2, r3, [sp]
 8009210:	9508      	str	r5, [sp, #32]
 8009212:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8009216:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800921a:	ee28 8a27 	vmul.f32	s16, s16, s15
 800921e:	b9fc      	cbnz	r4, 8009260 <powf+0x21c>
 8009220:	4b37      	ldr	r3, [pc, #220]	; (8009300 <powf+0x2bc>)
 8009222:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8009226:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800922a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800922e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009232:	d553      	bpl.n	80092dc <powf+0x298>
 8009234:	eeb0 0a48 	vmov.f32	s0, s16
 8009238:	f000 fe3e 	bl	8009eb8 <rintf>
 800923c:	eeb4 0a48 	vcmp.f32	s0, s16
 8009240:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009244:	d004      	beq.n	8009250 <powf+0x20c>
 8009246:	4b2f      	ldr	r3, [pc, #188]	; (8009304 <powf+0x2c0>)
 8009248:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800924c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009250:	f996 3000 	ldrsb.w	r3, [r6]
 8009254:	2b02      	cmp	r3, #2
 8009256:	d141      	bne.n	80092dc <powf+0x298>
 8009258:	f7fd fce8 	bl	8006c2c <__errno>
 800925c:	2322      	movs	r3, #34	; 0x22
 800925e:	e799      	b.n	8009194 <powf+0x150>
 8009260:	4b29      	ldr	r3, [pc, #164]	; (8009308 <powf+0x2c4>)
 8009262:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8009266:	2200      	movs	r2, #0
 8009268:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800926c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009270:	d5ee      	bpl.n	8009250 <powf+0x20c>
 8009272:	eeb0 0a48 	vmov.f32	s0, s16
 8009276:	f000 fe1f 	bl	8009eb8 <rintf>
 800927a:	eeb4 0a48 	vcmp.f32	s0, s16
 800927e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009282:	d0e5      	beq.n	8009250 <powf+0x20c>
 8009284:	2200      	movs	r2, #0
 8009286:	4b1d      	ldr	r3, [pc, #116]	; (80092fc <powf+0x2b8>)
 8009288:	e7e0      	b.n	800924c <powf+0x208>
 800928a:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800928e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009292:	f47f af4a 	bne.w	800912a <powf+0xe6>
 8009296:	eeb0 0a68 	vmov.f32	s0, s17
 800929a:	f000 fdfc 	bl	8009e96 <finitef>
 800929e:	2800      	cmp	r0, #0
 80092a0:	f43f af43 	beq.w	800912a <powf+0xe6>
 80092a4:	eeb0 0a48 	vmov.f32	s0, s16
 80092a8:	f000 fdf5 	bl	8009e96 <finitef>
 80092ac:	2800      	cmp	r0, #0
 80092ae:	f43f af3c 	beq.w	800912a <powf+0xe6>
 80092b2:	2304      	movs	r3, #4
 80092b4:	9300      	str	r3, [sp, #0]
 80092b6:	4b0e      	ldr	r3, [pc, #56]	; (80092f0 <powf+0x2ac>)
 80092b8:	9301      	str	r3, [sp, #4]
 80092ba:	ee18 0a90 	vmov	r0, s17
 80092be:	2300      	movs	r3, #0
 80092c0:	9308      	str	r3, [sp, #32]
 80092c2:	f7fa fe21 	bl	8003f08 <__aeabi_f2d>
 80092c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80092ca:	ee18 0a10 	vmov	r0, s16
 80092ce:	f7fa fe1b 	bl	8003f08 <__aeabi_f2d>
 80092d2:	2200      	movs	r2, #0
 80092d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80092d8:	2300      	movs	r3, #0
 80092da:	e7b7      	b.n	800924c <powf+0x208>
 80092dc:	4668      	mov	r0, sp
 80092de:	f000 fc9a 	bl	8009c16 <matherr>
 80092e2:	2800      	cmp	r0, #0
 80092e4:	f47f af15 	bne.w	8009112 <powf+0xce>
 80092e8:	e7b6      	b.n	8009258 <powf+0x214>
 80092ea:	bf00      	nop
 80092ec:	2000072c 	.word	0x2000072c
 80092f0:	0800a44a 	.word	0x0800a44a
 80092f4:	3ff00000 	.word	0x3ff00000
 80092f8:	00000000 	.word	0x00000000
 80092fc:	fff00000 	.word	0xfff00000
 8009300:	47efffff 	.word	0x47efffff
 8009304:	c7efffff 	.word	0xc7efffff
 8009308:	7ff00000 	.word	0x7ff00000

0800930c <__ieee754_expf>:
 800930c:	ee10 2a10 	vmov	r2, s0
 8009310:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8009314:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8009318:	d902      	bls.n	8009320 <__ieee754_expf+0x14>
 800931a:	ee30 0a00 	vadd.f32	s0, s0, s0
 800931e:	4770      	bx	lr
 8009320:	ea4f 73d2 	mov.w	r3, r2, lsr #31
 8009324:	d106      	bne.n	8009334 <__ieee754_expf+0x28>
 8009326:	eddf 7a51 	vldr	s15, [pc, #324]	; 800946c <__ieee754_expf+0x160>
 800932a:	2b00      	cmp	r3, #0
 800932c:	bf18      	it	ne
 800932e:	eeb0 0a67 	vmovne.f32	s0, s15
 8009332:	4770      	bx	lr
 8009334:	484e      	ldr	r0, [pc, #312]	; (8009470 <__ieee754_expf+0x164>)
 8009336:	4282      	cmp	r2, r0
 8009338:	dd04      	ble.n	8009344 <__ieee754_expf+0x38>
 800933a:	ed9f 0a4e 	vldr	s0, [pc, #312]	; 8009474 <__ieee754_expf+0x168>
 800933e:	ee20 0a00 	vmul.f32	s0, s0, s0
 8009342:	4770      	bx	lr
 8009344:	2a00      	cmp	r2, #0
 8009346:	da03      	bge.n	8009350 <__ieee754_expf+0x44>
 8009348:	4a4b      	ldr	r2, [pc, #300]	; (8009478 <__ieee754_expf+0x16c>)
 800934a:	4291      	cmp	r1, r2
 800934c:	f200 808a 	bhi.w	8009464 <__ieee754_expf+0x158>
 8009350:	4a4a      	ldr	r2, [pc, #296]	; (800947c <__ieee754_expf+0x170>)
 8009352:	4291      	cmp	r1, r2
 8009354:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8009358:	d954      	bls.n	8009404 <__ieee754_expf+0xf8>
 800935a:	4a49      	ldr	r2, [pc, #292]	; (8009480 <__ieee754_expf+0x174>)
 800935c:	4291      	cmp	r1, r2
 800935e:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8009362:	d836      	bhi.n	80093d2 <__ieee754_expf+0xc6>
 8009364:	4947      	ldr	r1, [pc, #284]	; (8009484 <__ieee754_expf+0x178>)
 8009366:	4411      	add	r1, r2
 8009368:	ed91 7a00 	vldr	s14, [r1]
 800936c:	4946      	ldr	r1, [pc, #280]	; (8009488 <__ieee754_expf+0x17c>)
 800936e:	440a      	add	r2, r1
 8009370:	edd2 7a00 	vldr	s15, [r2]
 8009374:	ee30 7a47 	vsub.f32	s14, s0, s14
 8009378:	f1c3 0201 	rsb	r2, r3, #1
 800937c:	1ad2      	subs	r2, r2, r3
 800937e:	ee37 0a67 	vsub.f32	s0, s14, s15
 8009382:	ee60 6a00 	vmul.f32	s13, s0, s0
 8009386:	eddf 5a41 	vldr	s11, [pc, #260]	; 800948c <__ieee754_expf+0x180>
 800938a:	ed9f 5a41 	vldr	s10, [pc, #260]	; 8009490 <__ieee754_expf+0x184>
 800938e:	eea6 5aa5 	vfma.f32	s10, s13, s11
 8009392:	eddf 5a40 	vldr	s11, [pc, #256]	; 8009494 <__ieee754_expf+0x188>
 8009396:	eee5 5a26 	vfma.f32	s11, s10, s13
 800939a:	ed9f 5a3f 	vldr	s10, [pc, #252]	; 8009498 <__ieee754_expf+0x18c>
 800939e:	eea5 5aa6 	vfma.f32	s10, s11, s13
 80093a2:	eddf 5a3e 	vldr	s11, [pc, #248]	; 800949c <__ieee754_expf+0x190>
 80093a6:	eee5 5a26 	vfma.f32	s11, s10, s13
 80093aa:	eeb0 5a40 	vmov.f32	s10, s0
 80093ae:	eea5 5ae6 	vfms.f32	s10, s11, s13
 80093b2:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 80093b6:	eef0 6a45 	vmov.f32	s13, s10
 80093ba:	ee20 5a05 	vmul.f32	s10, s0, s10
 80093be:	bb92      	cbnz	r2, 8009426 <__ieee754_expf+0x11a>
 80093c0:	ee76 6ae5 	vsub.f32	s13, s13, s11
 80093c4:	eec5 7a26 	vdiv.f32	s15, s10, s13
 80093c8:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80093cc:	ee36 0a40 	vsub.f32	s0, s12, s0
 80093d0:	4770      	bx	lr
 80093d2:	4b33      	ldr	r3, [pc, #204]	; (80094a0 <__ieee754_expf+0x194>)
 80093d4:	ed9f 7a33 	vldr	s14, [pc, #204]	; 80094a4 <__ieee754_expf+0x198>
 80093d8:	4413      	add	r3, r2
 80093da:	edd3 7a00 	vldr	s15, [r3]
 80093de:	eee0 7a07 	vfma.f32	s15, s0, s14
 80093e2:	ed9f 7a31 	vldr	s14, [pc, #196]	; 80094a8 <__ieee754_expf+0x19c>
 80093e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80093ea:	ee17 2a90 	vmov	r2, s15
 80093ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80093f2:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80093f6:	eeb0 7a40 	vmov.f32	s14, s0
 80093fa:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 80094ac <__ieee754_expf+0x1a0>
 80093fe:	ee67 7a80 	vmul.f32	s15, s15, s0
 8009402:	e7bc      	b.n	800937e <__ieee754_expf+0x72>
 8009404:	f1b1 5f46 	cmp.w	r1, #830472192	; 0x31800000
 8009408:	d20b      	bcs.n	8009422 <__ieee754_expf+0x116>
 800940a:	eddf 6a1a 	vldr	s13, [pc, #104]	; 8009474 <__ieee754_expf+0x168>
 800940e:	ee70 6a26 	vadd.f32	s13, s0, s13
 8009412:	eef4 6ac6 	vcmpe.f32	s13, s12
 8009416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800941a:	dd02      	ble.n	8009422 <__ieee754_expf+0x116>
 800941c:	ee30 0a06 	vadd.f32	s0, s0, s12
 8009420:	4770      	bx	lr
 8009422:	2200      	movs	r2, #0
 8009424:	e7ad      	b.n	8009382 <__ieee754_expf+0x76>
 8009426:	ee75 6ae6 	vsub.f32	s13, s11, s13
 800942a:	f112 0f7d 	cmn.w	r2, #125	; 0x7d
 800942e:	ee85 0a26 	vdiv.f32	s0, s10, s13
 8009432:	bfb8      	it	lt
 8009434:	3264      	addlt	r2, #100	; 0x64
 8009436:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800943a:	ee37 0ac7 	vsub.f32	s0, s15, s14
 800943e:	ee76 7a40 	vsub.f32	s15, s12, s0
 8009442:	ee17 3a90 	vmov	r3, s15
 8009446:	bfab      	itete	ge
 8009448:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 800944c:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 8009450:	ee00 3a10 	vmovge	s0, r3
 8009454:	eddf 7a16 	vldrlt	s15, [pc, #88]	; 80094b0 <__ieee754_expf+0x1a4>
 8009458:	bfbc      	itt	lt
 800945a:	ee00 3a10 	vmovlt	s0, r3
 800945e:	ee20 0a27 	vmullt.f32	s0, s0, s15
 8009462:	4770      	bx	lr
 8009464:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800946c <__ieee754_expf+0x160>
 8009468:	4770      	bx	lr
 800946a:	bf00      	nop
 800946c:	00000000 	.word	0x00000000
 8009470:	42b17217 	.word	0x42b17217
 8009474:	7149f2ca 	.word	0x7149f2ca
 8009478:	42cff1b5 	.word	0x42cff1b5
 800947c:	3eb17218 	.word	0x3eb17218
 8009480:	3f851591 	.word	0x3f851591
 8009484:	0800a458 	.word	0x0800a458
 8009488:	0800a460 	.word	0x0800a460
 800948c:	3331bb4c 	.word	0x3331bb4c
 8009490:	b5ddea0e 	.word	0xb5ddea0e
 8009494:	388ab355 	.word	0x388ab355
 8009498:	bb360b61 	.word	0xbb360b61
 800949c:	3e2aaaab 	.word	0x3e2aaaab
 80094a0:	0800a450 	.word	0x0800a450
 80094a4:	3fb8aa3b 	.word	0x3fb8aa3b
 80094a8:	3f317180 	.word	0x3f317180
 80094ac:	3717f7d1 	.word	0x3717f7d1
 80094b0:	0d800000 	.word	0x0d800000

080094b4 <__ieee754_logf>:
 80094b4:	ee10 3a10 	vmov	r3, s0
 80094b8:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 80094bc:	d106      	bne.n	80094cc <__ieee754_logf+0x18>
 80094be:	ed9f 7a65 	vldr	s14, [pc, #404]	; 8009654 <__ieee754_logf+0x1a0>
 80094c2:	eddf 7a65 	vldr	s15, [pc, #404]	; 8009658 <__ieee754_logf+0x1a4>
 80094c6:	ee87 0a27 	vdiv.f32	s0, s14, s15
 80094ca:	4770      	bx	lr
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	da02      	bge.n	80094d6 <__ieee754_logf+0x22>
 80094d0:	ee30 7a40 	vsub.f32	s14, s0, s0
 80094d4:	e7f5      	b.n	80094c2 <__ieee754_logf+0xe>
 80094d6:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80094da:	db02      	blt.n	80094e2 <__ieee754_logf+0x2e>
 80094dc:	ee30 0a00 	vadd.f32	s0, s0, s0
 80094e0:	4770      	bx	lr
 80094e2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80094e6:	bfbf      	itttt	lt
 80094e8:	eddf 7a5c 	vldrlt	s15, [pc, #368]	; 800965c <__ieee754_logf+0x1a8>
 80094ec:	ee60 7a27 	vmullt.f32	s15, s0, s15
 80094f0:	f06f 0118 	mvnlt.w	r1, #24
 80094f4:	ee17 3a90 	vmovlt	r3, s15
 80094f8:	ea4f 52e3 	mov.w	r2, r3, asr #23
 80094fc:	bfa8      	it	ge
 80094fe:	2100      	movge	r1, #0
 8009500:	3a7f      	subs	r2, #127	; 0x7f
 8009502:	440a      	add	r2, r1
 8009504:	4956      	ldr	r1, [pc, #344]	; (8009660 <__ieee754_logf+0x1ac>)
 8009506:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800950a:	4419      	add	r1, r3
 800950c:	f401 0100 	and.w	r1, r1, #8388608	; 0x800000
 8009510:	eb02 52d1 	add.w	r2, r2, r1, lsr #23
 8009514:	f081 517e 	eor.w	r1, r1, #1065353216	; 0x3f800000
 8009518:	4319      	orrs	r1, r3
 800951a:	ee07 1a90 	vmov	s15, r1
 800951e:	f103 010f 	add.w	r1, r3, #15
 8009522:	f3c1 0116 	ubfx	r1, r1, #0, #23
 8009526:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800952a:	290f      	cmp	r1, #15
 800952c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8009530:	dc31      	bgt.n	8009596 <__ieee754_logf+0xe2>
 8009532:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8009536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800953a:	d10f      	bne.n	800955c <__ieee754_logf+0xa8>
 800953c:	2a00      	cmp	r2, #0
 800953e:	f000 8085 	beq.w	800964c <__ieee754_logf+0x198>
 8009542:	ee07 2a90 	vmov	s15, r2
 8009546:	ed9f 0a47 	vldr	s0, [pc, #284]	; 8009664 <__ieee754_logf+0x1b0>
 800954a:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8009668 <__ieee754_logf+0x1b4>
 800954e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009552:	ee27 0a80 	vmul.f32	s0, s15, s0
 8009556:	eea7 0a87 	vfma.f32	s0, s15, s14
 800955a:	4770      	bx	lr
 800955c:	eddf 7a43 	vldr	s15, [pc, #268]	; 800966c <__ieee754_logf+0x1b8>
 8009560:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8009564:	eea0 7a67 	vfms.f32	s14, s0, s15
 8009568:	ee60 7a00 	vmul.f32	s15, s0, s0
 800956c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009570:	b912      	cbnz	r2, 8009578 <__ieee754_logf+0xc4>
 8009572:	ee30 0a47 	vsub.f32	s0, s0, s14
 8009576:	4770      	bx	lr
 8009578:	ee07 2a90 	vmov	s15, r2
 800957c:	eddf 6a39 	vldr	s13, [pc, #228]	; 8009664 <__ieee754_logf+0x1b0>
 8009580:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009584:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8009588:	ee37 0a40 	vsub.f32	s0, s14, s0
 800958c:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8009668 <__ieee754_logf+0x1b4>
 8009590:	ee97 0a87 	vfnms.f32	s0, s15, s14
 8009594:	4770      	bx	lr
 8009596:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800959a:	ee70 7a27 	vadd.f32	s15, s0, s15
 800959e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8009670 <__ieee754_logf+0x1bc>
 80095a2:	eddf 4a34 	vldr	s9, [pc, #208]	; 8009674 <__ieee754_logf+0x1c0>
 80095a6:	4934      	ldr	r1, [pc, #208]	; (8009678 <__ieee754_logf+0x1c4>)
 80095a8:	ee80 6a27 	vdiv.f32	s12, s0, s15
 80095ac:	4419      	add	r1, r3
 80095ae:	f5c3 1357 	rsb	r3, r3, #3522560	; 0x35c000
 80095b2:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80095b6:	430b      	orrs	r3, r1
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	ee07 2a90 	vmov	s15, r2
 80095be:	ee26 5a06 	vmul.f32	s10, s12, s12
 80095c2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80095c6:	ee25 7a05 	vmul.f32	s14, s10, s10
 80095ca:	eddf 7a2c 	vldr	s15, [pc, #176]	; 800967c <__ieee754_logf+0x1c8>
 80095ce:	eee7 7a25 	vfma.f32	s15, s14, s11
 80095d2:	eddf 5a2b 	vldr	s11, [pc, #172]	; 8009680 <__ieee754_logf+0x1cc>
 80095d6:	eee7 5a87 	vfma.f32	s11, s15, s14
 80095da:	eddf 7a2a 	vldr	s15, [pc, #168]	; 8009684 <__ieee754_logf+0x1d0>
 80095de:	eee7 7a24 	vfma.f32	s15, s14, s9
 80095e2:	eddf 4a29 	vldr	s9, [pc, #164]	; 8009688 <__ieee754_logf+0x1d4>
 80095e6:	eee7 4a87 	vfma.f32	s9, s15, s14
 80095ea:	eddf 7a28 	vldr	s15, [pc, #160]	; 800968c <__ieee754_logf+0x1d8>
 80095ee:	eee4 7a87 	vfma.f32	s15, s9, s14
 80095f2:	ee67 7a85 	vmul.f32	s15, s15, s10
 80095f6:	eee5 7a87 	vfma.f32	s15, s11, s14
 80095fa:	dd1c      	ble.n	8009636 <__ieee754_logf+0x182>
 80095fc:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8009600:	ee20 7a07 	vmul.f32	s14, s0, s14
 8009604:	ee27 7a00 	vmul.f32	s14, s14, s0
 8009608:	ee77 7a87 	vadd.f32	s15, s15, s14
 800960c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8009610:	b922      	cbnz	r2, 800961c <__ieee754_logf+0x168>
 8009612:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009616:	ee30 0a67 	vsub.f32	s0, s0, s15
 800961a:	4770      	bx	lr
 800961c:	ed9f 6a11 	vldr	s12, [pc, #68]	; 8009664 <__ieee754_logf+0x1b0>
 8009620:	eee6 7a86 	vfma.f32	s15, s13, s12
 8009624:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009628:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800962c:	eddf 7a0e 	vldr	s15, [pc, #56]	; 8009668 <__ieee754_logf+0x1b4>
 8009630:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 8009634:	4770      	bx	lr
 8009636:	ee70 7a67 	vsub.f32	s15, s0, s15
 800963a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800963e:	2a00      	cmp	r2, #0
 8009640:	d0e9      	beq.n	8009616 <__ieee754_logf+0x162>
 8009642:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8009664 <__ieee754_logf+0x1b0>
 8009646:	eee6 7ac7 	vfms.f32	s15, s13, s14
 800964a:	e7ed      	b.n	8009628 <__ieee754_logf+0x174>
 800964c:	ed9f 0a02 	vldr	s0, [pc, #8]	; 8009658 <__ieee754_logf+0x1a4>
 8009650:	4770      	bx	lr
 8009652:	bf00      	nop
 8009654:	cc000000 	.word	0xcc000000
 8009658:	00000000 	.word	0x00000000
 800965c:	4c000000 	.word	0x4c000000
 8009660:	004afb20 	.word	0x004afb20
 8009664:	3717f7d1 	.word	0x3717f7d1
 8009668:	3f317180 	.word	0x3f317180
 800966c:	3eaaaaab 	.word	0x3eaaaaab
 8009670:	3e1cd04f 	.word	0x3e1cd04f
 8009674:	3e178897 	.word	0x3e178897
 8009678:	ffcf5c30 	.word	0xffcf5c30
 800967c:	3e638e29 	.word	0x3e638e29
 8009680:	3ecccccd 	.word	0x3ecccccd
 8009684:	3e3a3325 	.word	0x3e3a3325
 8009688:	3e924925 	.word	0x3e924925
 800968c:	3f2aaaab 	.word	0x3f2aaaab

08009690 <__ieee754_powf>:
 8009690:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009694:	ee10 5a90 	vmov	r5, s1
 8009698:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 800969c:	ed2d 8b02 	vpush	{d8}
 80096a0:	eeb0 8a40 	vmov.f32	s16, s0
 80096a4:	eef0 8a60 	vmov.f32	s17, s1
 80096a8:	f000 8293 	beq.w	8009bd2 <__ieee754_powf+0x542>
 80096ac:	ee10 8a10 	vmov	r8, s0
 80096b0:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 80096b4:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 80096b8:	dc06      	bgt.n	80096c8 <__ieee754_powf+0x38>
 80096ba:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 80096be:	dd0a      	ble.n	80096d6 <__ieee754_powf+0x46>
 80096c0:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 80096c4:	f000 8285 	beq.w	8009bd2 <__ieee754_powf+0x542>
 80096c8:	ecbd 8b02 	vpop	{d8}
 80096cc:	48d9      	ldr	r0, [pc, #868]	; (8009a34 <__ieee754_powf+0x3a4>)
 80096ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80096d2:	f000 bbeb 	b.w	8009eac <nanf>
 80096d6:	f1b8 0f00 	cmp.w	r8, #0
 80096da:	da1d      	bge.n	8009718 <__ieee754_powf+0x88>
 80096dc:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 80096e0:	da2c      	bge.n	800973c <__ieee754_powf+0xac>
 80096e2:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 80096e6:	db30      	blt.n	800974a <__ieee754_powf+0xba>
 80096e8:	15fb      	asrs	r3, r7, #23
 80096ea:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 80096ee:	fa47 f603 	asr.w	r6, r7, r3
 80096f2:	fa06 f303 	lsl.w	r3, r6, r3
 80096f6:	42bb      	cmp	r3, r7
 80096f8:	d127      	bne.n	800974a <__ieee754_powf+0xba>
 80096fa:	f006 0601 	and.w	r6, r6, #1
 80096fe:	f1c6 0602 	rsb	r6, r6, #2
 8009702:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8009706:	d122      	bne.n	800974e <__ieee754_powf+0xbe>
 8009708:	2d00      	cmp	r5, #0
 800970a:	f280 8268 	bge.w	8009bde <__ieee754_powf+0x54e>
 800970e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8009712:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8009716:	e00d      	b.n	8009734 <__ieee754_powf+0xa4>
 8009718:	2600      	movs	r6, #0
 800971a:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800971e:	d1f0      	bne.n	8009702 <__ieee754_powf+0x72>
 8009720:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8009724:	f000 8255 	beq.w	8009bd2 <__ieee754_powf+0x542>
 8009728:	dd0a      	ble.n	8009740 <__ieee754_powf+0xb0>
 800972a:	2d00      	cmp	r5, #0
 800972c:	f280 8254 	bge.w	8009bd8 <__ieee754_powf+0x548>
 8009730:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 8009a38 <__ieee754_powf+0x3a8>
 8009734:	ecbd 8b02 	vpop	{d8}
 8009738:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800973c:	2602      	movs	r6, #2
 800973e:	e7ec      	b.n	800971a <__ieee754_powf+0x8a>
 8009740:	2d00      	cmp	r5, #0
 8009742:	daf5      	bge.n	8009730 <__ieee754_powf+0xa0>
 8009744:	eeb1 0a68 	vneg.f32	s0, s17
 8009748:	e7f4      	b.n	8009734 <__ieee754_powf+0xa4>
 800974a:	2600      	movs	r6, #0
 800974c:	e7d9      	b.n	8009702 <__ieee754_powf+0x72>
 800974e:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 8009752:	d102      	bne.n	800975a <__ieee754_powf+0xca>
 8009754:	ee28 0a08 	vmul.f32	s0, s16, s16
 8009758:	e7ec      	b.n	8009734 <__ieee754_powf+0xa4>
 800975a:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 800975e:	eeb0 0a48 	vmov.f32	s0, s16
 8009762:	d108      	bne.n	8009776 <__ieee754_powf+0xe6>
 8009764:	f1b8 0f00 	cmp.w	r8, #0
 8009768:	db05      	blt.n	8009776 <__ieee754_powf+0xe6>
 800976a:	ecbd 8b02 	vpop	{d8}
 800976e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009772:	f000 ba4d 	b.w	8009c10 <__ieee754_sqrtf>
 8009776:	f000 fb87 	bl	8009e88 <fabsf>
 800977a:	b124      	cbz	r4, 8009786 <__ieee754_powf+0xf6>
 800977c:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 8009780:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8009784:	d117      	bne.n	80097b6 <__ieee754_powf+0x126>
 8009786:	2d00      	cmp	r5, #0
 8009788:	bfbc      	itt	lt
 800978a:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 800978e:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8009792:	f1b8 0f00 	cmp.w	r8, #0
 8009796:	dacd      	bge.n	8009734 <__ieee754_powf+0xa4>
 8009798:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 800979c:	ea54 0306 	orrs.w	r3, r4, r6
 80097a0:	d104      	bne.n	80097ac <__ieee754_powf+0x11c>
 80097a2:	ee70 7a40 	vsub.f32	s15, s0, s0
 80097a6:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80097aa:	e7c3      	b.n	8009734 <__ieee754_powf+0xa4>
 80097ac:	2e01      	cmp	r6, #1
 80097ae:	d1c1      	bne.n	8009734 <__ieee754_powf+0xa4>
 80097b0:	eeb1 0a40 	vneg.f32	s0, s0
 80097b4:	e7be      	b.n	8009734 <__ieee754_powf+0xa4>
 80097b6:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 80097ba:	3801      	subs	r0, #1
 80097bc:	ea56 0300 	orrs.w	r3, r6, r0
 80097c0:	d104      	bne.n	80097cc <__ieee754_powf+0x13c>
 80097c2:	ee38 8a48 	vsub.f32	s16, s16, s16
 80097c6:	ee88 0a08 	vdiv.f32	s0, s16, s16
 80097ca:	e7b3      	b.n	8009734 <__ieee754_powf+0xa4>
 80097cc:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 80097d0:	dd6d      	ble.n	80098ae <__ieee754_powf+0x21e>
 80097d2:	4b9a      	ldr	r3, [pc, #616]	; (8009a3c <__ieee754_powf+0x3ac>)
 80097d4:	429c      	cmp	r4, r3
 80097d6:	dc06      	bgt.n	80097e6 <__ieee754_powf+0x156>
 80097d8:	2d00      	cmp	r5, #0
 80097da:	daa9      	bge.n	8009730 <__ieee754_powf+0xa0>
 80097dc:	ed9f 0a98 	vldr	s0, [pc, #608]	; 8009a40 <__ieee754_powf+0x3b0>
 80097e0:	ee20 0a00 	vmul.f32	s0, s0, s0
 80097e4:	e7a6      	b.n	8009734 <__ieee754_powf+0xa4>
 80097e6:	4b97      	ldr	r3, [pc, #604]	; (8009a44 <__ieee754_powf+0x3b4>)
 80097e8:	429c      	cmp	r4, r3
 80097ea:	dd02      	ble.n	80097f2 <__ieee754_powf+0x162>
 80097ec:	2d00      	cmp	r5, #0
 80097ee:	dcf5      	bgt.n	80097dc <__ieee754_powf+0x14c>
 80097f0:	e79e      	b.n	8009730 <__ieee754_powf+0xa0>
 80097f2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80097f6:	ee30 0a67 	vsub.f32	s0, s0, s15
 80097fa:	ed9f 7a93 	vldr	s14, [pc, #588]	; 8009a48 <__ieee754_powf+0x3b8>
 80097fe:	eef1 6a40 	vneg.f32	s13, s0
 8009802:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8009806:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800980a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800980e:	eee7 7a40 	vfms.f32	s15, s14, s0
 8009812:	ee60 0a00 	vmul.f32	s1, s0, s0
 8009816:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 8009a4c <__ieee754_powf+0x3bc>
 800981a:	ee67 0aa0 	vmul.f32	s1, s15, s1
 800981e:	eddf 7a8c 	vldr	s15, [pc, #560]	; 8009a50 <__ieee754_powf+0x3c0>
 8009822:	ee67 7ae0 	vnmul.f32	s15, s15, s1
 8009826:	eee0 7a07 	vfma.f32	s15, s0, s14
 800982a:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8009a54 <__ieee754_powf+0x3c4>
 800982e:	eeb0 6a67 	vmov.f32	s12, s15
 8009832:	eea0 6a07 	vfma.f32	s12, s0, s14
 8009836:	ee16 3a10 	vmov	r3, s12
 800983a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800983e:	f023 030f 	bic.w	r3, r3, #15
 8009842:	ee00 3a90 	vmov	s1, r3
 8009846:	eee6 0a87 	vfma.f32	s1, s13, s14
 800984a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800984e:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 8009852:	f025 050f 	bic.w	r5, r5, #15
 8009856:	ee07 5a10 	vmov	s14, r5
 800985a:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800985e:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8009862:	ee07 3a90 	vmov	s15, r3
 8009866:	eee7 0a27 	vfma.f32	s1, s14, s15
 800986a:	3e01      	subs	r6, #1
 800986c:	ea56 0200 	orrs.w	r2, r6, r0
 8009870:	ee07 5a10 	vmov	s14, r5
 8009874:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009878:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 800987c:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8009880:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8009884:	ee17 4a10 	vmov	r4, s14
 8009888:	bf08      	it	eq
 800988a:	eeb0 8a40 	vmoveq.f32	s16, s0
 800988e:	2c00      	cmp	r4, #0
 8009890:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8009894:	f340 8184 	ble.w	8009ba0 <__ieee754_powf+0x510>
 8009898:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 800989c:	f340 80fc 	ble.w	8009a98 <__ieee754_powf+0x408>
 80098a0:	eddf 7a67 	vldr	s15, [pc, #412]	; 8009a40 <__ieee754_powf+0x3b0>
 80098a4:	ee28 0a27 	vmul.f32	s0, s16, s15
 80098a8:	ee20 0a27 	vmul.f32	s0, s0, s15
 80098ac:	e742      	b.n	8009734 <__ieee754_powf+0xa4>
 80098ae:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
 80098b2:	bfbf      	itttt	lt
 80098b4:	eddf 7a68 	vldrlt	s15, [pc, #416]	; 8009a58 <__ieee754_powf+0x3c8>
 80098b8:	ee60 7a27 	vmullt.f32	s15, s0, s15
 80098bc:	f06f 0217 	mvnlt.w	r2, #23
 80098c0:	ee17 4a90 	vmovlt	r4, s15
 80098c4:	ea4f 53e4 	mov.w	r3, r4, asr #23
 80098c8:	bfa8      	it	ge
 80098ca:	2200      	movge	r2, #0
 80098cc:	3b7f      	subs	r3, #127	; 0x7f
 80098ce:	4413      	add	r3, r2
 80098d0:	4a62      	ldr	r2, [pc, #392]	; (8009a5c <__ieee754_powf+0x3cc>)
 80098d2:	f3c4 0416 	ubfx	r4, r4, #0, #23
 80098d6:	4294      	cmp	r4, r2
 80098d8:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 80098dc:	dd06      	ble.n	80098ec <__ieee754_powf+0x25c>
 80098de:	4a60      	ldr	r2, [pc, #384]	; (8009a60 <__ieee754_powf+0x3d0>)
 80098e0:	4294      	cmp	r4, r2
 80098e2:	f340 80a5 	ble.w	8009a30 <__ieee754_powf+0x3a0>
 80098e6:	3301      	adds	r3, #1
 80098e8:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 80098ec:	2400      	movs	r4, #0
 80098ee:	4a5d      	ldr	r2, [pc, #372]	; (8009a64 <__ieee754_powf+0x3d4>)
 80098f0:	00a7      	lsls	r7, r4, #2
 80098f2:	443a      	add	r2, r7
 80098f4:	ee07 1a90 	vmov	s15, r1
 80098f8:	ed92 7a00 	vldr	s14, [r2]
 80098fc:	4a5a      	ldr	r2, [pc, #360]	; (8009a68 <__ieee754_powf+0x3d8>)
 80098fe:	ee37 6a27 	vadd.f32	s12, s14, s15
 8009902:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 8009906:	eec5 6a06 	vdiv.f32	s13, s10, s12
 800990a:	1049      	asrs	r1, r1, #1
 800990c:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 8009910:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 8009914:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 8009918:	ee77 5ac7 	vsub.f32	s11, s15, s14
 800991c:	ee06 1a10 	vmov	s12, r1
 8009920:	ee65 4aa6 	vmul.f32	s9, s11, s13
 8009924:	ee14 ca90 	vmov	ip, s9
 8009928:	ea02 0c0c 	and.w	ip, r2, ip
 800992c:	ee05 ca10 	vmov	s10, ip
 8009930:	eeb1 4a45 	vneg.f32	s8, s10
 8009934:	eee4 5a06 	vfma.f32	s11, s8, s12
 8009938:	ee36 6a47 	vsub.f32	s12, s12, s14
 800993c:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 8009a6c <__ieee754_powf+0x3dc>
 8009940:	ee37 6ac6 	vsub.f32	s12, s15, s12
 8009944:	ee64 7aa4 	vmul.f32	s15, s9, s9
 8009948:	eee4 5a06 	vfma.f32	s11, s8, s12
 800994c:	ee67 3aa7 	vmul.f32	s7, s15, s15
 8009950:	ee25 6aa6 	vmul.f32	s12, s11, s13
 8009954:	eddf 5a46 	vldr	s11, [pc, #280]	; 8009a70 <__ieee754_powf+0x3e0>
 8009958:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800995c:	eddf 5a45 	vldr	s11, [pc, #276]	; 8009a74 <__ieee754_powf+0x3e4>
 8009960:	eee7 5a27 	vfma.f32	s11, s14, s15
 8009964:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8009a48 <__ieee754_powf+0x3b8>
 8009968:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800996c:	eddf 5a42 	vldr	s11, [pc, #264]	; 8009a78 <__ieee754_powf+0x3e8>
 8009970:	eee7 5a27 	vfma.f32	s11, s14, s15
 8009974:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8009a7c <__ieee754_powf+0x3ec>
 8009978:	ee75 6a24 	vadd.f32	s13, s10, s9
 800997c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8009980:	ee66 6a86 	vmul.f32	s13, s13, s12
 8009984:	eef0 5a08 	vmov.f32	s11, #8	; 0x40400000  3.0
 8009988:	eef0 7a65 	vmov.f32	s15, s11
 800998c:	eee3 6a87 	vfma.f32	s13, s7, s14
 8009990:	eee5 7a05 	vfma.f32	s15, s10, s10
 8009994:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009998:	ee17 1a90 	vmov	r1, s15
 800999c:	4011      	ands	r1, r2
 800999e:	ee07 1a90 	vmov	s15, r1
 80099a2:	ee37 7ae5 	vsub.f32	s14, s15, s11
 80099a6:	eddf 5a36 	vldr	s11, [pc, #216]	; 8009a80 <__ieee754_powf+0x3f0>
 80099aa:	eea4 7a05 	vfma.f32	s14, s8, s10
 80099ae:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80099b2:	ee27 7a24 	vmul.f32	s14, s14, s9
 80099b6:	eea7 7a86 	vfma.f32	s14, s15, s12
 80099ba:	eeb0 6a47 	vmov.f32	s12, s14
 80099be:	eea5 6a27 	vfma.f32	s12, s10, s15
 80099c2:	ee16 1a10 	vmov	r1, s12
 80099c6:	4011      	ands	r1, r2
 80099c8:	ee06 1a90 	vmov	s13, r1
 80099cc:	eee4 6a27 	vfma.f32	s13, s8, s15
 80099d0:	eddf 7a2c 	vldr	s15, [pc, #176]	; 8009a84 <__ieee754_powf+0x3f4>
 80099d4:	ee37 7a66 	vsub.f32	s14, s14, s13
 80099d8:	ee06 1a10 	vmov	s12, r1
 80099dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80099e0:	eddf 7a29 	vldr	s15, [pc, #164]	; 8009a88 <__ieee754_powf+0x3f8>
 80099e4:	4929      	ldr	r1, [pc, #164]	; (8009a8c <__ieee754_powf+0x3fc>)
 80099e6:	eea6 7a27 	vfma.f32	s14, s12, s15
 80099ea:	4439      	add	r1, r7
 80099ec:	edd1 7a00 	vldr	s15, [r1]
 80099f0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80099f4:	ee07 3a90 	vmov	s15, r3
 80099f8:	eef0 0a47 	vmov.f32	s1, s14
 80099fc:	4b24      	ldr	r3, [pc, #144]	; (8009a90 <__ieee754_powf+0x400>)
 80099fe:	eee6 0a25 	vfma.f32	s1, s12, s11
 8009a02:	443b      	add	r3, r7
 8009a04:	ed93 5a00 	vldr	s10, [r3]
 8009a08:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8009a0c:	ee70 0a85 	vadd.f32	s1, s1, s10
 8009a10:	ee70 7aa6 	vadd.f32	s15, s1, s13
 8009a14:	ee17 3a90 	vmov	r3, s15
 8009a18:	4013      	ands	r3, r2
 8009a1a:	ee07 3a90 	vmov	s15, r3
 8009a1e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009a22:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8009a26:	eee6 7a65 	vfms.f32	s15, s12, s11
 8009a2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009a2e:	e70e      	b.n	800984e <__ieee754_powf+0x1be>
 8009a30:	2401      	movs	r4, #1
 8009a32:	e75c      	b.n	80098ee <__ieee754_powf+0x25e>
 8009a34:	0800a329 	.word	0x0800a329
 8009a38:	00000000 	.word	0x00000000
 8009a3c:	3f7ffff7 	.word	0x3f7ffff7
 8009a40:	7149f2ca 	.word	0x7149f2ca
 8009a44:	3f800007 	.word	0x3f800007
 8009a48:	3eaaaaab 	.word	0x3eaaaaab
 8009a4c:	36eca570 	.word	0x36eca570
 8009a50:	3fb8aa3b 	.word	0x3fb8aa3b
 8009a54:	3fb8aa00 	.word	0x3fb8aa00
 8009a58:	4b800000 	.word	0x4b800000
 8009a5c:	001cc471 	.word	0x001cc471
 8009a60:	005db3d6 	.word	0x005db3d6
 8009a64:	0800a468 	.word	0x0800a468
 8009a68:	fffff000 	.word	0xfffff000
 8009a6c:	3e6c3255 	.word	0x3e6c3255
 8009a70:	3e53f142 	.word	0x3e53f142
 8009a74:	3e8ba305 	.word	0x3e8ba305
 8009a78:	3edb6db7 	.word	0x3edb6db7
 8009a7c:	3f19999a 	.word	0x3f19999a
 8009a80:	3f763800 	.word	0x3f763800
 8009a84:	3f76384f 	.word	0x3f76384f
 8009a88:	369dc3a0 	.word	0x369dc3a0
 8009a8c:	0800a478 	.word	0x0800a478
 8009a90:	0800a470 	.word	0x0800a470
 8009a94:	3338aa3c 	.word	0x3338aa3c
 8009a98:	f040 8092 	bne.w	8009bc0 <__ieee754_powf+0x530>
 8009a9c:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8009a94 <__ieee754_powf+0x404>
 8009aa0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009aa4:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8009aa8:	eef4 6ac7 	vcmpe.f32	s13, s14
 8009aac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ab0:	f73f aef6 	bgt.w	80098a0 <__ieee754_powf+0x210>
 8009ab4:	15db      	asrs	r3, r3, #23
 8009ab6:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 8009aba:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8009abe:	4103      	asrs	r3, r0
 8009ac0:	4423      	add	r3, r4
 8009ac2:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8009ac6:	4947      	ldr	r1, [pc, #284]	; (8009be4 <__ieee754_powf+0x554>)
 8009ac8:	3a7f      	subs	r2, #127	; 0x7f
 8009aca:	4111      	asrs	r1, r2
 8009acc:	ea23 0101 	bic.w	r1, r3, r1
 8009ad0:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8009ad4:	ee07 1a10 	vmov	s14, r1
 8009ad8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8009adc:	f1c2 0217 	rsb	r2, r2, #23
 8009ae0:	4110      	asrs	r0, r2
 8009ae2:	2c00      	cmp	r4, #0
 8009ae4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009ae8:	bfb8      	it	lt
 8009aea:	4240      	neglt	r0, r0
 8009aec:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8009af0:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8009be8 <__ieee754_powf+0x558>
 8009af4:	ee17 3a10 	vmov	r3, s14
 8009af8:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8009afc:	f023 030f 	bic.w	r3, r3, #15
 8009b00:	ee07 3a10 	vmov	s14, r3
 8009b04:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009b08:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8009b0c:	eddf 7a37 	vldr	s15, [pc, #220]	; 8009bec <__ieee754_powf+0x55c>
 8009b10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b14:	eee0 7aa6 	vfma.f32	s15, s1, s13
 8009b18:	eddf 6a35 	vldr	s13, [pc, #212]	; 8009bf0 <__ieee754_powf+0x560>
 8009b1c:	eeb0 0a67 	vmov.f32	s0, s15
 8009b20:	eea7 0a26 	vfma.f32	s0, s14, s13
 8009b24:	eeb0 6a40 	vmov.f32	s12, s0
 8009b28:	eea7 6a66 	vfms.f32	s12, s14, s13
 8009b2c:	ee20 7a00 	vmul.f32	s14, s0, s0
 8009b30:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8009b34:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8009bf4 <__ieee754_powf+0x564>
 8009b38:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 8009bf8 <__ieee754_powf+0x568>
 8009b3c:	eea7 6a26 	vfma.f32	s12, s14, s13
 8009b40:	eddf 6a2e 	vldr	s13, [pc, #184]	; 8009bfc <__ieee754_powf+0x56c>
 8009b44:	eee6 6a07 	vfma.f32	s13, s12, s14
 8009b48:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 8009c00 <__ieee754_powf+0x570>
 8009b4c:	eea6 6a87 	vfma.f32	s12, s13, s14
 8009b50:	eddf 6a2c 	vldr	s13, [pc, #176]	; 8009c04 <__ieee754_powf+0x574>
 8009b54:	eee6 6a07 	vfma.f32	s13, s12, s14
 8009b58:	eeb0 6a40 	vmov.f32	s12, s0
 8009b5c:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8009b60:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8009b64:	eeb0 7a46 	vmov.f32	s14, s12
 8009b68:	ee77 6a66 	vsub.f32	s13, s14, s13
 8009b6c:	ee20 6a06 	vmul.f32	s12, s0, s12
 8009b70:	eee0 7a27 	vfma.f32	s15, s0, s15
 8009b74:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8009b78:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009b7c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8009b80:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8009b84:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8009b88:	ee10 3a10 	vmov	r3, s0
 8009b8c:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8009b90:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009b94:	da1a      	bge.n	8009bcc <__ieee754_powf+0x53c>
 8009b96:	f000 f9e9 	bl	8009f6c <scalbnf>
 8009b9a:	ee20 0a08 	vmul.f32	s0, s0, s16
 8009b9e:	e5c9      	b.n	8009734 <__ieee754_powf+0xa4>
 8009ba0:	4a19      	ldr	r2, [pc, #100]	; (8009c08 <__ieee754_powf+0x578>)
 8009ba2:	4293      	cmp	r3, r2
 8009ba4:	dd02      	ble.n	8009bac <__ieee754_powf+0x51c>
 8009ba6:	eddf 7a19 	vldr	s15, [pc, #100]	; 8009c0c <__ieee754_powf+0x57c>
 8009baa:	e67b      	b.n	80098a4 <__ieee754_powf+0x214>
 8009bac:	d108      	bne.n	8009bc0 <__ieee754_powf+0x530>
 8009bae:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009bb2:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8009bb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009bba:	f6ff af7b 	blt.w	8009ab4 <__ieee754_powf+0x424>
 8009bbe:	e7f2      	b.n	8009ba6 <__ieee754_powf+0x516>
 8009bc0:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8009bc4:	f73f af76 	bgt.w	8009ab4 <__ieee754_powf+0x424>
 8009bc8:	2000      	movs	r0, #0
 8009bca:	e78f      	b.n	8009aec <__ieee754_powf+0x45c>
 8009bcc:	ee00 3a10 	vmov	s0, r3
 8009bd0:	e7e3      	b.n	8009b9a <__ieee754_powf+0x50a>
 8009bd2:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8009bd6:	e5ad      	b.n	8009734 <__ieee754_powf+0xa4>
 8009bd8:	eeb0 0a68 	vmov.f32	s0, s17
 8009bdc:	e5aa      	b.n	8009734 <__ieee754_powf+0xa4>
 8009bde:	eeb0 0a48 	vmov.f32	s0, s16
 8009be2:	e5a7      	b.n	8009734 <__ieee754_powf+0xa4>
 8009be4:	007fffff 	.word	0x007fffff
 8009be8:	3f317218 	.word	0x3f317218
 8009bec:	35bfbe8c 	.word	0x35bfbe8c
 8009bf0:	3f317200 	.word	0x3f317200
 8009bf4:	3331bb4c 	.word	0x3331bb4c
 8009bf8:	b5ddea0e 	.word	0xb5ddea0e
 8009bfc:	388ab355 	.word	0x388ab355
 8009c00:	bb360b61 	.word	0xbb360b61
 8009c04:	3e2aaaab 	.word	0x3e2aaaab
 8009c08:	43160000 	.word	0x43160000
 8009c0c:	0da24260 	.word	0x0da24260

08009c10 <__ieee754_sqrtf>:
 8009c10:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8009c14:	4770      	bx	lr

08009c16 <matherr>:
 8009c16:	2000      	movs	r0, #0
 8009c18:	4770      	bx	lr
 8009c1a:	0000      	movs	r0, r0
 8009c1c:	0000      	movs	r0, r0
	...

08009c20 <nan>:
 8009c20:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009c28 <nan+0x8>
 8009c24:	4770      	bx	lr
 8009c26:	bf00      	nop
 8009c28:	00000000 	.word	0x00000000
 8009c2c:	7ff80000 	.word	0x7ff80000

08009c30 <expm1f>:
 8009c30:	ee10 2a10 	vmov	r2, s0
 8009c34:	4985      	ldr	r1, [pc, #532]	; (8009e4c <expm1f+0x21c>)
 8009c36:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8009c3a:	428b      	cmp	r3, r1
 8009c3c:	d924      	bls.n	8009c88 <expm1f+0x58>
 8009c3e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8009c42:	d902      	bls.n	8009c4a <expm1f+0x1a>
 8009c44:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009c48:	4770      	bx	lr
 8009c4a:	d106      	bne.n	8009c5a <expm1f+0x2a>
 8009c4c:	2a00      	cmp	r2, #0
 8009c4e:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8009c52:	bfb8      	it	lt
 8009c54:	eeb0 0a67 	vmovlt.f32	s0, s15
 8009c58:	4770      	bx	lr
 8009c5a:	2a00      	cmp	r2, #0
 8009c5c:	db08      	blt.n	8009c70 <expm1f+0x40>
 8009c5e:	4a7c      	ldr	r2, [pc, #496]	; (8009e50 <expm1f+0x220>)
 8009c60:	4293      	cmp	r3, r2
 8009c62:	f240 80eb 	bls.w	8009e3c <expm1f+0x20c>
 8009c66:	ed9f 0a7b 	vldr	s0, [pc, #492]	; 8009e54 <expm1f+0x224>
 8009c6a:	ee20 0a00 	vmul.f32	s0, s0, s0
 8009c6e:	4770      	bx	lr
 8009c70:	eddf 7a79 	vldr	s15, [pc, #484]	; 8009e58 <expm1f+0x228>
 8009c74:	ee70 7a27 	vadd.f32	s15, s0, s15
 8009c78:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009c7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c80:	d554      	bpl.n	8009d2c <expm1f+0xfc>
 8009c82:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8009c86:	4770      	bx	lr
 8009c88:	4974      	ldr	r1, [pc, #464]	; (8009e5c <expm1f+0x22c>)
 8009c8a:	428b      	cmp	r3, r1
 8009c8c:	d96d      	bls.n	8009d6a <expm1f+0x13a>
 8009c8e:	4974      	ldr	r1, [pc, #464]	; (8009e60 <expm1f+0x230>)
 8009c90:	428b      	cmp	r3, r1
 8009c92:	d84b      	bhi.n	8009d2c <expm1f+0xfc>
 8009c94:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8009e64 <expm1f+0x234>
 8009c98:	2a00      	cmp	r2, #0
 8009c9a:	bfa7      	ittee	ge
 8009c9c:	ee30 7a47 	vsubge.f32	s14, s0, s14
 8009ca0:	eddf 7a71 	vldrge	s15, [pc, #452]	; 8009e68 <expm1f+0x238>
 8009ca4:	eddf 7a71 	vldrlt	s15, [pc, #452]	; 8009e6c <expm1f+0x23c>
 8009ca8:	ee30 7a07 	vaddlt.f32	s14, s0, s14
 8009cac:	bfac      	ite	ge
 8009cae:	2301      	movge	r3, #1
 8009cb0:	f04f 33ff 	movlt.w	r3, #4294967295
 8009cb4:	ee37 0a67 	vsub.f32	s0, s14, s15
 8009cb8:	ee37 7a40 	vsub.f32	s14, s14, s0
 8009cbc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009cc0:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8009cc4:	ee20 5a25 	vmul.f32	s10, s0, s11
 8009cc8:	eddf 6a69 	vldr	s13, [pc, #420]	; 8009e70 <expm1f+0x240>
 8009ccc:	ed9f 6a69 	vldr	s12, [pc, #420]	; 8009e74 <expm1f+0x244>
 8009cd0:	ee20 7a05 	vmul.f32	s14, s0, s10
 8009cd4:	eea7 6a26 	vfma.f32	s12, s14, s13
 8009cd8:	eddf 6a67 	vldr	s13, [pc, #412]	; 8009e78 <expm1f+0x248>
 8009cdc:	eee6 6a07 	vfma.f32	s13, s12, s14
 8009ce0:	ed9f 6a66 	vldr	s12, [pc, #408]	; 8009e7c <expm1f+0x24c>
 8009ce4:	eea6 6a87 	vfma.f32	s12, s13, s14
 8009ce8:	eddf 6a65 	vldr	s13, [pc, #404]	; 8009e80 <expm1f+0x250>
 8009cec:	eee6 6a07 	vfma.f32	s13, s12, s14
 8009cf0:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8009cf4:	eef0 4a46 	vmov.f32	s9, s12
 8009cf8:	eee6 4a87 	vfma.f32	s9, s13, s14
 8009cfc:	eef0 6a64 	vmov.f32	s13, s9
 8009d00:	eef0 4a08 	vmov.f32	s9, #8	; 0x40400000  3.0
 8009d04:	eee5 4a66 	vfms.f32	s9, s10, s13
 8009d08:	ee36 5ae4 	vsub.f32	s10, s13, s9
 8009d0c:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 8009d10:	eee0 6a64 	vfms.f32	s13, s0, s9
 8009d14:	eef0 4a66 	vmov.f32	s9, s13
 8009d18:	eec5 6a24 	vdiv.f32	s13, s10, s9
 8009d1c:	ee66 6a87 	vmul.f32	s13, s13, s14
 8009d20:	bb8b      	cbnz	r3, 8009d86 <expm1f+0x156>
 8009d22:	eef0 7a47 	vmov.f32	s15, s14
 8009d26:	eed0 7a26 	vfnms.f32	s15, s0, s13
 8009d2a:	e027      	b.n	8009d7c <expm1f+0x14c>
 8009d2c:	eddf 7a55 	vldr	s15, [pc, #340]	; 8009e84 <expm1f+0x254>
 8009d30:	2a00      	cmp	r2, #0
 8009d32:	ee20 7a27 	vmul.f32	s14, s0, s15
 8009d36:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8009d3a:	eefe 7a00 	vmov.f32	s15, #224	; 0xbf000000 -0.5
 8009d3e:	bfa8      	it	ge
 8009d40:	eef0 7a66 	vmovge.f32	s15, s13
 8009d44:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009d48:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8009e64 <expm1f+0x234>
 8009d4c:	eddf 6a46 	vldr	s13, [pc, #280]	; 8009e68 <expm1f+0x238>
 8009d50:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009d54:	ee17 3a90 	vmov	r3, s15
 8009d58:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009d5c:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8009d60:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8009d64:	eeb0 7a40 	vmov.f32	s14, s0
 8009d68:	e7a4      	b.n	8009cb4 <expm1f+0x84>
 8009d6a:	f1b3 5f4c 	cmp.w	r3, #855638016	; 0x33000000
 8009d6e:	d208      	bcs.n	8009d82 <expm1f+0x152>
 8009d70:	eddf 7a38 	vldr	s15, [pc, #224]	; 8009e54 <expm1f+0x224>
 8009d74:	ee70 7a27 	vadd.f32	s15, s0, s15
 8009d78:	ee77 7ae7 	vsub.f32	s15, s15, s15
 8009d7c:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009d80:	4770      	bx	lr
 8009d82:	2300      	movs	r3, #0
 8009d84:	e79c      	b.n	8009cc0 <expm1f+0x90>
 8009d86:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8009d8a:	1c5a      	adds	r2, r3, #1
 8009d8c:	eed6 7a80 	vfnms.f32	s15, s13, s0
 8009d90:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009d94:	d106      	bne.n	8009da4 <expm1f+0x174>
 8009d96:	ee70 7a67 	vsub.f32	s15, s0, s15
 8009d9a:	eebe 0a00 	vmov.f32	s0, #224	; 0xbf000000 -0.5
 8009d9e:	eea7 0aa5 	vfma.f32	s0, s15, s11
 8009da2:	4770      	bx	lr
 8009da4:	2b01      	cmp	r3, #1
 8009da6:	d118      	bne.n	8009dda <expm1f+0x1aa>
 8009da8:	eebd 7a00 	vmov.f32	s14, #208	; 0xbe800000 -0.250
 8009dac:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8009db0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009db4:	bf41      	itttt	mi
 8009db6:	ee30 0a25 	vaddmi.f32	s0, s0, s11
 8009dba:	ee37 0ac0 	vsubmi.f32	s0, s15, s0
 8009dbe:	eef8 7a00 	vmovmi.f32	s15, #128	; 0xc0000000 -2.0
 8009dc2:	ee20 0a27 	vmulmi.f32	s0, s0, s15
 8009dc6:	bf5f      	itttt	pl
 8009dc8:	ee30 0a67 	vsubpl.f32	s0, s0, s15
 8009dcc:	eef0 7a00 	vmovpl.f32	s15, #0	; 0x40000000  2.0
 8009dd0:	eea0 6a27 	vfmapl.f32	s12, s0, s15
 8009dd4:	eeb0 0a46 	vmovpl.f32	s0, s12
 8009dd8:	4770      	bx	lr
 8009dda:	1c5a      	adds	r2, r3, #1
 8009ddc:	2a39      	cmp	r2, #57	; 0x39
 8009dde:	ea4f 51c3 	mov.w	r1, r3, lsl #23
 8009de2:	d90b      	bls.n	8009dfc <expm1f+0x1cc>
 8009de4:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8009de8:	ee36 0a40 	vsub.f32	s0, s12, s0
 8009dec:	ee10 3a10 	vmov	r3, s0
 8009df0:	440b      	add	r3, r1
 8009df2:	ee00 3a10 	vmov	s0, r3
 8009df6:	ee30 0a46 	vsub.f32	s0, s0, s12
 8009dfa:	4770      	bx	lr
 8009dfc:	2b16      	cmp	r3, #22
 8009dfe:	dc11      	bgt.n	8009e24 <expm1f+0x1f4>
 8009e00:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009e04:	fa42 f303 	asr.w	r3, r2, r3
 8009e08:	f1c3 537e 	rsb	r3, r3, #1065353216	; 0x3f800000
 8009e0c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8009e10:	ee07 3a90 	vmov	s15, r3
 8009e14:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8009e18:	ee10 3a10 	vmov	r3, s0
 8009e1c:	440b      	add	r3, r1
 8009e1e:	ee00 3a10 	vmov	s0, r3
 8009e22:	4770      	bx	lr
 8009e24:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 8009e28:	05db      	lsls	r3, r3, #23
 8009e2a:	ee07 3a10 	vmov	s14, r3
 8009e2e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009e32:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009e36:	ee30 0a06 	vadd.f32	s0, s0, s12
 8009e3a:	e7ed      	b.n	8009e18 <expm1f+0x1e8>
 8009e3c:	eddf 7a11 	vldr	s15, [pc, #68]	; 8009e84 <expm1f+0x254>
 8009e40:	ee20 7a27 	vmul.f32	s14, s0, s15
 8009e44:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8009e48:	e77c      	b.n	8009d44 <expm1f+0x114>
 8009e4a:	bf00      	nop
 8009e4c:	4195b843 	.word	0x4195b843
 8009e50:	42b17217 	.word	0x42b17217
 8009e54:	7149f2ca 	.word	0x7149f2ca
 8009e58:	0da24260 	.word	0x0da24260
 8009e5c:	3eb17218 	.word	0x3eb17218
 8009e60:	3f851591 	.word	0x3f851591
 8009e64:	3f317180 	.word	0x3f317180
 8009e68:	3717f7d1 	.word	0x3717f7d1
 8009e6c:	b717f7d1 	.word	0xb717f7d1
 8009e70:	b457edbb 	.word	0xb457edbb
 8009e74:	36867e54 	.word	0x36867e54
 8009e78:	b8a670cd 	.word	0xb8a670cd
 8009e7c:	3ad00d01 	.word	0x3ad00d01
 8009e80:	bd088889 	.word	0xbd088889
 8009e84:	3fb8aa3b 	.word	0x3fb8aa3b

08009e88 <fabsf>:
 8009e88:	ee10 3a10 	vmov	r3, s0
 8009e8c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009e90:	ee00 3a10 	vmov	s0, r3
 8009e94:	4770      	bx	lr

08009e96 <finitef>:
 8009e96:	ee10 3a10 	vmov	r3, s0
 8009e9a:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 8009e9e:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8009ea2:	bfac      	ite	ge
 8009ea4:	2000      	movge	r0, #0
 8009ea6:	2001      	movlt	r0, #1
 8009ea8:	4770      	bx	lr
	...

08009eac <nanf>:
 8009eac:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009eb4 <nanf+0x8>
 8009eb0:	4770      	bx	lr
 8009eb2:	bf00      	nop
 8009eb4:	7fc00000 	.word	0x7fc00000

08009eb8 <rintf>:
 8009eb8:	b513      	push	{r0, r1, r4, lr}
 8009eba:	ee10 1a10 	vmov	r1, s0
 8009ebe:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009ec2:	0ddc      	lsrs	r4, r3, #23
 8009ec4:	3c7f      	subs	r4, #127	; 0x7f
 8009ec6:	2c16      	cmp	r4, #22
 8009ec8:	dc46      	bgt.n	8009f58 <rintf+0xa0>
 8009eca:	b32b      	cbz	r3, 8009f18 <rintf+0x60>
 8009ecc:	2c00      	cmp	r4, #0
 8009ece:	ee10 2a10 	vmov	r2, s0
 8009ed2:	ea4f 70d1 	mov.w	r0, r1, lsr #31
 8009ed6:	da21      	bge.n	8009f1c <rintf+0x64>
 8009ed8:	f3c1 0316 	ubfx	r3, r1, #0, #23
 8009edc:	425b      	negs	r3, r3
 8009ede:	4a21      	ldr	r2, [pc, #132]	; (8009f64 <rintf+0xac>)
 8009ee0:	0a5b      	lsrs	r3, r3, #9
 8009ee2:	0d09      	lsrs	r1, r1, #20
 8009ee4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009ee8:	0509      	lsls	r1, r1, #20
 8009eea:	430b      	orrs	r3, r1
 8009eec:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 8009ef0:	ee07 3a90 	vmov	s15, r3
 8009ef4:	edd2 6a00 	vldr	s13, [r2]
 8009ef8:	ee36 7aa7 	vadd.f32	s14, s13, s15
 8009efc:	ed8d 7a01 	vstr	s14, [sp, #4]
 8009f00:	eddd 7a01 	vldr	s15, [sp, #4]
 8009f04:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009f08:	ee17 3a90 	vmov	r3, s15
 8009f0c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009f10:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 8009f14:	ee00 3a10 	vmov	s0, r3
 8009f18:	b002      	add	sp, #8
 8009f1a:	bd10      	pop	{r4, pc}
 8009f1c:	4b12      	ldr	r3, [pc, #72]	; (8009f68 <rintf+0xb0>)
 8009f1e:	4123      	asrs	r3, r4
 8009f20:	4219      	tst	r1, r3
 8009f22:	d0f9      	beq.n	8009f18 <rintf+0x60>
 8009f24:	085b      	lsrs	r3, r3, #1
 8009f26:	4219      	tst	r1, r3
 8009f28:	d006      	beq.n	8009f38 <rintf+0x80>
 8009f2a:	ea21 0203 	bic.w	r2, r1, r3
 8009f2e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8009f32:	fa43 f404 	asr.w	r4, r3, r4
 8009f36:	4322      	orrs	r2, r4
 8009f38:	4b0a      	ldr	r3, [pc, #40]	; (8009f64 <rintf+0xac>)
 8009f3a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009f3e:	ed90 7a00 	vldr	s14, [r0]
 8009f42:	ee07 2a90 	vmov	s15, r2
 8009f46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009f4a:	edcd 7a01 	vstr	s15, [sp, #4]
 8009f4e:	ed9d 0a01 	vldr	s0, [sp, #4]
 8009f52:	ee30 0a47 	vsub.f32	s0, s0, s14
 8009f56:	e7df      	b.n	8009f18 <rintf+0x60>
 8009f58:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8009f5c:	d3dc      	bcc.n	8009f18 <rintf+0x60>
 8009f5e:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009f62:	e7d9      	b.n	8009f18 <rintf+0x60>
 8009f64:	0800a480 	.word	0x0800a480
 8009f68:	007fffff 	.word	0x007fffff

08009f6c <scalbnf>:
 8009f6c:	b508      	push	{r3, lr}
 8009f6e:	ee10 2a10 	vmov	r2, s0
 8009f72:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 8009f76:	ed2d 8b02 	vpush	{d8}
 8009f7a:	eef0 0a40 	vmov.f32	s1, s0
 8009f7e:	d004      	beq.n	8009f8a <scalbnf+0x1e>
 8009f80:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8009f84:	d306      	bcc.n	8009f94 <scalbnf+0x28>
 8009f86:	ee70 0a00 	vadd.f32	s1, s0, s0
 8009f8a:	ecbd 8b02 	vpop	{d8}
 8009f8e:	eeb0 0a60 	vmov.f32	s0, s1
 8009f92:	bd08      	pop	{r3, pc}
 8009f94:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009f98:	d21c      	bcs.n	8009fd4 <scalbnf+0x68>
 8009f9a:	4b1f      	ldr	r3, [pc, #124]	; (800a018 <scalbnf+0xac>)
 8009f9c:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800a01c <scalbnf+0xb0>
 8009fa0:	4298      	cmp	r0, r3
 8009fa2:	ee60 0a27 	vmul.f32	s1, s0, s15
 8009fa6:	db10      	blt.n	8009fca <scalbnf+0x5e>
 8009fa8:	ee10 2a90 	vmov	r2, s1
 8009fac:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 8009fb0:	3b19      	subs	r3, #25
 8009fb2:	4403      	add	r3, r0
 8009fb4:	2bfe      	cmp	r3, #254	; 0xfe
 8009fb6:	dd0f      	ble.n	8009fd8 <scalbnf+0x6c>
 8009fb8:	ed9f 8a19 	vldr	s16, [pc, #100]	; 800a020 <scalbnf+0xb4>
 8009fbc:	eeb0 0a48 	vmov.f32	s0, s16
 8009fc0:	f000 f834 	bl	800a02c <copysignf>
 8009fc4:	ee60 0a08 	vmul.f32	s1, s0, s16
 8009fc8:	e7df      	b.n	8009f8a <scalbnf+0x1e>
 8009fca:	eddf 7a16 	vldr	s15, [pc, #88]	; 800a024 <scalbnf+0xb8>
 8009fce:	ee60 0aa7 	vmul.f32	s1, s1, s15
 8009fd2:	e7da      	b.n	8009f8a <scalbnf+0x1e>
 8009fd4:	0ddb      	lsrs	r3, r3, #23
 8009fd6:	e7ec      	b.n	8009fb2 <scalbnf+0x46>
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	dd06      	ble.n	8009fea <scalbnf+0x7e>
 8009fdc:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8009fe0:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8009fe4:	ee00 3a90 	vmov	s1, r3
 8009fe8:	e7cf      	b.n	8009f8a <scalbnf+0x1e>
 8009fea:	f113 0f16 	cmn.w	r3, #22
 8009fee:	da06      	bge.n	8009ffe <scalbnf+0x92>
 8009ff0:	f24c 3350 	movw	r3, #50000	; 0xc350
 8009ff4:	4298      	cmp	r0, r3
 8009ff6:	dcdf      	bgt.n	8009fb8 <scalbnf+0x4c>
 8009ff8:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 800a024 <scalbnf+0xb8>
 8009ffc:	e7de      	b.n	8009fbc <scalbnf+0x50>
 8009ffe:	3319      	adds	r3, #25
 800a000:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800a004:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800a008:	eddf 7a07 	vldr	s15, [pc, #28]	; 800a028 <scalbnf+0xbc>
 800a00c:	ee07 3a10 	vmov	s14, r3
 800a010:	ee67 0a27 	vmul.f32	s1, s14, s15
 800a014:	e7b9      	b.n	8009f8a <scalbnf+0x1e>
 800a016:	bf00      	nop
 800a018:	ffff3cb0 	.word	0xffff3cb0
 800a01c:	4c000000 	.word	0x4c000000
 800a020:	7149f2ca 	.word	0x7149f2ca
 800a024:	0da24260 	.word	0x0da24260
 800a028:	33000000 	.word	0x33000000

0800a02c <copysignf>:
 800a02c:	ee10 3a10 	vmov	r3, s0
 800a030:	ee10 2a90 	vmov	r2, s1
 800a034:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a038:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800a03c:	4313      	orrs	r3, r2
 800a03e:	ee00 3a10 	vmov	s0, r3
 800a042:	4770      	bx	lr

0800a044 <_init>:
 800a044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a046:	bf00      	nop
 800a048:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a04a:	bc08      	pop	{r3}
 800a04c:	469e      	mov	lr, r3
 800a04e:	4770      	bx	lr

0800a050 <_fini>:
 800a050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a052:	bf00      	nop
 800a054:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a056:	bc08      	pop	{r3}
 800a058:	469e      	mov	lr, r3
 800a05a:	4770      	bx	lr
