# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vsim -gui work.fsm_tb(testbench) -voptargs=+acc
# vsim -gui work.fsm_tb(testbench) -voptargs="+acc" 
# Start time: 10:01:14 on Jan 08,2026
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.global(body)
# Loading work.fsm_tb(testbench)#1
# Loading work.reactiongamefsm(rtl)#1
add wave -position end  sim:/fsm_tb/Clk
add wave -position end  sim:/fsm_tb/Zero
add wave -position end  sim:/fsm_tb/Enable
add wave -position end  sim:/fsm_tb/A_Sync
add wave -position end  sim:/fsm_tb/B_Sync
add wave -position end  sim:/fsm_tb/nResetAsync
add wave -position end  sim:/fsm_tb/ENCounter
add wave -position end  sim:/fsm_tb/LED
run
run
run
run
run
run
run
run
run
# Causality operation skipped due to absence of debug database file
add wave -position end  sim:/fsm_tb/Entity_FSM/State
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
run
run
run
run
run
run
run
run
run
# End time: 10:28:35 on Jan 08,2026, Elapsed time: 0:27:21
# Errors: 0, Warnings: 0
