Command: vcs -debug_access+all -full64 +vcs+vcdpluson tb -l ../../results/logs/build.log \

Doing common elaboration 
                         Chronologic VCS (TM)
        Version N-2017.12-1_Full64 -- Wed Jun 11 19:11:20 2025
               Copyright (c) 1991-2017 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Top Level Modules:
       tb
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...
3 modules and 0 UDP read.
	However, due to incremental compilation, no re-compilation is necessary.
make[1]: Entering directory `/home/12112195/register-controller-functional-coverage/funct_cov/delivery/csrc' \

rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic    _74493_archive_1.so \
_prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o \
rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /Disk2/eda/synopsys/2017-18/RHELx86/VCSMX_2017.12-1/linux64/lib/libzerosoft_rt_stubs.so \
/Disk2/eda/synopsys/2017-18/RHELx86/VCSMX_2017.12-1/linux64/lib/liberrorinf.so /Disk2/eda/synopsys/2017-18/RHELx86/VCSMX_2017.12-1/linux64/lib/libsnpsmalloc.so \
/Disk2/eda/synopsys/2017-18/RHELx86/VCSMX_2017.12-1/linux64/lib/libvfs.so    /Disk2/eda/synopsys/2017-18/RHELx86/VCSMX_2017.12-1/linux64/lib/libvcsnew.so \
/Disk2/eda/synopsys/2017-18/RHELx86/VCSMX_2017.12-1/linux64/lib/libsimprofile.so \
/Disk2/eda/synopsys/2017-18/RHELx86/VCSMX_2017.12-1/linux64/lib/libvirsim.so /Disk2/eda/synopsys/2017-18/RHELx86/VCSMX_2017.12-1/linux64/lib/libuclinative.so \
/Disk2/eda/synopsys/2017-18/RHELx86/VCSMX_2017.12-1/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
/Disk2/eda/synopsys/2017-18/RHELx86/VCSMX_2017.12-1/linux64/lib/libvcsucli.so -Wl,-no-whole-archive \
_vcs_pli_stub_.o   /Disk2/eda/synopsys/2017-18/RHELx86/VCSMX_2017.12-1/linux64/lib/vcs_save_restore_new.o \
/Disk2/eda/synopsys/2017-18/RHELx86/VERDI_2017.12-1/share/PLI/VCS/LINUX64/pli.a -ldl \
-lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/home/12112195/register-controller-functional-coverage/funct_cov/delivery/csrc' \

CPU time: .393 seconds to compile + .351 seconds to elab + .320 seconds to link
