Analysis & Synthesis report for top
Thu Jun 03 13:32:13 2021
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|phase_counter:inst11|count
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for instr_mem:inst|altsyncram:altsyncram_component|altsyncram_ndl1:auto_generated|altsyncram_lnb2:altsyncram1
 17. Source assignments for datamem1:inst3|altsyncram:altsyncram_component|altsyncram_88l1:auto_generated|altsyncram_vib2:altsyncram1
 18. Parameter Settings for User Entity Instance: instr_mem:inst|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: altplltest:inst4|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: datamem1:inst3|altsyncram:altsyncram_component
 21. Parameter Settings for Inferred Entity Instance: segleddecoder:inst33|lpm_divide:Mod0
 22. altsyncram Parameter Settings by Entity Instance
 23. altpll Parameter Settings by Entity Instance
 24. In-System Memory Content Editor Settings
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jun 03 13:32:13 2021       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,220                                       ;
;     Total combinational functions  ; 2,075                                       ;
;     Dedicated logic registers      ; 658                                         ;
; Total registers                    ; 658                                         ;
; Total pins                         ; 255                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 131,072                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE30F23I7       ;                    ;
; Top-level entity name                                                      ; top                ; top                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                          ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../segleddecoder/segleddecoder.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/segleddecoder/segleddecoder.v                                          ;             ;
; ../branch_predictor/branch_predictor.v                             ; yes             ; User Verilog HDL File                        ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/branch_predictor/branch_predictor.v                                    ;             ;
; ../zero16/zero16.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/zero16/zero16.v                                                        ;             ;
; ../rwflagger/rwflagger.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/rwflagger/rwflagger.v                                                  ;             ;
; ../register_writer/register_writer.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/register_writer/register_writer.v                                      ;             ;
; ../register/register.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/register/register.v                                                    ;             ;
; ../program_counter/program_counter.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/program_counter/program_counter.v                                      ;             ;
; ../pipeline_register/pipeline_register.v                           ; yes             ; User Verilog HDL File                        ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/pipeline_register/pipeline_register.v                                  ;             ;
; ../phase_counter/phase_counter.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/phase_counter/phase_counter.v                                          ;             ;
; ../multiplexer/multiplexer.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/multiplexer/multiplexer.v                                              ;             ;
; ../jumper/jumper.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/jumper/jumper.v                                                        ;             ;
; ../forwarding_unit/forwarding_unit.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/forwarding_unit/forwarding_unit.v                                      ;             ;
; ../ext12to16/ext12to16.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/ext12to16/ext12to16.v                                                  ;             ;
; ../data_hazard_staller/data_hazard_staller.v                       ; yes             ; User Verilog HDL File                        ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/data_hazard_staller/data_hazard_staller.v                              ;             ;
; ../controller/controller.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/controller/controller.v                                                ;             ;
; ../ALU_LI/ALU_LI.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/ALU_LI/ALU_LI.v                                                        ;             ;
; top.bdf                                                            ; yes             ; User Block Diagram/Schematic File            ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/top.bdf                                                            ;             ;
; instr_mem.v                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/instr_mem.v                                                        ;             ;
; datamem1.v                                                         ; yes             ; User Wizard-Generated File                   ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/datamem1.v                                                         ;             ;
; altplltest.v                                                       ; yes             ; User Wizard-Generated File                   ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/altplltest.v                                                       ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                 ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                          ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                    ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                 ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                                                 ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                  ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                                                     ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                                                     ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                                                   ;             ;
; db/altsyncram_ndl1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/altsyncram_ndl1.tdf                                             ;             ;
; db/altsyncram_lnb2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/altsyncram_lnb2.tdf                                             ;             ;
; ../warshall_floyd_instr.mif                                        ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/warshall_floyd_instr.mif                                           ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                              ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                 ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf                                                                                     ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                              ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                              ;             ;
; db/altplltest_altpll.v                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/altplltest_altpll.v                                             ;             ;
; db/altsyncram_88l1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/altsyncram_88l1.tdf                                             ;             ;
; db/altsyncram_vib2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/altsyncram_vib2.tdf                                             ;             ;
; ../warshall_floyd_data.mif                                         ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/warshall_floyd_data.mif                                            ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                    ; altera_sld  ;
; db/ip/sld4d43b179/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/ip/sld4d43b179/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                               ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                 ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc                                                                                ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                            ;             ;
; db/lpm_divide_abm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/lpm_divide_abm.tdf                                              ;             ;
; db/sign_div_unsign_vlh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/sign_div_unsign_vlh.tdf                                         ;             ;
; db/alt_u_div_i7f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/alt_u_div_i7f.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/add_sub_8pc.tdf                                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                              ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                      ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,220                                                                                      ;
;                                             ;                                                                                            ;
; Total combinational functions               ; 2075                                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                                            ;
;     -- 4 input functions                    ; 1295                                                                                       ;
;     -- 3 input functions                    ; 481                                                                                        ;
;     -- <=2 input functions                  ; 299                                                                                        ;
;                                             ;                                                                                            ;
; Logic elements by mode                      ;                                                                                            ;
;     -- normal mode                          ; 1889                                                                                       ;
;     -- arithmetic mode                      ; 186                                                                                        ;
;                                             ;                                                                                            ;
; Total registers                             ; 658                                                                                        ;
;     -- Dedicated logic registers            ; 658                                                                                        ;
;     -- I/O registers                        ; 0                                                                                          ;
;                                             ;                                                                                            ;
; I/O pins                                    ; 255                                                                                        ;
; Total memory bits                           ; 131072                                                                                     ;
;                                             ;                                                                                            ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                          ;
;                                             ;                                                                                            ;
; Total PLLs                                  ; 1                                                                                          ;
;     -- PLLs                                 ; 1                                                                                          ;
;                                             ;                                                                                            ;
; Maximum fan-out node                        ; altplltest:inst4|altpll:altpll_component|altplltest_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 442                                                                                        ;
; Total fan-out                               ; 10875                                                                                      ;
; Average fan-out                             ; 3.31                                                                                       ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                                                                                                    ; 2075 (3)            ; 658 (0)                   ; 131072      ; 0            ; 0       ; 0         ; 255  ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                               ; work         ;
;    |ALU_LI:inst35|                                                                                                                      ; 392 (392)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ALU_LI:inst35                                                                                                                                                                                                                                                                                                                              ; ALU_LI                            ; work         ;
;    |altplltest:inst4|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altplltest:inst4                                                                                                                                                                                                                                                                                                                           ; altplltest                        ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altplltest:inst4|altpll:altpll_component                                                                                                                                                                                                                                                                                                   ; altpll                            ; work         ;
;          |altplltest_altpll:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altplltest:inst4|altpll:altpll_component|altplltest_altpll:auto_generated                                                                                                                                                                                                                                                                  ; altplltest_altpll                 ; work         ;
;    |branch_predictor:inst38|                                                                                                            ; 362 (362)           ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|branch_predictor:inst38                                                                                                                                                                                                                                                                                                                    ; branch_predictor                  ; work         ;
;    |data_hazard_staller:inst25|                                                                                                         ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_hazard_staller:inst25                                                                                                                                                                                                                                                                                                                 ; data_hazard_staller               ; work         ;
;    |datamem1:inst3|                                                                                                                     ; 79 (0)              ; 51 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|datamem1:inst3                                                                                                                                                                                                                                                                                                                             ; datamem1                          ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 79 (0)              ; 51 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|datamem1:inst3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;          |altsyncram_88l1:auto_generated|                                                                                               ; 79 (0)              ; 51 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|datamem1:inst3|altsyncram:altsyncram_component|altsyncram_88l1:auto_generated                                                                                                                                                                                                                                                              ; altsyncram_88l1                   ; work         ;
;             |altsyncram_vib2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|datamem1:inst3|altsyncram:altsyncram_component|altsyncram_88l1:auto_generated|altsyncram_vib2:altsyncram1                                                                                                                                                                                                                                  ; altsyncram_vib2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 79 (56)             ; 51 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|datamem1:inst3|altsyncram:altsyncram_component|altsyncram_88l1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 23 (23)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|datamem1:inst3|altsyncram:altsyncram_component|altsyncram_88l1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;    |forwarding_unit:inst12|                                                                                                             ; 190 (190)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|forwarding_unit:inst12                                                                                                                                                                                                                                                                                                                     ; forwarding_unit                   ; work         ;
;    |instr_mem:inst|                                                                                                                     ; 72 (0)              ; 50 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|instr_mem:inst                                                                                                                                                                                                                                                                                                                             ; instr_mem                         ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 72 (0)              ; 50 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|instr_mem:inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;          |altsyncram_ndl1:auto_generated|                                                                                               ; 72 (0)              ; 50 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|instr_mem:inst|altsyncram:altsyncram_component|altsyncram_ndl1:auto_generated                                                                                                                                                                                                                                                              ; altsyncram_ndl1                   ; work         ;
;             |altsyncram_lnb2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|instr_mem:inst|altsyncram:altsyncram_component|altsyncram_ndl1:auto_generated|altsyncram_lnb2:altsyncram1                                                                                                                                                                                                                                  ; altsyncram_lnb2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 72 (56)             ; 50 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|instr_mem:inst|altsyncram:altsyncram_component|altsyncram_ndl1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                                  ; 16 (16)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|instr_mem:inst|altsyncram:altsyncram_component|altsyncram_ndl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                              ; sld_rom_sr                        ; work         ;
;    |jumper:inst24|                                                                                                                      ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|jumper:inst24                                                                                                                                                                                                                                                                                                                              ; jumper                            ; work         ;
;    |multiplexer:inst18|                                                                                                                 ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|multiplexer:inst18                                                                                                                                                                                                                                                                                                                         ; multiplexer                       ; work         ;
;    |phase_counter:inst11|                                                                                                               ; 2 (2)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|phase_counter:inst11                                                                                                                                                                                                                                                                                                                       ; phase_counter                     ; work         ;
;    |pipeline_register:inst26|                                                                                                           ; 53 (53)             ; 52 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pipeline_register:inst26                                                                                                                                                                                                                                                                                                                   ; pipeline_register                 ; work         ;
;    |pipeline_register:inst27|                                                                                                           ; 53 (53)             ; 52 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pipeline_register:inst27                                                                                                                                                                                                                                                                                                                   ; pipeline_register                 ; work         ;
;    |pipeline_register:inst28|                                                                                                           ; 75 (75)             ; 68 (68)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pipeline_register:inst28                                                                                                                                                                                                                                                                                                                   ; pipeline_register                 ; work         ;
;    |pipeline_register:inst29|                                                                                                           ; 29 (29)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pipeline_register:inst29                                                                                                                                                                                                                                                                                                                   ; pipeline_register                 ; work         ;
;    |program_counter:inst9|                                                                                                              ; 56 (56)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|program_counter:inst9                                                                                                                                                                                                                                                                                                                      ; program_counter                   ; work         ;
;    |register:inst30|                                                                                                                    ; 192 (192)           ; 160 (160)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|register:inst30                                                                                                                                                                                                                                                                                                                            ; register                          ; work         ;
;    |register_writer:inst1|                                                                                                              ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|register_writer:inst1                                                                                                                                                                                                                                                                                                                      ; register_writer                   ; work         ;
;    |rwflagger:inst32|                                                                                                                   ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|rwflagger:inst32                                                                                                                                                                                                                                                                                                                           ; rwflagger                         ; work         ;
;    |segleddecoder:inst31|                                                                                                               ; 69 (69)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|segleddecoder:inst31                                                                                                                                                                                                                                                                                                                       ; segleddecoder                     ; work         ;
;    |segleddecoder:inst33|                                                                                                               ; 202 (58)            ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|segleddecoder:inst33                                                                                                                                                                                                                                                                                                                       ; segleddecoder                     ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 144 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|segleddecoder:inst33|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;          |lpm_divide_abm:auto_generated|                                                                                                ; 144 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|segleddecoder:inst33|lpm_divide:Mod0|lpm_divide_abm:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_abm                    ; work         ;
;             |sign_div_unsign_vlh:divider|                                                                                               ; 144 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|segleddecoder:inst33|lpm_divide:Mod0|lpm_divide_abm:auto_generated|sign_div_unsign_vlh:divider                                                                                                                                                                                                                                             ; sign_div_unsign_vlh               ; work         ;
;                |alt_u_div_i7f:divider|                                                                                                  ; 144 (144)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|segleddecoder:inst33|lpm_divide:Mod0|lpm_divide_abm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_i7f:divider                                                                                                                                                                                                                       ; alt_u_div_i7f                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 177 (1)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 176 (0)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 176 (0)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 176 (1)             ; 114 (6)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 175 (0)             ; 108 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 175 (137)           ; 108 (80)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 20 (20)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-----------------------------+
; Name                                                                                                                 ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                         ;
+----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-----------------------------+
; datamem1:inst3|altsyncram:altsyncram_component|altsyncram_88l1:auto_generated|altsyncram_vib2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; ../warshall_floyd_data.mif  ;
; instr_mem:inst|altsyncram:altsyncram_component|altsyncram_ndl1:auto_generated|altsyncram_lnb2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; ../warshall_floyd_instr.mif ;
+----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |top|instr_mem:inst                                                                                                                                                                                                                                                      ; instr_mem.v     ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |top|datamem1:inst3                                                                                                                                                                                                                                                      ; datamem1.v      ;
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |top|altplltest:inst4                                                                                                                                                                                                                                                    ; altplltest.v    ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------+
; State Machine - |top|phase_counter:inst11|count ;
+----------+--------------------------------------+
; Name     ; count.01                             ;
+----------+--------------------------------------+
; count.00 ; 0                                    ;
; count.01 ; 1                                    ;
+----------+--------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                            ;
+-----------------------------------------+-----------------------------------------------------+
; Register name                           ; Reason for Removal                                  ;
+-----------------------------------------+-----------------------------------------------------+
; pipeline_register:inst27|flag5          ; Merged with pipeline_register:inst27|flag1          ;
; pipeline_register:inst28|data3[1..15]   ; Merged with pipeline_register:inst28|data3[0]       ;
; segleddecoder:inst33|LED_data[0]        ; Merged with segleddecoder:inst31|LED_data[0]        ;
; segleddecoder:inst33|selector_data[3]   ; Merged with segleddecoder:inst31|selector_data[3]   ;
; segleddecoder:inst33|selector_data[2]   ; Merged with segleddecoder:inst31|selector_data[2]   ;
; segleddecoder:inst33|selector_data[1]   ; Merged with segleddecoder:inst31|selector_data[1]   ;
; segleddecoder:inst33|selector_data[0]   ; Merged with segleddecoder:inst31|selector_data[0]   ;
; pipeline_register:inst29|is_halt        ; Merged with pipeline_register:inst28|is_halt        ;
; program_counter:inst9|is_halt           ; Merged with pipeline_register:inst28|is_halt        ;
; pipeline_register:inst27|is_halt        ; Merged with pipeline_register:inst26|is_halt        ;
; pipeline_register:inst28|flag5          ; Merged with pipeline_register:inst28|flag3          ;
; pipeline_register:inst29|data3[1..15]   ; Merged with pipeline_register:inst29|data3[0]       ;
; segleddecoder:inst33|selector_count[15] ; Merged with segleddecoder:inst31|selector_count[15] ;
; segleddecoder:inst33|selector_count[14] ; Merged with segleddecoder:inst31|selector_count[14] ;
; segleddecoder:inst33|selector_count[13] ; Merged with segleddecoder:inst31|selector_count[13] ;
; segleddecoder:inst33|selector_count[12] ; Merged with segleddecoder:inst31|selector_count[12] ;
; segleddecoder:inst33|selector_count[11] ; Merged with segleddecoder:inst31|selector_count[11] ;
; segleddecoder:inst33|selector_count[10] ; Merged with segleddecoder:inst31|selector_count[10] ;
; segleddecoder:inst33|selector_count[9]  ; Merged with segleddecoder:inst31|selector_count[9]  ;
; segleddecoder:inst33|selector_count[8]  ; Merged with segleddecoder:inst31|selector_count[8]  ;
; segleddecoder:inst33|selector_count[7]  ; Merged with segleddecoder:inst31|selector_count[7]  ;
; segleddecoder:inst33|selector_count[6]  ; Merged with segleddecoder:inst31|selector_count[6]  ;
; segleddecoder:inst33|selector_count[5]  ; Merged with segleddecoder:inst31|selector_count[5]  ;
; segleddecoder:inst33|selector_count[4]  ; Merged with segleddecoder:inst31|selector_count[4]  ;
; segleddecoder:inst33|selector_count[3]  ; Merged with segleddecoder:inst31|selector_count[3]  ;
; segleddecoder:inst33|selector_count[2]  ; Merged with segleddecoder:inst31|selector_count[2]  ;
; segleddecoder:inst33|selector_count[1]  ; Merged with segleddecoder:inst31|selector_count[1]  ;
; segleddecoder:inst33|selector_count[0]  ; Merged with segleddecoder:inst31|selector_count[0]  ;
; segleddecoder:inst31|LED_data[0]        ; Stuck at GND due to stuck port data_in              ;
; pipeline_register:inst29|data3[0]       ; Stuck at GND due to stuck port data_in              ;
; pipeline_register:inst28|data3[0]       ; Stuck at GND due to stuck port data_in              ;
; phase_counter:inst11|count~4            ; Lost fanout                                         ;
; Total Number of Removed Registers = 60  ;                                                     ;
+-----------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                            ;
+-----------------------------------+---------------------------+----------------------------------------+
; Register name                     ; Reason for Removal        ; Registers Removed due to This Register ;
+-----------------------------------+---------------------------+----------------------------------------+
; pipeline_register:inst29|data3[0] ; Stuck at GND              ; pipeline_register:inst28|data3[0]      ;
;                                   ; due to stuck port data_in ;                                        ;
+-----------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 658   ;
; Number of registers using Synchronous Clear  ; 67    ;
; Number of registers using Synchronous Load   ; 75    ;
; Number of registers using Asynchronous Clear ; 113   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 594   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; program_counter:inst9|is_init                                                                                                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 3                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 99 bits   ; 198 LEs       ; 99 LEs               ; 99 LEs                 ; Yes        ; |top|pipeline_register:inst27|data3[6]                                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|instr_mem:inst|altsyncram:altsyncram_component|altsyncram_ndl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|instr_mem:inst|altsyncram:altsyncram_component|altsyncram_ndl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|datamem1:inst3|altsyncram:altsyncram_component|altsyncram_88l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|datamem1:inst3|altsyncram:altsyncram_component|altsyncram_88l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|instr_mem:inst|altsyncram:altsyncram_component|altsyncram_ndl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|datamem1:inst3|altsyncram:altsyncram_component|altsyncram_88l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|register:inst30|rgst[0][7]                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|register:inst30|rgst[1][13]                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|register:inst30|rgst[2][6]                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|register:inst30|rgst[3][2]                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|register:inst30|rgst[4][1]                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|register:inst30|rgst[5][4]                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|register:inst30|rgst[6][0]                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|register:inst30|rgst[7][8]                                                                                                                                                    ;
; 4:1                ; 62 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |top|pipeline_register:inst28|data2[9]                                                                                                                                             ;
; 4:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |top|pipeline_register:inst29|data2[8]                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|pipeline_register:inst26|data2[14]                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|instr_mem:inst|altsyncram:altsyncram_component|altsyncram_ndl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|datamem1:inst3|altsyncram:altsyncram_component|altsyncram_88l1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]    ;
; 9:1                ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |top|register:inst30|rdata1[11]                                                                                                                                                    ;
; 9:1                ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |top|register:inst30|rdata2[10]                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|instr_mem:inst|altsyncram:altsyncram_component|altsyncram_ndl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |top|segleddecoder:inst31|selector_data[0]                                                                                                                                         ;
; 6:1                ; 14 bits   ; 56 LEs        ; 42 LEs               ; 14 LEs                 ; Yes        ; |top|segleddecoder:inst33|LED_data[3]                                                                                                                                              ;
; 18:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|instr_mem:inst|altsyncram:altsyncram_component|altsyncram_ndl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |top|datamem1:inst3|altsyncram:altsyncram_component|altsyncram_88l1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]         ;
; 7:1                ; 12 bits   ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; Yes        ; |top|program_counter:inst9|count[7]                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|register_writer:inst1|write_address[1]                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|ALU_LI:inst35|ShiftLeft0                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top|ALU_LI:inst35|ShiftRight0                                                                                                                                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top|branch_predictor:inst38|Add0                                                                                                                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top|branch_predictor:inst38|Add0                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|ALU_LI:inst35|ShiftLeft0                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|ALU_LI:inst35|ShiftRight0                                                                                                                                                     ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top|branch_predictor:inst38|branch_dst[7]                                                                                                                                         ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |top|forwarding_unit:inst12|rbd0[9]                                                                                                                                                ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top|forwarding_unit:inst12|rad0[5]                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|ALU_LI:inst35|ShiftLeft0                                                                                                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|ALU_LI:inst35|ShiftRight0                                                                                                                                                     ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|branch_predictor:inst38|Mux2                                                                                                                                                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|branch_predictor:inst38|Mux5                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; No         ; |top|ALU_LI:inst35|Add0                                                                                                                                                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |top|ALU_LI:inst35|Add0                                                                                                                                                            ;
; 20:1               ; 6 bits    ; 78 LEs        ; 42 LEs               ; 36 LEs                 ; No         ; |top|ALU_LI:inst35|result[14]                                                                                                                                                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; No         ; |top|ALU_LI:inst35|result[6]                                                                                                                                                       ;
; 21:1               ; 3 bits    ; 42 LEs        ; 24 LEs               ; 18 LEs                 ; No         ; |top|ALU_LI:inst35|result[3]                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for instr_mem:inst|altsyncram:altsyncram_component|altsyncram_ndl1:auto_generated|altsyncram_lnb2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datamem1:inst3|altsyncram:altsyncram_component|altsyncram_88l1:auto_generated|altsyncram_vib2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instr_mem:inst|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+--------------------------+
; Parameter Name                     ; Value                       ; Type                     ;
+------------------------------------+-----------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                  ;
; OPERATION_MODE                     ; SINGLE_PORT                 ; Untyped                  ;
; WIDTH_A                            ; 16                          ; Signed Integer           ;
; WIDTHAD_A                          ; 12                          ; Signed Integer           ;
; NUMWORDS_A                         ; 4096                        ; Signed Integer           ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                  ;
; WIDTH_B                            ; 1                           ; Untyped                  ;
; WIDTHAD_B                          ; 1                           ; Untyped                  ;
; NUMWORDS_B                         ; 1                           ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                  ;
; BYTE_SIZE                          ; 8                           ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                  ;
; INIT_FILE                          ; ../warshall_floyd_instr.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_ndl1             ; Untyped                  ;
+------------------------------------+-----------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altplltest:inst4|altpll:altpll_component ;
+-------------------------------+------------------------------+------------------------+
; Parameter Name                ; Value                        ; Type                   ;
+-------------------------------+------------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                ;
; PLL_TYPE                      ; AUTO                         ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altplltest ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 50000                        ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                ;
; LOCK_HIGH                     ; 1                            ; Untyped                ;
; LOCK_LOW                      ; 1                            ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                ;
; SKIP_VCO                      ; OFF                          ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                ;
; BANDWIDTH                     ; 0                            ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                ;
; DOWN_SPREAD                   ; 0                            ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                            ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 4                            ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                            ; Untyped                ;
; CLK0_DIVIDE_BY                ; 1                            ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                ;
; DPA_DIVIDER                   ; 0                            ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                ;
; VCO_MIN                       ; 0                            ; Untyped                ;
; VCO_MAX                       ; 0                            ; Untyped                ;
; VCO_CENTER                    ; 0                            ; Untyped                ;
; PFD_MIN                       ; 0                            ; Untyped                ;
; PFD_MAX                       ; 0                            ; Untyped                ;
; M_INITIAL                     ; 0                            ; Untyped                ;
; M                             ; 0                            ; Untyped                ;
; N                             ; 1                            ; Untyped                ;
; M2                            ; 1                            ; Untyped                ;
; N2                            ; 1                            ; Untyped                ;
; SS                            ; 1                            ; Untyped                ;
; C0_HIGH                       ; 0                            ; Untyped                ;
; C1_HIGH                       ; 0                            ; Untyped                ;
; C2_HIGH                       ; 0                            ; Untyped                ;
; C3_HIGH                       ; 0                            ; Untyped                ;
; C4_HIGH                       ; 0                            ; Untyped                ;
; C5_HIGH                       ; 0                            ; Untyped                ;
; C6_HIGH                       ; 0                            ; Untyped                ;
; C7_HIGH                       ; 0                            ; Untyped                ;
; C8_HIGH                       ; 0                            ; Untyped                ;
; C9_HIGH                       ; 0                            ; Untyped                ;
; C0_LOW                        ; 0                            ; Untyped                ;
; C1_LOW                        ; 0                            ; Untyped                ;
; C2_LOW                        ; 0                            ; Untyped                ;
; C3_LOW                        ; 0                            ; Untyped                ;
; C4_LOW                        ; 0                            ; Untyped                ;
; C5_LOW                        ; 0                            ; Untyped                ;
; C6_LOW                        ; 0                            ; Untyped                ;
; C7_LOW                        ; 0                            ; Untyped                ;
; C8_LOW                        ; 0                            ; Untyped                ;
; C9_LOW                        ; 0                            ; Untyped                ;
; C0_INITIAL                    ; 0                            ; Untyped                ;
; C1_INITIAL                    ; 0                            ; Untyped                ;
; C2_INITIAL                    ; 0                            ; Untyped                ;
; C3_INITIAL                    ; 0                            ; Untyped                ;
; C4_INITIAL                    ; 0                            ; Untyped                ;
; C5_INITIAL                    ; 0                            ; Untyped                ;
; C6_INITIAL                    ; 0                            ; Untyped                ;
; C7_INITIAL                    ; 0                            ; Untyped                ;
; C8_INITIAL                    ; 0                            ; Untyped                ;
; C9_INITIAL                    ; 0                            ; Untyped                ;
; C0_MODE                       ; BYPASS                       ; Untyped                ;
; C1_MODE                       ; BYPASS                       ; Untyped                ;
; C2_MODE                       ; BYPASS                       ; Untyped                ;
; C3_MODE                       ; BYPASS                       ; Untyped                ;
; C4_MODE                       ; BYPASS                       ; Untyped                ;
; C5_MODE                       ; BYPASS                       ; Untyped                ;
; C6_MODE                       ; BYPASS                       ; Untyped                ;
; C7_MODE                       ; BYPASS                       ; Untyped                ;
; C8_MODE                       ; BYPASS                       ; Untyped                ;
; C9_MODE                       ; BYPASS                       ; Untyped                ;
; C0_PH                         ; 0                            ; Untyped                ;
; C1_PH                         ; 0                            ; Untyped                ;
; C2_PH                         ; 0                            ; Untyped                ;
; C3_PH                         ; 0                            ; Untyped                ;
; C4_PH                         ; 0                            ; Untyped                ;
; C5_PH                         ; 0                            ; Untyped                ;
; C6_PH                         ; 0                            ; Untyped                ;
; C7_PH                         ; 0                            ; Untyped                ;
; C8_PH                         ; 0                            ; Untyped                ;
; C9_PH                         ; 0                            ; Untyped                ;
; L0_HIGH                       ; 1                            ; Untyped                ;
; L1_HIGH                       ; 1                            ; Untyped                ;
; G0_HIGH                       ; 1                            ; Untyped                ;
; G1_HIGH                       ; 1                            ; Untyped                ;
; G2_HIGH                       ; 1                            ; Untyped                ;
; G3_HIGH                       ; 1                            ; Untyped                ;
; E0_HIGH                       ; 1                            ; Untyped                ;
; E1_HIGH                       ; 1                            ; Untyped                ;
; E2_HIGH                       ; 1                            ; Untyped                ;
; E3_HIGH                       ; 1                            ; Untyped                ;
; L0_LOW                        ; 1                            ; Untyped                ;
; L1_LOW                        ; 1                            ; Untyped                ;
; G0_LOW                        ; 1                            ; Untyped                ;
; G1_LOW                        ; 1                            ; Untyped                ;
; G2_LOW                        ; 1                            ; Untyped                ;
; G3_LOW                        ; 1                            ; Untyped                ;
; E0_LOW                        ; 1                            ; Untyped                ;
; E1_LOW                        ; 1                            ; Untyped                ;
; E2_LOW                        ; 1                            ; Untyped                ;
; E3_LOW                        ; 1                            ; Untyped                ;
; L0_INITIAL                    ; 1                            ; Untyped                ;
; L1_INITIAL                    ; 1                            ; Untyped                ;
; G0_INITIAL                    ; 1                            ; Untyped                ;
; G1_INITIAL                    ; 1                            ; Untyped                ;
; G2_INITIAL                    ; 1                            ; Untyped                ;
; G3_INITIAL                    ; 1                            ; Untyped                ;
; E0_INITIAL                    ; 1                            ; Untyped                ;
; E1_INITIAL                    ; 1                            ; Untyped                ;
; E2_INITIAL                    ; 1                            ; Untyped                ;
; E3_INITIAL                    ; 1                            ; Untyped                ;
; L0_MODE                       ; BYPASS                       ; Untyped                ;
; L1_MODE                       ; BYPASS                       ; Untyped                ;
; G0_MODE                       ; BYPASS                       ; Untyped                ;
; G1_MODE                       ; BYPASS                       ; Untyped                ;
; G2_MODE                       ; BYPASS                       ; Untyped                ;
; G3_MODE                       ; BYPASS                       ; Untyped                ;
; E0_MODE                       ; BYPASS                       ; Untyped                ;
; E1_MODE                       ; BYPASS                       ; Untyped                ;
; E2_MODE                       ; BYPASS                       ; Untyped                ;
; E3_MODE                       ; BYPASS                       ; Untyped                ;
; L0_PH                         ; 0                            ; Untyped                ;
; L1_PH                         ; 0                            ; Untyped                ;
; G0_PH                         ; 0                            ; Untyped                ;
; G1_PH                         ; 0                            ; Untyped                ;
; G2_PH                         ; 0                            ; Untyped                ;
; G3_PH                         ; 0                            ; Untyped                ;
; E0_PH                         ; 0                            ; Untyped                ;
; E1_PH                         ; 0                            ; Untyped                ;
; E2_PH                         ; 0                            ; Untyped                ;
; E3_PH                         ; 0                            ; Untyped                ;
; M_PH                          ; 0                            ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                ;
; CLK0_COUNTER                  ; G0                           ; Untyped                ;
; CLK1_COUNTER                  ; G0                           ; Untyped                ;
; CLK2_COUNTER                  ; G0                           ; Untyped                ;
; CLK3_COUNTER                  ; G0                           ; Untyped                ;
; CLK4_COUNTER                  ; G0                           ; Untyped                ;
; CLK5_COUNTER                  ; G0                           ; Untyped                ;
; CLK6_COUNTER                  ; E0                           ; Untyped                ;
; CLK7_COUNTER                  ; E1                           ; Untyped                ;
; CLK8_COUNTER                  ; E2                           ; Untyped                ;
; CLK9_COUNTER                  ; E3                           ; Untyped                ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                ;
; M_TIME_DELAY                  ; 0                            ; Untyped                ;
; N_TIME_DELAY                  ; 0                            ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                ;
; VCO_POST_SCALE                ; 0                            ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED                  ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                ;
; CBXI_PARAMETER                ; altplltest_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE         ;
+-------------------------------+------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datamem1:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+---------------------------+
; Parameter Name                     ; Value                      ; Type                      ;
+------------------------------------+----------------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                   ;
; OPERATION_MODE                     ; SINGLE_PORT                ; Untyped                   ;
; WIDTH_A                            ; 16                         ; Signed Integer            ;
; WIDTHAD_A                          ; 12                         ; Signed Integer            ;
; NUMWORDS_A                         ; 4096                       ; Signed Integer            ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                   ;
; WIDTH_B                            ; 1                          ; Untyped                   ;
; WIDTHAD_B                          ; 1                          ; Untyped                   ;
; NUMWORDS_B                         ; 1                          ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                   ;
; BYTE_SIZE                          ; 8                          ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA                   ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                   ;
; INIT_FILE                          ; ../warshall_floyd_data.mif ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_88l1            ; Untyped                   ;
+------------------------------------+----------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: segleddecoder:inst33|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                     ;
; LPM_WIDTHD             ; 9              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_abm ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                           ;
+-------------------------------------------+------------------------------------------------+
; Name                                      ; Value                                          ;
+-------------------------------------------+------------------------------------------------+
; Number of entity instances                ; 2                                              ;
; Entity Instance                           ; instr_mem:inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                    ;
;     -- WIDTH_A                            ; 16                                             ;
;     -- NUMWORDS_A                         ; 4096                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 1                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
; Entity Instance                           ; datamem1:inst3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                    ;
;     -- WIDTH_A                            ; 16                                             ;
;     -- NUMWORDS_A                         ; 4096                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 1                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
+-------------------------------------------+------------------------------------------------+


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; altplltest:inst4|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 50000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                  ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                            ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------+
; 0              ; NONE        ; 16    ; 4096  ; Read/Write ; instr_mem:inst|altsyncram:altsyncram_component|altsyncram_ndl1:auto_generated ;
; 1              ; dame        ; 16    ; 4096  ; Read/Write ; datamem1:inst3|altsyncram:altsyncram_component|altsyncram_88l1:auto_generated ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 309                         ;
; cycloneiii_ff         ; 544                         ;
;     CLR               ; 14                          ;
;     ENA               ; 380                         ;
;     ENA CLR           ; 14                          ;
;     ENA CLR SLD       ; 24                          ;
;     ENA SCLR          ; 55                          ;
;     ENA SLD           ; 35                          ;
;     plain             ; 22                          ;
; cycloneiii_lcell_comb ; 1899                        ;
;     arith             ; 178                         ;
;         2 data inputs ; 88                          ;
;         3 data inputs ; 90                          ;
;     normal            ; 1721                        ;
;         0 data inputs ; 9                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 153                         ;
;         3 data inputs ; 323                         ;
;         4 data inputs ; 1225                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 28.10                       ;
; Average LUT depth     ; 13.56                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Jun 03 13:31:11 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/desktop/isle3/simple-team24/report_final/final1/processor_final/segleddecoder/segleddecoder.v
    Info (12023): Found entity 1: segleddecoder File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/segleddecoder/segleddecoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/desktop/isle3/simple-team24/report_final/final1/processor_final/branch_predictor/branch_predictor.v
    Info (12023): Found entity 1: branch_predictor File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/branch_predictor/branch_predictor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/desktop/isle3/simple-team24/report_final/final1/processor_final/bunki_v2/bunki_v2.v
    Info (12023): Found entity 1: bunki_v2 File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/bunki_v2/bunki_v2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/desktop/isle3/simple-team24/report_final/final1/processor_final/zero16/zero16.v
    Info (12023): Found entity 1: zero16 File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/zero16/zero16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/desktop/isle3/simple-team24/report_final/final1/processor_final/rwflagger/rwflagger.v
    Info (12023): Found entity 1: rwflagger File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/rwflagger/rwflagger.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/desktop/isle3/simple-team24/report_final/final1/processor_final/register_writer/register_writer.v
    Info (12023): Found entity 1: register_writer File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/register_writer/register_writer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/desktop/isle3/simple-team24/report_final/final1/processor_final/register/register.v
    Info (12023): Found entity 1: register File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/register/register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/desktop/isle3/simple-team24/report_final/final1/processor_final/program_counter/program_counter.v
    Info (12023): Found entity 1: program_counter File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/program_counter/program_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/desktop/isle3/simple-team24/report_final/final1/processor_final/pipeline_register/pipeline_register.v
    Info (12023): Found entity 1: pipeline_register File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/pipeline_register/pipeline_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/desktop/isle3/simple-team24/report_final/final1/processor_final/phase_counter/phase_counter.v
    Info (12023): Found entity 1: phase_counter File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/phase_counter/phase_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/desktop/isle3/simple-team24/report_final/final1/processor_final/multiplexer_regadd/multiplexer_regadd.v
    Info (12023): Found entity 1: multiplexer_regadd File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/multiplexer_regadd/multiplexer_regadd.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/desktop/isle3/simple-team24/report_final/final1/processor_final/multiplexer/multiplexer.v
    Info (12023): Found entity 1: multiplexer File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/multiplexer/multiplexer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/desktop/isle3/simple-team24/report_final/final1/processor_final/jumper/jumper.v
    Info (12023): Found entity 1: jumper File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/jumper/jumper.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/desktop/isle3/simple-team24/report_final/final1/processor_final/forwarding_unit/forwarding_unit.v
    Info (12023): Found entity 1: forwarding_unit File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/forwarding_unit/forwarding_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/desktop/isle3/simple-team24/report_final/final1/processor_final/ext12to16/ext12to16.v
    Info (12023): Found entity 1: ext12to16 File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/ext12to16/ext12to16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/desktop/isle3/simple-team24/report_final/final1/processor_final/data_hazard_staller/data_hazard_staller.v
    Info (12023): Found entity 1: data_hazard_staller File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/data_hazard_staller/data_hazard_staller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/desktop/isle3/simple-team24/report_final/final1/processor_final/controller/controller.v
    Info (12023): Found entity 1: controller File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/controller/controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/desktop/isle3/simple-team24/report_final/final1/processor_final/compare_branch_checker/compare_branch_checker.v
    Info (12023): Found entity 1: compare_branch_checker File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/compare_branch_checker/compare_branch_checker.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/admin/desktop/isle3/simple-team24/report_final/final1/processor_final/alu_li/alu_li.v
    Info (12023): Found entity 1: ALU_LI File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/ALU_LI/ALU_LI.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top.bdf
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file instr_mem.v
    Info (12023): Found entity 1: instr_mem File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/instr_mem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file datamem2.v
    Info (12023): Found entity 1: datamem2 File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/datamem2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file datamem1.v
    Info (12023): Found entity 1: datamem1 File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/datamem1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file altplltest.v
    Info (12023): Found entity 1: altplltest File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/altplltest.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at branch_predictor.v(40): created implicit net for "is_predict_miss1" File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/branch_predictor/branch_predictor.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at branch_predictor.v(41): created implicit net for "is_predict_miss2" File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/branch_predictor/branch_predictor.v Line: 41
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (275011): Block or symbol "pipeline_register" of instance "inst29" overlaps another block or symbol
Warning (275011): Block or symbol "ALU_LI" of instance "inst35" overlaps another block or symbol
Warning (275011): Block or symbol "AND2" of instance "inst16" overlaps another block or symbol
Warning (275011): Block or symbol "datamem1" of instance "inst3" overlaps another block or symbol
Warning (275009): Pin "in" not connected
Info (12128): Elaborating entity "jumper" for hierarchy "jumper:inst24"
Info (12128): Elaborating entity "instr_mem" for hierarchy "instr_mem:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "instr_mem:inst|altsyncram:altsyncram_component" File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/instr_mem.v Line: 88
Info (12130): Elaborated megafunction instantiation "instr_mem:inst|altsyncram:altsyncram_component" File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/instr_mem.v Line: 88
Info (12133): Instantiated megafunction "instr_mem:inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/instr_mem.v Line: 88
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../warshall_floyd_instr.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ndl1.tdf
    Info (12023): Found entity 1: altsyncram_ndl1 File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/altsyncram_ndl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ndl1" for hierarchy "instr_mem:inst|altsyncram:altsyncram_component|altsyncram_ndl1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lnb2.tdf
    Info (12023): Found entity 1: altsyncram_lnb2 File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/altsyncram_lnb2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lnb2" for hierarchy "instr_mem:inst|altsyncram:altsyncram_component|altsyncram_ndl1:auto_generated|altsyncram_lnb2:altsyncram1" File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/altsyncram_ndl1.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "instr_mem:inst|altsyncram:altsyncram_component|altsyncram_ndl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/altsyncram_ndl1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "instr_mem:inst|altsyncram:altsyncram_component|altsyncram_ndl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/altsyncram_ndl1.tdf Line: 38
Info (12133): Instantiated megafunction "instr_mem:inst|altsyncram:altsyncram_component|altsyncram_ndl1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/altsyncram_ndl1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "instr_mem:inst|altsyncram:altsyncram_component|altsyncram_ndl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "instr_mem:inst|altsyncram:altsyncram_component|altsyncram_ndl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "instr_mem:inst|altsyncram:altsyncram_component|altsyncram_ndl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 799
Info (12128): Elaborating entity "phase_counter" for hierarchy "phase_counter:inst11"
Info (12128): Elaborating entity "altplltest" for hierarchy "altplltest:inst4"
Info (12128): Elaborating entity "altpll" for hierarchy "altplltest:inst4|altpll:altpll_component" File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/altplltest.v Line: 90
Info (12130): Elaborated megafunction instantiation "altplltest:inst4|altpll:altpll_component" File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/altplltest.v Line: 90
Info (12133): Instantiated megafunction "altplltest:inst4|altpll:altpll_component" with the following parameter: File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/altplltest.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "50000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altplltest"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altplltest_altpll.v
    Info (12023): Found entity 1: altplltest_altpll File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/altplltest_altpll.v Line: 29
Info (12128): Elaborating entity "altplltest_altpll" for hierarchy "altplltest:inst4|altpll:altpll_component|altplltest_altpll:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "program_counter" for hierarchy "program_counter:inst9"
Info (12128): Elaborating entity "pipeline_register" for hierarchy "pipeline_register:inst28"
Info (12128): Elaborating entity "branch_predictor" for hierarchy "branch_predictor:inst38"
Warning (10036): Verilog HDL or VHDL warning at branch_predictor.v(29): object "is_two_instr_branch2" assigned a value but never read File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/branch_predictor/branch_predictor.v Line: 29
Warning (10230): Verilog HDL assignment warning at branch_predictor.v(45): truncated value with size 16 to match size of target (12) File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/branch_predictor/branch_predictor.v Line: 45
Info (12128): Elaborating entity "ALU_LI" for hierarchy "ALU_LI:inst35"
Info (12128): Elaborating entity "forwarding_unit" for hierarchy "forwarding_unit:inst12"
Info (12128): Elaborating entity "datamem1" for hierarchy "datamem1:inst3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "datamem1:inst3|altsyncram:altsyncram_component" File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/datamem1.v Line: 88
Info (12130): Elaborated megafunction instantiation "datamem1:inst3|altsyncram:altsyncram_component" File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/datamem1.v Line: 88
Info (12133): Instantiated megafunction "datamem1:inst3|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/datamem1.v Line: 88
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../warshall_floyd_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=dame"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_88l1.tdf
    Info (12023): Found entity 1: altsyncram_88l1 File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/altsyncram_88l1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_88l1" for hierarchy "datamem1:inst3|altsyncram:altsyncram_component|altsyncram_88l1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vib2.tdf
    Info (12023): Found entity 1: altsyncram_vib2 File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/altsyncram_vib2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vib2" for hierarchy "datamem1:inst3|altsyncram:altsyncram_component|altsyncram_88l1:auto_generated|altsyncram_vib2:altsyncram1" File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/altsyncram_88l1.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "datamem1:inst3|altsyncram:altsyncram_component|altsyncram_88l1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/altsyncram_88l1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "datamem1:inst3|altsyncram:altsyncram_component|altsyncram_88l1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/altsyncram_88l1.tdf Line: 38
Info (12133): Instantiated megafunction "datamem1:inst3|altsyncram:altsyncram_component|altsyncram_88l1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/altsyncram_88l1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1684106597"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "datamem1:inst3|altsyncram:altsyncram_component|altsyncram_88l1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "ext12to16" for hierarchy "ext12to16:inst23"
Info (12128): Elaborating entity "data_hazard_staller" for hierarchy "data_hazard_staller:inst25"
Warning (10036): Verilog HDL or VHDL warning at data_hazard_staller.v(7): object "is_stalled_now" assigned a value but never read File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/data_hazard_staller/data_hazard_staller.v Line: 7
Info (12128): Elaborating entity "rwflagger" for hierarchy "rwflagger:inst32"
Info (12128): Elaborating entity "controller" for hierarchy "controller:inst2"
Info (12128): Elaborating entity "register" for hierarchy "register:inst30"
Info (12128): Elaborating entity "register_writer" for hierarchy "register_writer:inst1"
Info (12128): Elaborating entity "segleddecoder" for hierarchy "segleddecoder:inst33"
Info (12128): Elaborating entity "multiplexer" for hierarchy "multiplexer:inst18"
Info (12128): Elaborating entity "zero16" for hierarchy "zero16:inst19"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.06.03.13:31:48 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/ip/sld4d43b179/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "segleddecoder:inst33|Mod0" File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/segleddecoder/segleddecoder.v Line: 60
Info (12130): Elaborated megafunction instantiation "segleddecoder:inst33|lpm_divide:Mod0" File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/segleddecoder/segleddecoder.v Line: 60
Info (12133): Instantiated megafunction "segleddecoder:inst33|lpm_divide:Mod0" with the following parameter: File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/segleddecoder/segleddecoder.v Line: 60
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_abm.tdf
    Info (12023): Found entity 1: lpm_divide_abm File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/lpm_divide_abm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_vlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_vlh File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/sign_div_unsign_vlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i7f.tdf
    Info (12023): Found entity 1: alt_u_div_i7f File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/alt_u_div_i7f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/admin/Desktop/isle3/simple-team24/report_final/final1/processor_final/top/db/add_sub_8pc.tdf Line: 22
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "IF_instr_add[15]" is stuck at GND
    Warning (13410): Pin "IF_instr_add[14]" is stuck at GND
    Warning (13410): Pin "IF_instr_add[13]" is stuck at GND
    Warning (13410): Pin "IF_instr_add[12]" is stuck at GND
    Warning (13410): Pin "instr_LED[0]" is stuck at GND
    Warning (13410): Pin "outdata_LED[0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "in[15]"
    Warning (15610): No output dependent on input pin "in[14]"
    Warning (15610): No output dependent on input pin "in[13]"
    Warning (15610): No output dependent on input pin "in[12]"
    Warning (15610): No output dependent on input pin "in[11]"
    Warning (15610): No output dependent on input pin "in[10]"
    Warning (15610): No output dependent on input pin "in[9]"
    Warning (15610): No output dependent on input pin "in[8]"
    Warning (15610): No output dependent on input pin "in[7]"
    Warning (15610): No output dependent on input pin "in[6]"
    Warning (15610): No output dependent on input pin "in[5]"
    Warning (15610): No output dependent on input pin "in[4]"
    Warning (15610): No output dependent on input pin "in[3]"
    Warning (15610): No output dependent on input pin "in[2]"
    Warning (15610): No output dependent on input pin "in[1]"
    Warning (15610): No output dependent on input pin "in[0]"
Info (21057): Implemented 2536 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 236 output pins
    Info (21061): Implemented 2243 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 4842 megabytes
    Info: Processing ended: Thu Jun 03 13:32:13 2021
    Info: Elapsed time: 00:01:02
    Info: Total CPU time (on all processors): 00:01:36


