Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Oct  5 16:13:41 2020
| Host         : DESKTOP-G37N9KT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file waveform_capture_top_timing_summary_routed.rpt -pb waveform_capture_top_timing_summary_routed.pb -rpx waveform_capture_top_timing_summary_routed.rpx -warn_on_violation
| Design       : waveform_capture_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (2)
7. checking multiple_clock (185)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (185)
--------------------------------
 There are 185 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.909        0.000                      0                  247        0.079        0.000                      0                  247        3.000        0.000                       0                   193  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0    {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          5.909        0.000                      0                  119        0.153        0.000                      0                  119        4.500        0.000                       0                   122  
  clk_out2_clk_wiz_0         47.289        0.000                      0                   64        0.179        0.000                      0                   64       24.500        0.000                       0                    67  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        5.909        0.000                      0                  119        0.153        0.000                      0                  119        4.500        0.000                       0                   122  
  clk_out2_clk_wiz_0_1       47.292        0.000                      0                   64        0.179        0.000                      0                   64       24.500        0.000                       0                    67  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0          6.978        0.000                      0                   64        0.186        0.000                      0                   64  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          5.909        0.000                      0                  119        0.079        0.000                      0                  119  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0          6.982        0.000                      0                   64        0.190        0.000                      0                   64  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         47.289        0.000                      0                   64        0.080        0.000                      0                   64  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        5.909        0.000                      0                  119        0.079        0.000                      0                  119  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1        6.978        0.000                      0                   64        0.186        0.000                      0                   64  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1        6.982        0.000                      0                   64        0.190        0.000                      0                   64  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       47.289        0.000                      0                   64        0.080        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.909ns  (required time - arrival time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 1.126ns (27.975%)  route 2.899ns (72.025%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X64Y61         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.328 f  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.862     0.534    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.658 f  spi_slave_inst/MISO_reg_i_4/O
                         net (fo=53, routed)          1.101     1.759    spi_slave_inst/MISO_reg_i_4_n_0
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.152     1.911 f  spi_slave_inst/SPI_DataOut[15]_i_3/O
                         net (fo=2, routed)           0.936     2.847    spi_slave_inst/SPI_DataOut[15]_i_3_n_0
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.332     3.179 r  spi_slave_inst/SPI_DataOut[8]_i_1/O
                         net (fo=1, routed)           0.000     3.179    SPI_DataOut[8]
    SLICE_X63Y57         FDRE                                         r  SPI_DataOut_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.505     8.553    clk100MHz
    SLICE_X63Y57         FDRE                                         r  SPI_DataOut_reg[8]/C
                         clock pessimism              0.578     9.131    
                         clock uncertainty           -0.074     9.057    
    SLICE_X63Y57         FDRE (Setup_fdre_C_D)        0.031     9.088    SPI_DataOut_reg[8]
  -------------------------------------------------------------------
                         required time                          9.088    
                         arrival time                          -3.179    
  -------------------------------------------------------------------
                         slack                                  5.909    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/msgbitcnt_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 0.890ns (23.608%)  route 2.880ns (76.392%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X64Y61         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.328 r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.862     0.534    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.658 r  spi_slave_inst/MISO_reg_i_4/O
                         net (fo=53, routed)          1.101     1.759    spi_slave_inst/MISO_reg_i_4_n_0
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.124     1.883 r  spi_slave_inst/msgbitcnt_reg[5]_i_4/O
                         net (fo=1, routed)           0.291     2.174    spi_slave_inst/msgbitcnt_reg[5]_i_4_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.298 r  spi_slave_inst/msgbitcnt_reg[5]_i_1/O
                         net (fo=6, routed)           0.626     2.924    spi_slave_inst/msgbitcnt_reg[5]_i_1_n_0
    SLICE_X63Y60         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.504     8.552    spi_slave_inst/clk_out1
    SLICE_X63Y60         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[5]/C
                         clock pessimism              0.578     9.130    
                         clock uncertainty           -0.074     9.056    
    SLICE_X63Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.851    spi_slave_inst/msgbitcnt_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.851    
                         arrival time                          -2.924    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.828ns (21.067%)  route 3.102ns (78.933%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.622    -0.845    spi_slave_inst/clk_out1
    SLICE_X63Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           1.174     0.785    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     0.909 r  spi_slave_inst/SPI_DataOut[15]_i_7/O
                         net (fo=34, routed)          1.168     2.077    spi_slave_inst/SPI_DataOut[15]_i_7_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I1_O)        0.124     2.201 r  spi_slave_inst/SPI_DataOut[4]_i_2/O
                         net (fo=1, routed)           0.760     2.961    spi_slave_inst/SPI_DataOut[4]_i_2_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.085 r  spi_slave_inst/SPI_DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     3.085    SPI_DataOut[4]
    SLICE_X61Y57         FDRE                                         r  SPI_DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.504     8.552    clk100MHz
    SLICE_X61Y57         FDRE                                         r  SPI_DataOut_reg[4]/C
                         clock pessimism              0.564     9.116    
                         clock uncertainty           -0.074     9.042    
    SLICE_X61Y57         FDRE (Setup_fdre_C_D)        0.029     9.071    SPI_DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/msgbitcnt_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.890ns (24.203%)  route 2.787ns (75.798%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X64Y61         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.328 r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.862     0.534    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.658 r  spi_slave_inst/MISO_reg_i_4/O
                         net (fo=53, routed)          1.101     1.759    spi_slave_inst/MISO_reg_i_4_n_0
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.124     1.883 r  spi_slave_inst/msgbitcnt_reg[5]_i_4/O
                         net (fo=1, routed)           0.291     2.174    spi_slave_inst/msgbitcnt_reg[5]_i_4_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.298 r  spi_slave_inst/msgbitcnt_reg[5]_i_1/O
                         net (fo=6, routed)           0.533     2.831    spi_slave_inst/msgbitcnt_reg[5]_i_1_n_0
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.503     8.551    spi_slave_inst/clk_out1
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[2]/C
                         clock pessimism              0.578     9.129    
                         clock uncertainty           -0.074     9.055    
    SLICE_X63Y61         FDRE (Setup_fdre_C_CE)      -0.205     8.850    spi_slave_inst/msgbitcnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.850    
                         arrival time                          -2.831    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/msgbitcnt_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.890ns (24.203%)  route 2.787ns (75.798%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X64Y61         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.328 r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.862     0.534    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.658 r  spi_slave_inst/MISO_reg_i_4/O
                         net (fo=53, routed)          1.101     1.759    spi_slave_inst/MISO_reg_i_4_n_0
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.124     1.883 r  spi_slave_inst/msgbitcnt_reg[5]_i_4/O
                         net (fo=1, routed)           0.291     2.174    spi_slave_inst/msgbitcnt_reg[5]_i_4_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.298 r  spi_slave_inst/msgbitcnt_reg[5]_i_1/O
                         net (fo=6, routed)           0.533     2.831    spi_slave_inst/msgbitcnt_reg[5]_i_1_n_0
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.503     8.551    spi_slave_inst/clk_out1
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[3]/C
                         clock pessimism              0.578     9.129    
                         clock uncertainty           -0.074     9.055    
    SLICE_X63Y61         FDRE (Setup_fdre_C_CE)      -0.205     8.850    spi_slave_inst/msgbitcnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.850    
                         arrival time                          -2.831    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/msgbitcnt_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.890ns (24.203%)  route 2.787ns (75.798%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X64Y61         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.328 r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.862     0.534    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.658 r  spi_slave_inst/MISO_reg_i_4/O
                         net (fo=53, routed)          1.101     1.759    spi_slave_inst/MISO_reg_i_4_n_0
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.124     1.883 r  spi_slave_inst/msgbitcnt_reg[5]_i_4/O
                         net (fo=1, routed)           0.291     2.174    spi_slave_inst/msgbitcnt_reg[5]_i_4_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.298 r  spi_slave_inst/msgbitcnt_reg[5]_i_1/O
                         net (fo=6, routed)           0.533     2.831    spi_slave_inst/msgbitcnt_reg[5]_i_1_n_0
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.503     8.551    spi_slave_inst/clk_out1
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[4]/C
                         clock pessimism              0.578     9.129    
                         clock uncertainty           -0.074     9.055    
    SLICE_X63Y61         FDRE (Setup_fdre_C_CE)      -0.205     8.850    spi_slave_inst/msgbitcnt_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.850    
                         arrival time                          -2.831    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 1.031ns (26.808%)  route 2.815ns (73.192%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.622    -0.845    spi_slave_inst/clk_out1
    SLICE_X63Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           1.174     0.785    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     0.909 r  spi_slave_inst/SPI_DataOut[15]_i_7/O
                         net (fo=34, routed)          0.972     1.881    spi_slave_inst/SPI_DataOut[15]_i_7_n_0
    SLICE_X61Y58         LUT5 (Prop_lut5_I1_O)        0.119     2.000 r  spi_slave_inst/SPI_DataOut[15]_i_2/O
                         net (fo=1, routed)           0.669     2.669    spi_slave_inst/SPI_DataOut[15]_i_2_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I0_O)        0.332     3.001 r  spi_slave_inst/SPI_DataOut[15]_i_1/O
                         net (fo=1, routed)           0.000     3.001    SPI_DataOut[15]
    SLICE_X61Y58         FDRE                                         r  SPI_DataOut_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.504     8.552    clk100MHz
    SLICE_X61Y58         FDRE                                         r  SPI_DataOut_reg[15]/C
                         clock pessimism              0.564     9.116    
                         clock uncertainty           -0.074     9.042    
    SLICE_X61Y58         FDRE (Setup_fdre_C_D)        0.029     9.071    SPI_DataOut_reg[15]
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 0.828ns (21.630%)  route 3.000ns (78.370%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.622    -0.845    spi_slave_inst/clk_out1
    SLICE_X63Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           1.174     0.785    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     0.909 r  spi_slave_inst/SPI_DataOut[15]_i_7/O
                         net (fo=34, routed)          1.167     2.076    spi_slave_inst/SPI_DataOut[15]_i_7_n_0
    SLICE_X59Y57         LUT6 (Prop_lut6_I1_O)        0.124     2.200 r  spi_slave_inst/SPI_DataOut[0]_i_2/O
                         net (fo=1, routed)           0.659     2.859    spi_slave_inst/SPI_DataOut[0]_i_2_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.983 r  spi_slave_inst/SPI_DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     2.983    SPI_DataOut[0]
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.503     8.551    clk100MHz
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[0]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X61Y60         FDRE (Setup_fdre_C_D)        0.029     9.070    SPI_DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                          -2.983    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.828ns (21.372%)  route 3.046ns (78.628%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.622    -0.845    spi_slave_inst/clk_out1
    SLICE_X63Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           1.174     0.785    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     0.909 r  spi_slave_inst/SPI_DataOut[15]_i_7/O
                         net (fo=34, routed)          1.206     2.115    spi_slave_inst/SPI_DataOut[15]_i_7_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124     2.239 r  spi_slave_inst/SPI_DataOut[2]_i_3/O
                         net (fo=1, routed)           0.666     2.905    spi_slave_inst/SPI_DataOut[2]_i_3_n_0
    SLICE_X60Y57         LUT5 (Prop_lut5_I4_O)        0.124     3.029 r  spi_slave_inst/SPI_DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     3.029    SPI_DataOut[2]
    SLICE_X60Y57         FDRE                                         r  SPI_DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.504     8.552    clk100MHz
    SLICE_X60Y57         FDRE                                         r  SPI_DataOut_reg[2]/C
                         clock pessimism              0.564     9.116    
                         clock uncertainty           -0.074     9.042    
    SLICE_X60Y57         FDRE (Setup_fdre_C_D)        0.081     9.123    SPI_DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -3.029    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.828ns (21.700%)  route 2.988ns (78.300%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.622    -0.845    spi_slave_inst/clk_out1
    SLICE_X63Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           1.174     0.785    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     0.909 r  spi_slave_inst/SPI_DataOut[15]_i_7/O
                         net (fo=34, routed)          1.381     2.290    spi_slave_inst/SPI_DataOut[15]_i_7_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I1_O)        0.124     2.414 r  spi_slave_inst/SPI_DataOut[13]_i_2/O
                         net (fo=1, routed)           0.433     2.847    spi_slave_inst/SPI_DataOut[13]_i_2_n_0
    SLICE_X59Y59         LUT5 (Prop_lut5_I0_O)        0.124     2.971 r  spi_slave_inst/SPI_DataOut[13]_i_1/O
                         net (fo=1, routed)           0.000     2.971    SPI_DataOut[13]
    SLICE_X59Y59         FDRE                                         r  SPI_DataOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.503     8.551    clk100MHz
    SLICE_X59Y59         FDRE                                         r  SPI_DataOut_reg[13]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X59Y59         FDRE (Setup_fdre_C_D)        0.029     9.070    SPI_DataOut_reg[13]
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                          -2.971    
  -------------------------------------------------------------------
                         slack                                  6.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 spi_slave_inst/readwritedata_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/MISO_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.740%)  route 0.101ns (35.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X61Y59         FDRE                                         r  spi_slave_inst/readwritedata_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/readwritedata_cnt_reg_reg[2]/Q
                         net (fo=4, routed)           0.101    -0.316    spi_slave_inst/readwritedata_cnt_reg_reg[2]
    SLICE_X60Y59         LUT5 (Prop_lut5_I0_O)        0.045    -0.271 r  spi_slave_inst/MISO_reg_i_2/O
                         net (fo=1, routed)           0.000    -0.271    spi_slave_inst/MISO_reg0
    SLICE_X60Y59         FDRE                                         r  spi_slave_inst/MISO_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.859    -0.796    spi_slave_inst/clk_out1
    SLICE_X60Y59         FDRE                                         r  spi_slave_inst/MISO_reg_reg/C
                         clock pessimism              0.251    -0.545    
    SLICE_X60Y59         FDRE (Hold_fdre_C_D)         0.121    -0.424    spi_slave_inst/MISO_reg_reg
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 spi_slave_inst/SCKr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/SCKr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.588    -0.559    spi_slave_inst/clk_out1
    SLICE_X61Y61         FDRE                                         r  spi_slave_inst/SCKr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  spi_slave_inst/SCKr_reg[0]/Q
                         net (fo=1, routed)           0.110    -0.308    spi_slave_inst/SCKr_reg_n_0_[0]
    SLICE_X61Y60         FDRE                                         r  spi_slave_inst/SCKr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.858    -0.797    spi_slave_inst/clk_out1
    SLICE_X61Y60         FDRE                                         r  spi_slave_inst/SCKr_reg[1]/C
                         clock pessimism              0.254    -0.543    
    SLICE_X61Y60         FDRE (Hold_fdre_C_D)         0.075    -0.468    spi_slave_inst/SCKr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 spi_slave_inst/msgbitcnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/msgbitcnt_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.957%)  route 0.121ns (39.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/msgbitcnt_reg_reg[0]/Q
                         net (fo=8, routed)           0.121    -0.296    spi_slave_inst/msgbitcnt_reg_reg[0]
    SLICE_X63Y61         LUT4 (Prop_lut4_I1_O)        0.048    -0.248 r  spi_slave_inst/msgbitcnt_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    spi_slave_inst/p_0_in[3]
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[3]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X63Y61         FDRE (Hold_fdre_C_D)         0.107    -0.438    spi_slave_inst/msgbitcnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 spi_slave_inst/msgbitcnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/msgbitcnt_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.576%)  route 0.121ns (39.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/msgbitcnt_reg_reg[0]/Q
                         net (fo=8, routed)           0.121    -0.296    spi_slave_inst/msgbitcnt_reg_reg[0]
    SLICE_X63Y61         LUT3 (Prop_lut3_I2_O)        0.045    -0.251 r  spi_slave_inst/msgbitcnt_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    spi_slave_inst/p_0_in[2]
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[2]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X63Y61         FDRE (Hold_fdre_C_D)         0.091    -0.454    spi_slave_inst/msgbitcnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/addrcmnd_cnt_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  spi_slave_inst/addrcmnd_cnt_reg_reg[5]/Q
                         net (fo=2, routed)           0.126    -0.268    spi_slave_inst/addrcmnd_cnt_reg_reg[5]
    SLICE_X64Y60         LUT6 (Prop_lut6_I0_O)        0.045    -0.223 r  spi_slave_inst/addrcmnd_cnt_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    spi_slave_inst/p_0_in__0[5]
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[5]/C
                         clock pessimism              0.237    -0.558    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.121    -0.437    spi_slave_inst/addrcmnd_cnt_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/AddressAndCommandD_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.349%)  route 0.163ns (53.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.590    -0.557    spi_slave_inst/clk_out1
    SLICE_X65Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  spi_slave_inst/AddressAndCommandD_reg_reg[4]/Q
                         net (fo=3, routed)           0.163    -0.253    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[4]
    SLICE_X65Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.794    spi_slave_inst/clk_out1
    SLICE_X65Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[5]/C
                         clock pessimism              0.237    -0.557    
    SLICE_X65Y59         FDRE (Hold_fdre_C_D)         0.075    -0.482    spi_slave_inst/AddressAndCommandD_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/AddressAndCommandD_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.378%)  route 0.132ns (44.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.590    -0.557    spi_slave_inst/clk_out1
    SLICE_X64Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  spi_slave_inst/AddressAndCommandD_reg_reg[13]/Q
                         net (fo=4, routed)           0.132    -0.261    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[13]
    SLICE_X64Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.794    spi_slave_inst/clk_out1
    SLICE_X64Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[14]/C
                         clock pessimism              0.237    -0.557    
    SLICE_X64Y59         FDRE (Hold_fdre_C_D)         0.053    -0.504    spi_slave_inst/AddressAndCommandD_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 spi_slave_inst/SCKr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/SCKr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.588    -0.559    spi_slave_inst/clk_out1
    SLICE_X61Y60         FDRE                                         r  spi_slave_inst/SCKr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.431 r  spi_slave_inst/SCKr_reg[1]/Q
                         net (fo=5, routed)           0.135    -0.296    spi_slave_inst/p_0_in_0[0]
    SLICE_X61Y60         FDRE                                         r  spi_slave_inst/SCKr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.858    -0.797    spi_slave_inst/clk_out1
    SLICE_X61Y60         FDRE                                         r  spi_slave_inst/SCKr_reg[2]/C
                         clock pessimism              0.238    -0.559    
    SLICE_X61Y60         FDRE (Hold_fdre_C_D)         0.017    -0.542    spi_slave_inst/SCKr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 spi_slave_inst/msgbitcnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/msgbitcnt_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.629%)  route 0.167ns (47.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/msgbitcnt_reg_reg[2]/Q
                         net (fo=6, routed)           0.167    -0.250    spi_slave_inst/msgbitcnt_reg_reg[2]
    SLICE_X63Y60         LUT6 (Prop_lut6_I1_O)        0.045    -0.205 r  spi_slave_inst/msgbitcnt_reg[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    spi_slave_inst/p_0_in[5]
    SLICE_X63Y60         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X63Y60         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[5]/C
                         clock pessimism              0.253    -0.542    
    SLICE_X63Y60         FDRE (Hold_fdre_C_D)         0.091    -0.451    spi_slave_inst/msgbitcnt_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/addrcmnd_cnt_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  spi_slave_inst/addrcmnd_cnt_reg_reg[1]/Q
                         net (fo=6, routed)           0.175    -0.219    spi_slave_inst/addrcmnd_cnt_reg_reg[1]
    SLICE_X64Y60         LUT5 (Prop_lut5_I1_O)        0.043    -0.176 r  spi_slave_inst/addrcmnd_cnt_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    spi_slave_inst/p_0_in__0[4]
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[4]/C
                         clock pessimism              0.237    -0.558    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.131    -0.427    spi_slave_inst/addrcmnd_cnt_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y60     SPI_DataOut_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y59     SPI_DataOut_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y60     SPI_DataOut_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y60     SPI_DataOut_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y59     SPI_DataOut_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y58     SPI_DataOut_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y58     SPI_DataOut_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y57     SPI_DataOut_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y60     SPI_DataOut_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y60     SPI_DataOut_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y60     SPI_DataOut_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y60     SPI_DataOut_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y60     SPI_DataOut_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y60     SPI_DataOut_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y59     SPI_DataOut_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y59     SPI_DataOut_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y58     SPI_DataOut_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y58     SPI_DataOut_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y59     SPI_DataOut_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y56     SPI_DataOut_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y56     SPI_DataOut_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y57     SPI_DataOut_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y57     SPI_DataOut_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y56     SPI_DataOut_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y56     SPI_DataOut_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y57     SPI_DataOut_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y57     SPI_DataOut_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y57     SPI_DataOut_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       47.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.289ns  (required time - arrival time)
  Source:                 Inputr_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.456ns (18.385%)  route 2.024ns (81.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 48.554 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.623    -0.844    clk20MHz
    SLICE_X58Y55         FDRE                                         r  Inputr_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  Inputr_reg[34]/Q
                         net (fo=2, routed)           2.024     1.636    waveform_data_next[2][2]
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.506    48.554    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[35]/C
                         clock pessimism              0.564    49.118    
                         clock uncertainty           -0.098    49.020    
    SLICE_X62Y55         FDRE (Setup_fdre_C_D)       -0.095    48.925    Inputr_reg[35]
  -------------------------------------------------------------------
                         required time                         48.925    
                         arrival time                          -1.636    
  -------------------------------------------------------------------
                         slack                                 47.289    

Slack (MET) :             47.501ns  (required time - arrival time)
  Source:                 Inputr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.456ns (19.761%)  route 1.852ns (80.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 48.552 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.623    -0.844    clk20MHz
    SLICE_X62Y58         FDRE                                         r  Inputr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  Inputr_reg[26]/Q
                         net (fo=2, routed)           1.852     1.464    waveform_data_next[1][10]
    SLICE_X62Y60         FDRE                                         r  Inputr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.504    48.552    clk20MHz
    SLICE_X62Y60         FDRE                                         r  Inputr_reg[27]/C
                         clock pessimism              0.578    49.130    
                         clock uncertainty           -0.098    49.032    
    SLICE_X62Y60         FDRE (Setup_fdre_C_D)       -0.067    48.965    Inputr_reg[27]
  -------------------------------------------------------------------
                         required time                         48.965    
                         arrival time                          -1.464    
  -------------------------------------------------------------------
                         slack                                 47.501    

Slack (MET) :             47.534ns  (required time - arrival time)
  Source:                 Inputr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.456ns (19.875%)  route 1.838ns (80.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 48.550 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.623    -0.844    clk20MHz
    SLICE_X62Y57         FDRE                                         r  Inputr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  Inputr_reg[10]/Q
                         net (fo=2, routed)           1.838     1.450    Inputr_reg_n_0_[10]
    SLICE_X60Y61         FDRE                                         r  Inputr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.502    48.550    clk20MHz
    SLICE_X60Y61         FDRE                                         r  Inputr_reg[11]/C
                         clock pessimism              0.564    49.114    
                         clock uncertainty           -0.098    49.016    
    SLICE_X60Y61         FDRE (Setup_fdre_C_D)       -0.031    48.985    Inputr_reg[11]
  -------------------------------------------------------------------
                         required time                         48.985    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 47.534    

Slack (MET) :             47.548ns  (required time - arrival time)
  Source:                 Inputr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 0.456ns (20.068%)  route 1.816ns (79.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 48.552 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.622    -0.845    clk20MHz
    SLICE_X58Y58         FDRE                                         r  Inputr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  Inputr_reg[30]/Q
                         net (fo=2, routed)           1.816     1.427    waveform_data_next[1][14]
    SLICE_X58Y58         FDRE                                         r  Inputr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.504    48.552    clk20MHz
    SLICE_X58Y58         FDRE                                         r  Inputr_reg[31]/C
                         clock pessimism              0.603    49.155    
                         clock uncertainty           -0.098    49.057    
    SLICE_X58Y58         FDRE (Setup_fdre_C_D)       -0.081    48.976    Inputr_reg[31]
  -------------------------------------------------------------------
                         required time                         48.976    
                         arrival time                          -1.427    
  -------------------------------------------------------------------
                         slack                                 47.548    

Slack (MET) :             47.625ns  (required time - arrival time)
  Source:                 Inputr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.456ns (20.858%)  route 1.730ns (79.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 48.552 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.621    -0.846    clk20MHz
    SLICE_X59Y60         FDRE                                         r  Inputr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  Inputr_reg[29]/Q
                         net (fo=2, routed)           1.730     1.340    waveform_data_next[1][13]
    SLICE_X58Y58         FDRE                                         r  Inputr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.504    48.552    clk20MHz
    SLICE_X58Y58         FDRE                                         r  Inputr_reg[30]/C
                         clock pessimism              0.578    49.130    
                         clock uncertainty           -0.098    49.032    
    SLICE_X58Y58         FDRE (Setup_fdre_C_D)       -0.067    48.965    Inputr_reg[30]
  -------------------------------------------------------------------
                         required time                         48.965    
                         arrival time                          -1.340    
  -------------------------------------------------------------------
                         slack                                 47.625    

Slack (MET) :             47.701ns  (required time - arrival time)
  Source:                 Inputr_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.456ns (21.774%)  route 1.638ns (78.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 48.552 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.623    -0.844    clk20MHz
    SLICE_X62Y58         FDRE                                         r  Inputr_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  Inputr_reg[58]/Q
                         net (fo=2, routed)           1.638     1.250    waveform_data_next[3][10]
    SLICE_X62Y60         FDRE                                         r  Inputr_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.504    48.552    clk20MHz
    SLICE_X62Y60         FDRE                                         r  Inputr_reg[59]/C
                         clock pessimism              0.578    49.130    
                         clock uncertainty           -0.098    49.032    
    SLICE_X62Y60         FDRE (Setup_fdre_C_D)       -0.081    48.951    Inputr_reg[59]
  -------------------------------------------------------------------
                         required time                         48.951    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                 47.701    

Slack (MET) :             47.705ns  (required time - arrival time)
  Source:                 Inputr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.456ns (21.824%)  route 1.633ns (78.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 48.551 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.622    -0.845    clk20MHz
    SLICE_X62Y60         FDRE                                         r  Inputr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  Inputr_reg[27]/Q
                         net (fo=2, routed)           1.633     1.244    waveform_data_next[1][11]
    SLICE_X59Y60         FDRE                                         r  Inputr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.503    48.551    clk20MHz
    SLICE_X59Y60         FDRE                                         r  Inputr_reg[28]/C
                         clock pessimism              0.564    49.115    
                         clock uncertainty           -0.098    49.017    
    SLICE_X59Y60         FDRE (Setup_fdre_C_D)       -0.067    48.950    Inputr_reg[28]
  -------------------------------------------------------------------
                         required time                         48.950    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 47.705    

Slack (MET) :             47.732ns  (required time - arrival time)
  Source:                 Inputr_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.419ns (21.568%)  route 1.524ns (78.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 48.554 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.623    -0.844    clk20MHz
    SLICE_X62Y57         FDRE                                         r  Inputr_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.419    -0.425 r  Inputr_reg[53]/Q
                         net (fo=2, routed)           1.524     1.099    waveform_data_next[3][5]
    SLICE_X64Y56         FDRE                                         r  Inputr_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.506    48.554    clk20MHz
    SLICE_X64Y56         FDRE                                         r  Inputr_reg[54]/C
                         clock pessimism              0.578    49.132    
                         clock uncertainty           -0.098    49.034    
    SLICE_X64Y56         FDRE (Setup_fdre_C_D)       -0.203    48.831    Inputr_reg[54]
  -------------------------------------------------------------------
                         required time                         48.831    
                         arrival time                          -1.099    
  -------------------------------------------------------------------
                         slack                                 47.732    

Slack (MET) :             47.760ns  (required time - arrival time)
  Source:                 Inputr_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.456ns (22.249%)  route 1.594ns (77.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 48.554 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.624    -0.843    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  Inputr_reg[35]/Q
                         net (fo=2, routed)           1.594     1.207    waveform_data_next[2][3]
    SLICE_X63Y54         FDRE                                         r  Inputr_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.506    48.554    clk20MHz
    SLICE_X63Y54         FDRE                                         r  Inputr_reg[36]/C
                         clock pessimism              0.578    49.132    
                         clock uncertainty           -0.098    49.034    
    SLICE_X63Y54         FDRE (Setup_fdre_C_D)       -0.067    48.967    Inputr_reg[36]
  -------------------------------------------------------------------
                         required time                         48.967    
                         arrival time                          -1.207    
  -------------------------------------------------------------------
                         slack                                 47.760    

Slack (MET) :             47.804ns  (required time - arrival time)
  Source:                 Inputr_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 0.456ns (22.656%)  route 1.557ns (77.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 48.553 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.622    -0.845    clk20MHz
    SLICE_X58Y57         FDRE                                         r  Inputr_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  Inputr_reg[33]/Q
                         net (fo=2, routed)           1.557     1.168    waveform_data_next[2][1]
    SLICE_X58Y55         FDRE                                         r  Inputr_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.505    48.553    clk20MHz
    SLICE_X58Y55         FDRE                                         r  Inputr_reg[34]/C
                         clock pessimism              0.578    49.131    
                         clock uncertainty           -0.098    49.033    
    SLICE_X58Y55         FDRE (Setup_fdre_C_D)       -0.061    48.972    Inputr_reg[34]
  -------------------------------------------------------------------
                         required time                         48.972    
                         arrival time                          -1.168    
  -------------------------------------------------------------------
                         slack                                 47.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Inputr_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.780%)  route 0.137ns (49.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X62Y58         FDRE                                         r  Inputr_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  Inputr_reg[62]/Q
                         net (fo=2, routed)           0.137    -0.279    waveform_data_next[3][14]
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.859    -0.796    clk20MHz
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[63]/C
                         clock pessimism              0.274    -0.522    
    SLICE_X60Y58         FDRE (Hold_fdre_C_D)         0.064    -0.458    Inputr_reg[63]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Inputr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.933%)  route 0.129ns (44.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X60Y56         FDRE                                         r  Inputr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  Inputr_reg[20]/Q
                         net (fo=2, routed)           0.129    -0.264    waveform_data_next[1][4]
    SLICE_X62Y56         FDRE                                         r  Inputr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.861    -0.793    clk20MHz
    SLICE_X62Y56         FDRE                                         r  Inputr_reg[21]/C
                         clock pessimism              0.274    -0.519    
    SLICE_X62Y56         FDRE (Hold_fdre_C_D)         0.070    -0.449    Inputr_reg[21]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Inputr_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.911%)  route 0.131ns (48.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.589    -0.558    clk20MHz
    SLICE_X58Y59         FDRE                                         r  Inputr_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  Inputr_reg[46]/Q
                         net (fo=2, routed)           0.131    -0.287    waveform_data_next[2][14]
    SLICE_X58Y59         FDRE                                         r  Inputr_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.859    -0.796    clk20MHz
    SLICE_X58Y59         FDRE                                         r  Inputr_reg[47]/C
                         clock pessimism              0.238    -0.558    
    SLICE_X58Y59         FDRE (Hold_fdre_C_D)         0.075    -0.483    Inputr_reg[47]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Inputr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.498%)  route 0.121ns (42.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X64Y58         FDRE                                         r  Inputr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  Inputr_reg[25]/Q
                         net (fo=2, routed)           0.121    -0.272    waveform_data_next[1][9]
    SLICE_X62Y58         FDRE                                         r  Inputr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.860    -0.794    clk20MHz
    SLICE_X62Y58         FDRE                                         r  Inputr_reg[26]/C
                         clock pessimism              0.253    -0.541    
    SLICE_X62Y58         FDRE (Hold_fdre_C_D)         0.070    -0.471    Inputr_reg[26]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Inputr_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.814%)  route 0.136ns (49.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X62Y57         FDRE                                         r  Inputr_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  Inputr_reg[52]/Q
                         net (fo=2, routed)           0.136    -0.280    waveform_data_next[3][4]
    SLICE_X62Y57         FDRE                                         r  Inputr_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.860    -0.794    clk20MHz
    SLICE_X62Y57         FDRE                                         r  Inputr_reg[53]/C
                         clock pessimism              0.237    -0.557    
    SLICE_X62Y57         FDRE (Hold_fdre_C_D)         0.075    -0.482    Inputr_reg[53]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Inputr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.814%)  route 0.136ns (49.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.591    -0.556    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  Inputr_reg[5]/Q
                         net (fo=2, routed)           0.136    -0.279    Inputr_reg_n_0_[5]
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.861    -0.793    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[6]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X62Y55         FDRE (Hold_fdre_C_D)         0.075    -0.481    Inputr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Inputr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.132%)  route 0.128ns (43.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.591    -0.556    clk20MHz
    SLICE_X64Y56         FDRE                                         r  Inputr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  Inputr_reg[24]/Q
                         net (fo=2, routed)           0.128    -0.264    waveform_data_next[1][8]
    SLICE_X64Y58         FDRE                                         r  Inputr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.860    -0.794    clk20MHz
    SLICE_X64Y58         FDRE                                         r  Inputr_reg[25]/C
                         clock pessimism              0.253    -0.541    
    SLICE_X64Y58         FDRE (Hold_fdre_C_D)         0.059    -0.482    Inputr_reg[25]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Inputr_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.847%)  route 0.132ns (47.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.589    -0.558    clk20MHz
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.148    -0.410 r  Inputr_reg[51]/Q
                         net (fo=2, routed)           0.132    -0.278    waveform_data_next[3][3]
    SLICE_X62Y57         FDRE                                         r  Inputr_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.860    -0.794    clk20MHz
    SLICE_X62Y57         FDRE                                         r  Inputr_reg[52]/C
                         clock pessimism              0.274    -0.520    
    SLICE_X62Y57         FDRE (Hold_fdre_C_D)         0.018    -0.502    Inputr_reg[52]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Inputr_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.658%)  route 0.125ns (49.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.589    -0.558    clk20MHz
    SLICE_X58Y59         FDRE                                         r  Inputr_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.430 r  Inputr_reg[48]/Q
                         net (fo=2, routed)           0.125    -0.305    waveform_data_next[3][0]
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.859    -0.796    clk20MHz
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[49]/C
                         clock pessimism              0.254    -0.542    
    SLICE_X60Y58         FDRE (Hold_fdre_C_D)         0.010    -0.532    Inputr_reg[49]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Inputr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.875%)  route 0.136ns (49.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.591    -0.556    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  Inputr_reg[4]/Q
                         net (fo=2, routed)           0.136    -0.279    Inputr_reg_n_0_[4]
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.861    -0.793    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[5]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X62Y55         FDRE (Hold_fdre_C_D)         0.047    -0.509    Inputr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X58Y53     Inputr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X62Y57     Inputr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X60Y61     Inputr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X60Y61     Inputr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X60Y61     Inputr_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X60Y61     Inputr_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X60Y58     Inputr_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X60Y58     Inputr_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y53     Inputr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y61     Inputr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y61     Inputr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y61     Inputr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y61     Inputr_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y56     Inputr_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y56     Inputr_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y55     Inputr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y56     Inputr_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X59Y60     Inputr_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y53     Inputr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X62Y57     Inputr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X62Y57     Inputr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y61     Inputr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y61     Inputr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y61     Inputr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y61     Inputr_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y58     Inputr_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y58     Inputr_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y58     Inputr_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.909ns  (required time - arrival time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 1.126ns (27.975%)  route 2.899ns (72.025%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X64Y61         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.328 f  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.862     0.534    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.658 f  spi_slave_inst/MISO_reg_i_4/O
                         net (fo=53, routed)          1.101     1.759    spi_slave_inst/MISO_reg_i_4_n_0
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.152     1.911 f  spi_slave_inst/SPI_DataOut[15]_i_3/O
                         net (fo=2, routed)           0.936     2.847    spi_slave_inst/SPI_DataOut[15]_i_3_n_0
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.332     3.179 r  spi_slave_inst/SPI_DataOut[8]_i_1/O
                         net (fo=1, routed)           0.000     3.179    SPI_DataOut[8]
    SLICE_X63Y57         FDRE                                         r  SPI_DataOut_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.505     8.553    clk100MHz
    SLICE_X63Y57         FDRE                                         r  SPI_DataOut_reg[8]/C
                         clock pessimism              0.578     9.131    
                         clock uncertainty           -0.074     9.057    
    SLICE_X63Y57         FDRE (Setup_fdre_C_D)        0.031     9.088    SPI_DataOut_reg[8]
  -------------------------------------------------------------------
                         required time                          9.088    
                         arrival time                          -3.179    
  -------------------------------------------------------------------
                         slack                                  5.909    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/msgbitcnt_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 0.890ns (23.608%)  route 2.880ns (76.392%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X64Y61         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.328 r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.862     0.534    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.658 r  spi_slave_inst/MISO_reg_i_4/O
                         net (fo=53, routed)          1.101     1.759    spi_slave_inst/MISO_reg_i_4_n_0
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.124     1.883 r  spi_slave_inst/msgbitcnt_reg[5]_i_4/O
                         net (fo=1, routed)           0.291     2.174    spi_slave_inst/msgbitcnt_reg[5]_i_4_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.298 r  spi_slave_inst/msgbitcnt_reg[5]_i_1/O
                         net (fo=6, routed)           0.626     2.924    spi_slave_inst/msgbitcnt_reg[5]_i_1_n_0
    SLICE_X63Y60         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.504     8.552    spi_slave_inst/clk_out1
    SLICE_X63Y60         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[5]/C
                         clock pessimism              0.578     9.130    
                         clock uncertainty           -0.074     9.056    
    SLICE_X63Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.851    spi_slave_inst/msgbitcnt_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.851    
                         arrival time                          -2.924    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.986ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.828ns (21.067%)  route 3.102ns (78.933%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.622    -0.845    spi_slave_inst/clk_out1
    SLICE_X63Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           1.174     0.785    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     0.909 r  spi_slave_inst/SPI_DataOut[15]_i_7/O
                         net (fo=34, routed)          1.168     2.077    spi_slave_inst/SPI_DataOut[15]_i_7_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I1_O)        0.124     2.201 r  spi_slave_inst/SPI_DataOut[4]_i_2/O
                         net (fo=1, routed)           0.760     2.961    spi_slave_inst/SPI_DataOut[4]_i_2_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.085 r  spi_slave_inst/SPI_DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     3.085    SPI_DataOut[4]
    SLICE_X61Y57         FDRE                                         r  SPI_DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.504     8.552    clk100MHz
    SLICE_X61Y57         FDRE                                         r  SPI_DataOut_reg[4]/C
                         clock pessimism              0.564     9.116    
                         clock uncertainty           -0.074     9.042    
    SLICE_X61Y57         FDRE (Setup_fdre_C_D)        0.029     9.071    SPI_DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                  5.986    

Slack (MET) :             6.019ns  (required time - arrival time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/msgbitcnt_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.890ns (24.203%)  route 2.787ns (75.798%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X64Y61         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.328 r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.862     0.534    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.658 r  spi_slave_inst/MISO_reg_i_4/O
                         net (fo=53, routed)          1.101     1.759    spi_slave_inst/MISO_reg_i_4_n_0
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.124     1.883 r  spi_slave_inst/msgbitcnt_reg[5]_i_4/O
                         net (fo=1, routed)           0.291     2.174    spi_slave_inst/msgbitcnt_reg[5]_i_4_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.298 r  spi_slave_inst/msgbitcnt_reg[5]_i_1/O
                         net (fo=6, routed)           0.533     2.831    spi_slave_inst/msgbitcnt_reg[5]_i_1_n_0
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.503     8.551    spi_slave_inst/clk_out1
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[2]/C
                         clock pessimism              0.578     9.129    
                         clock uncertainty           -0.074     9.055    
    SLICE_X63Y61         FDRE (Setup_fdre_C_CE)      -0.205     8.850    spi_slave_inst/msgbitcnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.850    
                         arrival time                          -2.831    
  -------------------------------------------------------------------
                         slack                                  6.019    

Slack (MET) :             6.019ns  (required time - arrival time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/msgbitcnt_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.890ns (24.203%)  route 2.787ns (75.798%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X64Y61         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.328 r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.862     0.534    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.658 r  spi_slave_inst/MISO_reg_i_4/O
                         net (fo=53, routed)          1.101     1.759    spi_slave_inst/MISO_reg_i_4_n_0
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.124     1.883 r  spi_slave_inst/msgbitcnt_reg[5]_i_4/O
                         net (fo=1, routed)           0.291     2.174    spi_slave_inst/msgbitcnt_reg[5]_i_4_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.298 r  spi_slave_inst/msgbitcnt_reg[5]_i_1/O
                         net (fo=6, routed)           0.533     2.831    spi_slave_inst/msgbitcnt_reg[5]_i_1_n_0
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.503     8.551    spi_slave_inst/clk_out1
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[3]/C
                         clock pessimism              0.578     9.129    
                         clock uncertainty           -0.074     9.055    
    SLICE_X63Y61         FDRE (Setup_fdre_C_CE)      -0.205     8.850    spi_slave_inst/msgbitcnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.850    
                         arrival time                          -2.831    
  -------------------------------------------------------------------
                         slack                                  6.019    

Slack (MET) :             6.019ns  (required time - arrival time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/msgbitcnt_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.890ns (24.203%)  route 2.787ns (75.798%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X64Y61         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.328 r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.862     0.534    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.658 r  spi_slave_inst/MISO_reg_i_4/O
                         net (fo=53, routed)          1.101     1.759    spi_slave_inst/MISO_reg_i_4_n_0
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.124     1.883 r  spi_slave_inst/msgbitcnt_reg[5]_i_4/O
                         net (fo=1, routed)           0.291     2.174    spi_slave_inst/msgbitcnt_reg[5]_i_4_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.298 r  spi_slave_inst/msgbitcnt_reg[5]_i_1/O
                         net (fo=6, routed)           0.533     2.831    spi_slave_inst/msgbitcnt_reg[5]_i_1_n_0
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.503     8.551    spi_slave_inst/clk_out1
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[4]/C
                         clock pessimism              0.578     9.129    
                         clock uncertainty           -0.074     9.055    
    SLICE_X63Y61         FDRE (Setup_fdre_C_CE)      -0.205     8.850    spi_slave_inst/msgbitcnt_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.850    
                         arrival time                          -2.831    
  -------------------------------------------------------------------
                         slack                                  6.019    

Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 1.031ns (26.808%)  route 2.815ns (73.192%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.622    -0.845    spi_slave_inst/clk_out1
    SLICE_X63Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           1.174     0.785    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     0.909 r  spi_slave_inst/SPI_DataOut[15]_i_7/O
                         net (fo=34, routed)          0.972     1.881    spi_slave_inst/SPI_DataOut[15]_i_7_n_0
    SLICE_X61Y58         LUT5 (Prop_lut5_I1_O)        0.119     2.000 r  spi_slave_inst/SPI_DataOut[15]_i_2/O
                         net (fo=1, routed)           0.669     2.669    spi_slave_inst/SPI_DataOut[15]_i_2_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I0_O)        0.332     3.001 r  spi_slave_inst/SPI_DataOut[15]_i_1/O
                         net (fo=1, routed)           0.000     3.001    SPI_DataOut[15]
    SLICE_X61Y58         FDRE                                         r  SPI_DataOut_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.504     8.552    clk100MHz
    SLICE_X61Y58         FDRE                                         r  SPI_DataOut_reg[15]/C
                         clock pessimism              0.564     9.116    
                         clock uncertainty           -0.074     9.042    
    SLICE_X61Y58         FDRE (Setup_fdre_C_D)        0.029     9.071    SPI_DataOut_reg[15]
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                  6.071    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 0.828ns (21.630%)  route 3.000ns (78.370%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.622    -0.845    spi_slave_inst/clk_out1
    SLICE_X63Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           1.174     0.785    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     0.909 r  spi_slave_inst/SPI_DataOut[15]_i_7/O
                         net (fo=34, routed)          1.167     2.076    spi_slave_inst/SPI_DataOut[15]_i_7_n_0
    SLICE_X59Y57         LUT6 (Prop_lut6_I1_O)        0.124     2.200 r  spi_slave_inst/SPI_DataOut[0]_i_2/O
                         net (fo=1, routed)           0.659     2.859    spi_slave_inst/SPI_DataOut[0]_i_2_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.983 r  spi_slave_inst/SPI_DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     2.983    SPI_DataOut[0]
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.503     8.551    clk100MHz
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[0]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X61Y60         FDRE (Setup_fdre_C_D)        0.029     9.070    SPI_DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                          -2.983    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.828ns (21.372%)  route 3.046ns (78.628%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.622    -0.845    spi_slave_inst/clk_out1
    SLICE_X63Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           1.174     0.785    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     0.909 r  spi_slave_inst/SPI_DataOut[15]_i_7/O
                         net (fo=34, routed)          1.206     2.115    spi_slave_inst/SPI_DataOut[15]_i_7_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124     2.239 r  spi_slave_inst/SPI_DataOut[2]_i_3/O
                         net (fo=1, routed)           0.666     2.905    spi_slave_inst/SPI_DataOut[2]_i_3_n_0
    SLICE_X60Y57         LUT5 (Prop_lut5_I4_O)        0.124     3.029 r  spi_slave_inst/SPI_DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     3.029    SPI_DataOut[2]
    SLICE_X60Y57         FDRE                                         r  SPI_DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.504     8.552    clk100MHz
    SLICE_X60Y57         FDRE                                         r  SPI_DataOut_reg[2]/C
                         clock pessimism              0.564     9.116    
                         clock uncertainty           -0.074     9.042    
    SLICE_X60Y57         FDRE (Setup_fdre_C_D)        0.081     9.123    SPI_DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -3.029    
  -------------------------------------------------------------------
                         slack                                  6.094    

Slack (MET) :             6.100ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.828ns (21.700%)  route 2.988ns (78.300%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.622    -0.845    spi_slave_inst/clk_out1
    SLICE_X63Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           1.174     0.785    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     0.909 r  spi_slave_inst/SPI_DataOut[15]_i_7/O
                         net (fo=34, routed)          1.381     2.290    spi_slave_inst/SPI_DataOut[15]_i_7_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I1_O)        0.124     2.414 r  spi_slave_inst/SPI_DataOut[13]_i_2/O
                         net (fo=1, routed)           0.433     2.847    spi_slave_inst/SPI_DataOut[13]_i_2_n_0
    SLICE_X59Y59         LUT5 (Prop_lut5_I0_O)        0.124     2.971 r  spi_slave_inst/SPI_DataOut[13]_i_1/O
                         net (fo=1, routed)           0.000     2.971    SPI_DataOut[13]
    SLICE_X59Y59         FDRE                                         r  SPI_DataOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.503     8.551    clk100MHz
    SLICE_X59Y59         FDRE                                         r  SPI_DataOut_reg[13]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X59Y59         FDRE (Setup_fdre_C_D)        0.029     9.070    SPI_DataOut_reg[13]
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                          -2.971    
  -------------------------------------------------------------------
                         slack                                  6.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 spi_slave_inst/readwritedata_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/MISO_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.740%)  route 0.101ns (35.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X61Y59         FDRE                                         r  spi_slave_inst/readwritedata_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/readwritedata_cnt_reg_reg[2]/Q
                         net (fo=4, routed)           0.101    -0.316    spi_slave_inst/readwritedata_cnt_reg_reg[2]
    SLICE_X60Y59         LUT5 (Prop_lut5_I0_O)        0.045    -0.271 r  spi_slave_inst/MISO_reg_i_2/O
                         net (fo=1, routed)           0.000    -0.271    spi_slave_inst/MISO_reg0
    SLICE_X60Y59         FDRE                                         r  spi_slave_inst/MISO_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.859    -0.796    spi_slave_inst/clk_out1
    SLICE_X60Y59         FDRE                                         r  spi_slave_inst/MISO_reg_reg/C
                         clock pessimism              0.251    -0.545    
    SLICE_X60Y59         FDRE (Hold_fdre_C_D)         0.121    -0.424    spi_slave_inst/MISO_reg_reg
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 spi_slave_inst/SCKr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/SCKr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.588    -0.559    spi_slave_inst/clk_out1
    SLICE_X61Y61         FDRE                                         r  spi_slave_inst/SCKr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  spi_slave_inst/SCKr_reg[0]/Q
                         net (fo=1, routed)           0.110    -0.308    spi_slave_inst/SCKr_reg_n_0_[0]
    SLICE_X61Y60         FDRE                                         r  spi_slave_inst/SCKr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.858    -0.797    spi_slave_inst/clk_out1
    SLICE_X61Y60         FDRE                                         r  spi_slave_inst/SCKr_reg[1]/C
                         clock pessimism              0.254    -0.543    
    SLICE_X61Y60         FDRE (Hold_fdre_C_D)         0.075    -0.468    spi_slave_inst/SCKr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 spi_slave_inst/msgbitcnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/msgbitcnt_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.957%)  route 0.121ns (39.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/msgbitcnt_reg_reg[0]/Q
                         net (fo=8, routed)           0.121    -0.296    spi_slave_inst/msgbitcnt_reg_reg[0]
    SLICE_X63Y61         LUT4 (Prop_lut4_I1_O)        0.048    -0.248 r  spi_slave_inst/msgbitcnt_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    spi_slave_inst/p_0_in[3]
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[3]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X63Y61         FDRE (Hold_fdre_C_D)         0.107    -0.438    spi_slave_inst/msgbitcnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 spi_slave_inst/msgbitcnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/msgbitcnt_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.576%)  route 0.121ns (39.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/msgbitcnt_reg_reg[0]/Q
                         net (fo=8, routed)           0.121    -0.296    spi_slave_inst/msgbitcnt_reg_reg[0]
    SLICE_X63Y61         LUT3 (Prop_lut3_I2_O)        0.045    -0.251 r  spi_slave_inst/msgbitcnt_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    spi_slave_inst/p_0_in[2]
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[2]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X63Y61         FDRE (Hold_fdre_C_D)         0.091    -0.454    spi_slave_inst/msgbitcnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/addrcmnd_cnt_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  spi_slave_inst/addrcmnd_cnt_reg_reg[5]/Q
                         net (fo=2, routed)           0.126    -0.268    spi_slave_inst/addrcmnd_cnt_reg_reg[5]
    SLICE_X64Y60         LUT6 (Prop_lut6_I0_O)        0.045    -0.223 r  spi_slave_inst/addrcmnd_cnt_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    spi_slave_inst/p_0_in__0[5]
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[5]/C
                         clock pessimism              0.237    -0.558    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.121    -0.437    spi_slave_inst/addrcmnd_cnt_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/AddressAndCommandD_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.349%)  route 0.163ns (53.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.590    -0.557    spi_slave_inst/clk_out1
    SLICE_X65Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  spi_slave_inst/AddressAndCommandD_reg_reg[4]/Q
                         net (fo=3, routed)           0.163    -0.253    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[4]
    SLICE_X65Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.794    spi_slave_inst/clk_out1
    SLICE_X65Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[5]/C
                         clock pessimism              0.237    -0.557    
    SLICE_X65Y59         FDRE (Hold_fdre_C_D)         0.075    -0.482    spi_slave_inst/AddressAndCommandD_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/AddressAndCommandD_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.378%)  route 0.132ns (44.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.590    -0.557    spi_slave_inst/clk_out1
    SLICE_X64Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  spi_slave_inst/AddressAndCommandD_reg_reg[13]/Q
                         net (fo=4, routed)           0.132    -0.261    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[13]
    SLICE_X64Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.794    spi_slave_inst/clk_out1
    SLICE_X64Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[14]/C
                         clock pessimism              0.237    -0.557    
    SLICE_X64Y59         FDRE (Hold_fdre_C_D)         0.053    -0.504    spi_slave_inst/AddressAndCommandD_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 spi_slave_inst/SCKr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/SCKr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.588    -0.559    spi_slave_inst/clk_out1
    SLICE_X61Y60         FDRE                                         r  spi_slave_inst/SCKr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.431 r  spi_slave_inst/SCKr_reg[1]/Q
                         net (fo=5, routed)           0.135    -0.296    spi_slave_inst/p_0_in_0[0]
    SLICE_X61Y60         FDRE                                         r  spi_slave_inst/SCKr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.858    -0.797    spi_slave_inst/clk_out1
    SLICE_X61Y60         FDRE                                         r  spi_slave_inst/SCKr_reg[2]/C
                         clock pessimism              0.238    -0.559    
    SLICE_X61Y60         FDRE (Hold_fdre_C_D)         0.017    -0.542    spi_slave_inst/SCKr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 spi_slave_inst/msgbitcnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/msgbitcnt_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.629%)  route 0.167ns (47.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/msgbitcnt_reg_reg[2]/Q
                         net (fo=6, routed)           0.167    -0.250    spi_slave_inst/msgbitcnt_reg_reg[2]
    SLICE_X63Y60         LUT6 (Prop_lut6_I1_O)        0.045    -0.205 r  spi_slave_inst/msgbitcnt_reg[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    spi_slave_inst/p_0_in[5]
    SLICE_X63Y60         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X63Y60         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[5]/C
                         clock pessimism              0.253    -0.542    
    SLICE_X63Y60         FDRE (Hold_fdre_C_D)         0.091    -0.451    spi_slave_inst/msgbitcnt_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/addrcmnd_cnt_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  spi_slave_inst/addrcmnd_cnt_reg_reg[1]/Q
                         net (fo=6, routed)           0.175    -0.219    spi_slave_inst/addrcmnd_cnt_reg_reg[1]
    SLICE_X64Y60         LUT5 (Prop_lut5_I1_O)        0.043    -0.176 r  spi_slave_inst/addrcmnd_cnt_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    spi_slave_inst/p_0_in__0[4]
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[4]/C
                         clock pessimism              0.237    -0.558    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.131    -0.427    spi_slave_inst/addrcmnd_cnt_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y60     SPI_DataOut_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y59     SPI_DataOut_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y60     SPI_DataOut_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y60     SPI_DataOut_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y59     SPI_DataOut_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y58     SPI_DataOut_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y58     SPI_DataOut_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y57     SPI_DataOut_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y60     SPI_DataOut_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y60     SPI_DataOut_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y60     SPI_DataOut_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y60     SPI_DataOut_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y60     SPI_DataOut_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y60     SPI_DataOut_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y59     SPI_DataOut_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y59     SPI_DataOut_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y58     SPI_DataOut_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y58     SPI_DataOut_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y59     SPI_DataOut_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y56     SPI_DataOut_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y56     SPI_DataOut_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y57     SPI_DataOut_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y57     SPI_DataOut_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y56     SPI_DataOut_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y56     SPI_DataOut_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y57     SPI_DataOut_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y57     SPI_DataOut_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y57     SPI_DataOut_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       47.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.292ns  (required time - arrival time)
  Source:                 Inputr_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 rise@50.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.456ns (18.385%)  route 2.024ns (81.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 48.554 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.623    -0.844    clk20MHz
    SLICE_X58Y55         FDRE                                         r  Inputr_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  Inputr_reg[34]/Q
                         net (fo=2, routed)           2.024     1.636    waveform_data_next[2][2]
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.506    48.554    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[35]/C
                         clock pessimism              0.564    49.118    
                         clock uncertainty           -0.094    49.024    
    SLICE_X62Y55         FDRE (Setup_fdre_C_D)       -0.095    48.929    Inputr_reg[35]
  -------------------------------------------------------------------
                         required time                         48.929    
                         arrival time                          -1.636    
  -------------------------------------------------------------------
                         slack                                 47.292    

Slack (MET) :             47.505ns  (required time - arrival time)
  Source:                 Inputr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 rise@50.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.456ns (19.761%)  route 1.852ns (80.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 48.552 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.623    -0.844    clk20MHz
    SLICE_X62Y58         FDRE                                         r  Inputr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  Inputr_reg[26]/Q
                         net (fo=2, routed)           1.852     1.464    waveform_data_next[1][10]
    SLICE_X62Y60         FDRE                                         r  Inputr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.504    48.552    clk20MHz
    SLICE_X62Y60         FDRE                                         r  Inputr_reg[27]/C
                         clock pessimism              0.578    49.130    
                         clock uncertainty           -0.094    49.036    
    SLICE_X62Y60         FDRE (Setup_fdre_C_D)       -0.067    48.969    Inputr_reg[27]
  -------------------------------------------------------------------
                         required time                         48.969    
                         arrival time                          -1.464    
  -------------------------------------------------------------------
                         slack                                 47.505    

Slack (MET) :             47.538ns  (required time - arrival time)
  Source:                 Inputr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 rise@50.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.456ns (19.875%)  route 1.838ns (80.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 48.550 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.623    -0.844    clk20MHz
    SLICE_X62Y57         FDRE                                         r  Inputr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  Inputr_reg[10]/Q
                         net (fo=2, routed)           1.838     1.450    Inputr_reg_n_0_[10]
    SLICE_X60Y61         FDRE                                         r  Inputr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.502    48.550    clk20MHz
    SLICE_X60Y61         FDRE                                         r  Inputr_reg[11]/C
                         clock pessimism              0.564    49.114    
                         clock uncertainty           -0.094    49.020    
    SLICE_X60Y61         FDRE (Setup_fdre_C_D)       -0.031    48.989    Inputr_reg[11]
  -------------------------------------------------------------------
                         required time                         48.989    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 47.538    

Slack (MET) :             47.552ns  (required time - arrival time)
  Source:                 Inputr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 rise@50.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 0.456ns (20.068%)  route 1.816ns (79.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 48.552 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.622    -0.845    clk20MHz
    SLICE_X58Y58         FDRE                                         r  Inputr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  Inputr_reg[30]/Q
                         net (fo=2, routed)           1.816     1.427    waveform_data_next[1][14]
    SLICE_X58Y58         FDRE                                         r  Inputr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.504    48.552    clk20MHz
    SLICE_X58Y58         FDRE                                         r  Inputr_reg[31]/C
                         clock pessimism              0.603    49.155    
                         clock uncertainty           -0.094    49.061    
    SLICE_X58Y58         FDRE (Setup_fdre_C_D)       -0.081    48.980    Inputr_reg[31]
  -------------------------------------------------------------------
                         required time                         48.980    
                         arrival time                          -1.427    
  -------------------------------------------------------------------
                         slack                                 47.552    

Slack (MET) :             47.628ns  (required time - arrival time)
  Source:                 Inputr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 rise@50.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.456ns (20.858%)  route 1.730ns (79.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 48.552 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.621    -0.846    clk20MHz
    SLICE_X59Y60         FDRE                                         r  Inputr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  Inputr_reg[29]/Q
                         net (fo=2, routed)           1.730     1.340    waveform_data_next[1][13]
    SLICE_X58Y58         FDRE                                         r  Inputr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.504    48.552    clk20MHz
    SLICE_X58Y58         FDRE                                         r  Inputr_reg[30]/C
                         clock pessimism              0.578    49.130    
                         clock uncertainty           -0.094    49.036    
    SLICE_X58Y58         FDRE (Setup_fdre_C_D)       -0.067    48.969    Inputr_reg[30]
  -------------------------------------------------------------------
                         required time                         48.969    
                         arrival time                          -1.340    
  -------------------------------------------------------------------
                         slack                                 47.628    

Slack (MET) :             47.704ns  (required time - arrival time)
  Source:                 Inputr_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 rise@50.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.456ns (21.774%)  route 1.638ns (78.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 48.552 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.623    -0.844    clk20MHz
    SLICE_X62Y58         FDRE                                         r  Inputr_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  Inputr_reg[58]/Q
                         net (fo=2, routed)           1.638     1.250    waveform_data_next[3][10]
    SLICE_X62Y60         FDRE                                         r  Inputr_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.504    48.552    clk20MHz
    SLICE_X62Y60         FDRE                                         r  Inputr_reg[59]/C
                         clock pessimism              0.578    49.130    
                         clock uncertainty           -0.094    49.036    
    SLICE_X62Y60         FDRE (Setup_fdre_C_D)       -0.081    48.955    Inputr_reg[59]
  -------------------------------------------------------------------
                         required time                         48.955    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                 47.704    

Slack (MET) :             47.709ns  (required time - arrival time)
  Source:                 Inputr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 rise@50.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.456ns (21.824%)  route 1.633ns (78.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 48.551 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.622    -0.845    clk20MHz
    SLICE_X62Y60         FDRE                                         r  Inputr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  Inputr_reg[27]/Q
                         net (fo=2, routed)           1.633     1.244    waveform_data_next[1][11]
    SLICE_X59Y60         FDRE                                         r  Inputr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.503    48.551    clk20MHz
    SLICE_X59Y60         FDRE                                         r  Inputr_reg[28]/C
                         clock pessimism              0.564    49.115    
                         clock uncertainty           -0.094    49.021    
    SLICE_X59Y60         FDRE (Setup_fdre_C_D)       -0.067    48.954    Inputr_reg[28]
  -------------------------------------------------------------------
                         required time                         48.954    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 47.709    

Slack (MET) :             47.736ns  (required time - arrival time)
  Source:                 Inputr_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 rise@50.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.419ns (21.568%)  route 1.524ns (78.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 48.554 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.623    -0.844    clk20MHz
    SLICE_X62Y57         FDRE                                         r  Inputr_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.419    -0.425 r  Inputr_reg[53]/Q
                         net (fo=2, routed)           1.524     1.099    waveform_data_next[3][5]
    SLICE_X64Y56         FDRE                                         r  Inputr_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.506    48.554    clk20MHz
    SLICE_X64Y56         FDRE                                         r  Inputr_reg[54]/C
                         clock pessimism              0.578    49.132    
                         clock uncertainty           -0.094    49.038    
    SLICE_X64Y56         FDRE (Setup_fdre_C_D)       -0.203    48.835    Inputr_reg[54]
  -------------------------------------------------------------------
                         required time                         48.835    
                         arrival time                          -1.099    
  -------------------------------------------------------------------
                         slack                                 47.736    

Slack (MET) :             47.764ns  (required time - arrival time)
  Source:                 Inputr_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 rise@50.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.456ns (22.249%)  route 1.594ns (77.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 48.554 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.624    -0.843    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  Inputr_reg[35]/Q
                         net (fo=2, routed)           1.594     1.207    waveform_data_next[2][3]
    SLICE_X63Y54         FDRE                                         r  Inputr_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.506    48.554    clk20MHz
    SLICE_X63Y54         FDRE                                         r  Inputr_reg[36]/C
                         clock pessimism              0.578    49.132    
                         clock uncertainty           -0.094    49.038    
    SLICE_X63Y54         FDRE (Setup_fdre_C_D)       -0.067    48.971    Inputr_reg[36]
  -------------------------------------------------------------------
                         required time                         48.971    
                         arrival time                          -1.207    
  -------------------------------------------------------------------
                         slack                                 47.764    

Slack (MET) :             47.808ns  (required time - arrival time)
  Source:                 Inputr_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 rise@50.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 0.456ns (22.656%)  route 1.557ns (77.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 48.553 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.622    -0.845    clk20MHz
    SLICE_X58Y57         FDRE                                         r  Inputr_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  Inputr_reg[33]/Q
                         net (fo=2, routed)           1.557     1.168    waveform_data_next[2][1]
    SLICE_X58Y55         FDRE                                         r  Inputr_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.505    48.553    clk20MHz
    SLICE_X58Y55         FDRE                                         r  Inputr_reg[34]/C
                         clock pessimism              0.578    49.131    
                         clock uncertainty           -0.094    49.037    
    SLICE_X58Y55         FDRE (Setup_fdre_C_D)       -0.061    48.976    Inputr_reg[34]
  -------------------------------------------------------------------
                         required time                         48.976    
                         arrival time                          -1.168    
  -------------------------------------------------------------------
                         slack                                 47.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Inputr_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.780%)  route 0.137ns (49.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X62Y58         FDRE                                         r  Inputr_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  Inputr_reg[62]/Q
                         net (fo=2, routed)           0.137    -0.279    waveform_data_next[3][14]
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.859    -0.796    clk20MHz
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[63]/C
                         clock pessimism              0.274    -0.522    
    SLICE_X60Y58         FDRE (Hold_fdre_C_D)         0.064    -0.458    Inputr_reg[63]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Inputr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.933%)  route 0.129ns (44.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X60Y56         FDRE                                         r  Inputr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  Inputr_reg[20]/Q
                         net (fo=2, routed)           0.129    -0.264    waveform_data_next[1][4]
    SLICE_X62Y56         FDRE                                         r  Inputr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.861    -0.793    clk20MHz
    SLICE_X62Y56         FDRE                                         r  Inputr_reg[21]/C
                         clock pessimism              0.274    -0.519    
    SLICE_X62Y56         FDRE (Hold_fdre_C_D)         0.070    -0.449    Inputr_reg[21]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Inputr_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.911%)  route 0.131ns (48.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.589    -0.558    clk20MHz
    SLICE_X58Y59         FDRE                                         r  Inputr_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  Inputr_reg[46]/Q
                         net (fo=2, routed)           0.131    -0.287    waveform_data_next[2][14]
    SLICE_X58Y59         FDRE                                         r  Inputr_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.859    -0.796    clk20MHz
    SLICE_X58Y59         FDRE                                         r  Inputr_reg[47]/C
                         clock pessimism              0.238    -0.558    
    SLICE_X58Y59         FDRE (Hold_fdre_C_D)         0.075    -0.483    Inputr_reg[47]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Inputr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.498%)  route 0.121ns (42.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X64Y58         FDRE                                         r  Inputr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  Inputr_reg[25]/Q
                         net (fo=2, routed)           0.121    -0.272    waveform_data_next[1][9]
    SLICE_X62Y58         FDRE                                         r  Inputr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.860    -0.794    clk20MHz
    SLICE_X62Y58         FDRE                                         r  Inputr_reg[26]/C
                         clock pessimism              0.253    -0.541    
    SLICE_X62Y58         FDRE (Hold_fdre_C_D)         0.070    -0.471    Inputr_reg[26]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Inputr_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.814%)  route 0.136ns (49.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X62Y57         FDRE                                         r  Inputr_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  Inputr_reg[52]/Q
                         net (fo=2, routed)           0.136    -0.280    waveform_data_next[3][4]
    SLICE_X62Y57         FDRE                                         r  Inputr_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.860    -0.794    clk20MHz
    SLICE_X62Y57         FDRE                                         r  Inputr_reg[53]/C
                         clock pessimism              0.237    -0.557    
    SLICE_X62Y57         FDRE (Hold_fdre_C_D)         0.075    -0.482    Inputr_reg[53]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Inputr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.814%)  route 0.136ns (49.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.591    -0.556    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  Inputr_reg[5]/Q
                         net (fo=2, routed)           0.136    -0.279    Inputr_reg_n_0_[5]
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.861    -0.793    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[6]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X62Y55         FDRE (Hold_fdre_C_D)         0.075    -0.481    Inputr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Inputr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.132%)  route 0.128ns (43.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.591    -0.556    clk20MHz
    SLICE_X64Y56         FDRE                                         r  Inputr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  Inputr_reg[24]/Q
                         net (fo=2, routed)           0.128    -0.264    waveform_data_next[1][8]
    SLICE_X64Y58         FDRE                                         r  Inputr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.860    -0.794    clk20MHz
    SLICE_X64Y58         FDRE                                         r  Inputr_reg[25]/C
                         clock pessimism              0.253    -0.541    
    SLICE_X64Y58         FDRE (Hold_fdre_C_D)         0.059    -0.482    Inputr_reg[25]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Inputr_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.847%)  route 0.132ns (47.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.589    -0.558    clk20MHz
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.148    -0.410 r  Inputr_reg[51]/Q
                         net (fo=2, routed)           0.132    -0.278    waveform_data_next[3][3]
    SLICE_X62Y57         FDRE                                         r  Inputr_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.860    -0.794    clk20MHz
    SLICE_X62Y57         FDRE                                         r  Inputr_reg[52]/C
                         clock pessimism              0.274    -0.520    
    SLICE_X62Y57         FDRE (Hold_fdre_C_D)         0.018    -0.502    Inputr_reg[52]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Inputr_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.658%)  route 0.125ns (49.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.589    -0.558    clk20MHz
    SLICE_X58Y59         FDRE                                         r  Inputr_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.430 r  Inputr_reg[48]/Q
                         net (fo=2, routed)           0.125    -0.305    waveform_data_next[3][0]
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.859    -0.796    clk20MHz
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[49]/C
                         clock pessimism              0.254    -0.542    
    SLICE_X60Y58         FDRE (Hold_fdre_C_D)         0.010    -0.532    Inputr_reg[49]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Inputr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.875%)  route 0.136ns (49.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.591    -0.556    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  Inputr_reg[4]/Q
                         net (fo=2, routed)           0.136    -0.279    Inputr_reg_n_0_[4]
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.861    -0.793    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[5]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X62Y55         FDRE (Hold_fdre_C_D)         0.047    -0.509    Inputr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X58Y53     Inputr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X62Y57     Inputr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X60Y61     Inputr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X60Y61     Inputr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X60Y61     Inputr_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X60Y61     Inputr_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X60Y58     Inputr_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X60Y58     Inputr_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y53     Inputr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y61     Inputr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y61     Inputr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y61     Inputr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y61     Inputr_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y56     Inputr_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y56     Inputr_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y55     Inputr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y56     Inputr_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X59Y60     Inputr_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y53     Inputr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X62Y57     Inputr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X62Y57     Inputr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y61     Inputr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y61     Inputr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y61     Inputr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y61     Inputr_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y58     Inputr_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y58     Inputr_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y58     Inputr_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.978ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.978ns  (required time - arrival time)
  Source:                 Inputr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.456ns (18.202%)  route 2.049ns (81.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 8.554 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.624    -0.843    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  Inputr_reg[5]/Q
                         net (fo=2, routed)           2.049     1.662    Inputr_reg_n_0_[5]
    SLICE_X63Y55         FDRE                                         r  waveform_data_reg_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.506     8.554    clk100MHz
    SLICE_X63Y55         FDRE                                         r  waveform_data_reg_reg[0][5]/C
                         clock pessimism              0.399     8.953    
                         clock uncertainty           -0.218     8.735    
    SLICE_X63Y55         FDRE (Setup_fdre_C_D)       -0.095     8.640    waveform_data_reg_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -1.662    
  -------------------------------------------------------------------
                         slack                                  6.978    

Slack (MET) :             7.128ns  (required time - arrival time)
  Source:                 Inputr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 0.518ns (22.131%)  route 1.823ns (77.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.622    -0.845    clk20MHz
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  Inputr_reg[16]/Q
                         net (fo=2, routed)           1.823     1.496    waveform_data_next[1][0]
    SLICE_X61Y60         FDRE                                         r  waveform_data_reg_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.503     8.551    clk100MHz
    SLICE_X61Y60         FDRE                                         r  waveform_data_reg_reg[1][0]/C
                         clock pessimism              0.399     8.950    
                         clock uncertainty           -0.218     8.732    
    SLICE_X61Y60         FDRE (Setup_fdre_C_D)       -0.109     8.623    waveform_data_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -1.496    
  -------------------------------------------------------------------
                         slack                                  7.128    

Slack (MET) :             7.160ns  (required time - arrival time)
  Source:                 Inputr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 0.419ns (19.258%)  route 1.757ns (80.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 8.554 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.624    -0.843    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  Inputr_reg[9]/Q
                         net (fo=2, routed)           1.757     1.333    Inputr_reg_n_0_[9]
    SLICE_X65Y56         FDRE                                         r  waveform_data_reg_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.506     8.554    clk100MHz
    SLICE_X65Y56         FDRE                                         r  waveform_data_reg_reg[0][9]/C
                         clock pessimism              0.399     8.953    
                         clock uncertainty           -0.218     8.735    
    SLICE_X65Y56         FDRE (Setup_fdre_C_D)       -0.242     8.493    waveform_data_reg_reg[0][9]
  -------------------------------------------------------------------
                         required time                          8.493    
                         arrival time                          -1.333    
  -------------------------------------------------------------------
                         slack                                  7.160    

Slack (MET) :             7.166ns  (required time - arrival time)
  Source:                 Inputr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.518ns (21.900%)  route 1.847ns (78.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.622    -0.845    clk20MHz
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  Inputr_reg[15]/Q
                         net (fo=2, routed)           1.847     1.520    Inputr_reg_n_0_[15]
    SLICE_X61Y58         FDRE                                         r  waveform_data_reg_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.504     8.552    clk100MHz
    SLICE_X61Y58         FDRE                                         r  waveform_data_reg_reg[0][15]/C
                         clock pessimism              0.399     8.951    
                         clock uncertainty           -0.218     8.733    
    SLICE_X61Y58         FDRE (Setup_fdre_C_D)       -0.047     8.686    waveform_data_reg_reg[0][15]
  -------------------------------------------------------------------
                         required time                          8.686    
                         arrival time                          -1.520    
  -------------------------------------------------------------------
                         slack                                  7.166    

Slack (MET) :             7.166ns  (required time - arrival time)
  Source:                 Inputr_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.518ns (22.032%)  route 1.833ns (77.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.622    -0.845    clk20MHz
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  Inputr_reg[49]/Q
                         net (fo=2, routed)           1.833     1.506    waveform_data_next[3][1]
    SLICE_X61Y57         FDRE                                         r  waveform_data_reg_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.504     8.552    clk100MHz
    SLICE_X61Y57         FDRE                                         r  waveform_data_reg_reg[3][1]/C
                         clock pessimism              0.399     8.951    
                         clock uncertainty           -0.218     8.733    
    SLICE_X61Y57         FDRE (Setup_fdre_C_D)       -0.061     8.672    waveform_data_reg_reg[3][1]
  -------------------------------------------------------------------
                         required time                          8.672    
                         arrival time                          -1.506    
  -------------------------------------------------------------------
                         slack                                  7.166    

Slack (MET) :             7.202ns  (required time - arrival time)
  Source:                 Inputr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.419ns (19.559%)  route 1.723ns (80.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 8.554 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.624    -0.843    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  Inputr_reg[8]/Q
                         net (fo=2, routed)           1.723     1.299    Inputr_reg_n_0_[8]
    SLICE_X63Y55         FDRE                                         r  waveform_data_reg_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.506     8.554    clk100MHz
    SLICE_X63Y55         FDRE                                         r  waveform_data_reg_reg[0][8]/C
                         clock pessimism              0.399     8.953    
                         clock uncertainty           -0.218     8.735    
    SLICE_X63Y55         FDRE (Setup_fdre_C_D)       -0.234     8.501    waveform_data_reg_reg[0][8]
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                  7.202    

Slack (MET) :             7.223ns  (required time - arrival time)
  Source:                 Inputr_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.518ns (22.545%)  route 1.780ns (77.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 8.554 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.624    -0.843    clk20MHz
    SLICE_X64Y56         FDRE                                         r  Inputr_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inputr_reg[55]/Q
                         net (fo=2, routed)           1.780     1.455    waveform_data_next[3][7]
    SLICE_X65Y56         FDRE                                         r  waveform_data_reg_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.506     8.554    clk100MHz
    SLICE_X65Y56         FDRE                                         r  waveform_data_reg_reg[3][7]/C
                         clock pessimism              0.399     8.953    
                         clock uncertainty           -0.218     8.735    
    SLICE_X65Y56         FDRE (Setup_fdre_C_D)       -0.058     8.677    waveform_data_reg_reg[3][7]
  -------------------------------------------------------------------
                         required time                          8.677    
                         arrival time                          -1.455    
  -------------------------------------------------------------------
                         slack                                  7.223    

Slack (MET) :             7.280ns  (required time - arrival time)
  Source:                 Inputr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.456ns (20.572%)  route 1.761ns (79.428%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.623    -0.844    clk20MHz
    SLICE_X58Y55         FDRE                                         r  Inputr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  Inputr_reg[1]/Q
                         net (fo=2, routed)           1.761     1.373    Inputr_reg_n_0_[1]
    SLICE_X59Y57         FDRE                                         r  waveform_data_reg_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.504     8.552    clk100MHz
    SLICE_X59Y57         FDRE                                         r  waveform_data_reg_reg[0][1]/C
                         clock pessimism              0.399     8.951    
                         clock uncertainty           -0.218     8.733    
    SLICE_X59Y57         FDRE (Setup_fdre_C_D)       -0.081     8.652    waveform_data_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.652    
                         arrival time                          -1.373    
  -------------------------------------------------------------------
                         slack                                  7.280    

Slack (MET) :             7.289ns  (required time - arrival time)
  Source:                 Inputr_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.456ns (20.654%)  route 1.752ns (79.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.621    -0.846    clk20MHz
    SLICE_X58Y59         FDRE                                         r  Inputr_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  Inputr_reg[44]/Q
                         net (fo=2, routed)           1.752     1.362    waveform_data_next[2][12]
    SLICE_X59Y59         FDRE                                         r  waveform_data_reg_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.503     8.551    clk100MHz
    SLICE_X59Y59         FDRE                                         r  waveform_data_reg_reg[2][12]/C
                         clock pessimism              0.399     8.950    
                         clock uncertainty           -0.218     8.732    
    SLICE_X59Y59         FDRE (Setup_fdre_C_D)       -0.081     8.651    waveform_data_reg_reg[2][12]
  -------------------------------------------------------------------
                         required time                          8.651    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                  7.289    

Slack (MET) :             7.307ns  (required time - arrival time)
  Source:                 Inputr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.456ns (20.701%)  route 1.747ns (79.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.623    -0.844    clk20MHz
    SLICE_X58Y53         FDRE                                         r  Inputr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  Inputr_reg[0]/Q
                         net (fo=2, routed)           1.747     1.359    Inputr_reg_n_0_[0]
    SLICE_X59Y57         FDRE                                         r  waveform_data_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.504     8.552    clk100MHz
    SLICE_X59Y57         FDRE                                         r  waveform_data_reg_reg[0][0]/C
                         clock pessimism              0.399     8.951    
                         clock uncertainty           -0.218     8.733    
    SLICE_X59Y57         FDRE (Setup_fdre_C_D)       -0.067     8.666    waveform_data_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -1.359    
  -------------------------------------------------------------------
                         slack                                  7.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Inputr_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.141ns (17.756%)  route 0.653ns (82.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X62Y58         FDRE                                         r  Inputr_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  Inputr_reg[58]/Q
                         net (fo=2, routed)           0.653     0.237    waveform_data_next[3][10]
    SLICE_X62Y59         FDRE                                         r  waveform_data_reg_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.794    clk100MHz
    SLICE_X62Y59         FDRE                                         r  waveform_data_reg_reg[3][10]/C
                         clock pessimism              0.555    -0.240    
                         clock uncertainty            0.218    -0.021    
    SLICE_X62Y59         FDRE (Hold_fdre_C_D)         0.072     0.051    waveform_data_reg_reg[3][10]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Inputr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.164ns (20.779%)  route 0.625ns (79.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X60Y56         FDRE                                         r  Inputr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  Inputr_reg[19]/Q
                         net (fo=2, routed)           0.625     0.232    waveform_data_next[1][3]
    SLICE_X61Y55         FDRE                                         r  waveform_data_reg_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.795    clk100MHz
    SLICE_X61Y55         FDRE                                         r  waveform_data_reg_reg[1][3]/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.218    -0.022    
    SLICE_X61Y55         FDRE (Hold_fdre_C_D)         0.066     0.044    waveform_data_reg_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Inputr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.164ns (20.629%)  route 0.631ns (79.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X60Y56         FDRE                                         r  Inputr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  Inputr_reg[18]/Q
                         net (fo=2, routed)           0.631     0.238    waveform_data_next[1][2]
    SLICE_X59Y56         FDRE                                         r  waveform_data_reg_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.795    clk100MHz
    SLICE_X59Y56         FDRE                                         r  waveform_data_reg_reg[1][2]/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.218    -0.022    
    SLICE_X59Y56         FDRE (Hold_fdre_C_D)         0.070     0.048    waveform_data_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Inputr_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.141ns (17.707%)  route 0.655ns (82.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X62Y57         FDRE                                         r  Inputr_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  Inputr_reg[42]/Q
                         net (fo=2, routed)           0.655     0.239    waveform_data_next[2][10]
    SLICE_X62Y59         FDRE                                         r  waveform_data_reg_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.794    clk100MHz
    SLICE_X62Y59         FDRE                                         r  waveform_data_reg_reg[2][10]/C
                         clock pessimism              0.555    -0.240    
                         clock uncertainty            0.218    -0.021    
    SLICE_X62Y59         FDRE (Hold_fdre_C_D)         0.070     0.049    waveform_data_reg_reg[2][10]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Inputr_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.148ns (19.828%)  route 0.598ns (80.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.589    -0.558    clk20MHz
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.148    -0.410 r  Inputr_reg[51]/Q
                         net (fo=2, routed)           0.598     0.188    waveform_data_next[3][3]
    SLICE_X61Y55         FDRE                                         r  waveform_data_reg_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.795    clk100MHz
    SLICE_X61Y55         FDRE                                         r  waveform_data_reg_reg[3][3]/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.218    -0.022    
    SLICE_X61Y55         FDRE (Hold_fdre_C_D)         0.018    -0.004    waveform_data_reg_reg[3][3]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Inputr_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[3][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.141ns (17.637%)  route 0.658ns (82.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X62Y58         FDRE                                         r  Inputr_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  Inputr_reg[62]/Q
                         net (fo=2, routed)           0.658     0.242    waveform_data_next[3][14]
    SLICE_X59Y58         FDRE                                         r  waveform_data_reg_reg[3][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.859    -0.796    clk100MHz
    SLICE_X59Y58         FDRE                                         r  waveform_data_reg_reg[3][14]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.218    -0.023    
    SLICE_X59Y58         FDRE (Hold_fdre_C_D)         0.072     0.049    waveform_data_reg_reg[3][14]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Inputr_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.619%)  route 0.659ns (82.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.589    -0.558    clk20MHz
    SLICE_X58Y59         FDRE                                         r  Inputr_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  Inputr_reg[45]/Q
                         net (fo=2, routed)           0.659     0.242    waveform_data_next[2][13]
    SLICE_X59Y59         FDRE                                         r  waveform_data_reg_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.859    -0.796    clk100MHz
    SLICE_X59Y59         FDRE                                         r  waveform_data_reg_reg[2][13]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.218    -0.023    
    SLICE_X59Y59         FDRE (Hold_fdre_C_D)         0.070     0.047    waveform_data_reg_reg[2][13]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Inputr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.141ns (17.485%)  route 0.665ns (82.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.588    -0.559    clk20MHz
    SLICE_X59Y60         FDRE                                         r  Inputr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Inputr_reg[29]/Q
                         net (fo=2, routed)           0.665     0.247    waveform_data_next[1][13]
    SLICE_X59Y59         FDRE                                         r  waveform_data_reg_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.859    -0.796    clk100MHz
    SLICE_X59Y59         FDRE                                         r  waveform_data_reg_reg[1][13]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.218    -0.023    
    SLICE_X59Y59         FDRE (Hold_fdre_C_D)         0.075     0.052    waveform_data_reg_reg[1][13]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Inputr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.141ns (17.570%)  route 0.662ns (82.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.589    -0.558    clk20MHz
    SLICE_X58Y58         FDRE                                         r  Inputr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  Inputr_reg[30]/Q
                         net (fo=2, routed)           0.662     0.244    waveform_data_next[1][14]
    SLICE_X59Y58         FDRE                                         r  waveform_data_reg_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.859    -0.796    clk100MHz
    SLICE_X59Y58         FDRE                                         r  waveform_data_reg_reg[1][14]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.218    -0.023    
    SLICE_X59Y58         FDRE (Hold_fdre_C_D)         0.066     0.043    waveform_data_reg_reg[1][14]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Inputr_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.141ns (17.345%)  route 0.672ns (82.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.591    -0.556    clk20MHz
    SLICE_X62Y54         FDRE                                         r  Inputr_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  Inputr_reg[37]/Q
                         net (fo=2, routed)           0.672     0.257    waveform_data_next[2][5]
    SLICE_X63Y55         FDRE                                         r  waveform_data_reg_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.861    -0.793    clk100MHz
    SLICE_X63Y55         FDRE                                         r  waveform_data_reg_reg[2][5]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.218    -0.020    
    SLICE_X63Y55         FDRE (Hold_fdre_C_D)         0.072     0.052    waveform_data_reg_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.909ns  (required time - arrival time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 1.126ns (27.975%)  route 2.899ns (72.025%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X64Y61         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.328 f  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.862     0.534    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.658 f  spi_slave_inst/MISO_reg_i_4/O
                         net (fo=53, routed)          1.101     1.759    spi_slave_inst/MISO_reg_i_4_n_0
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.152     1.911 f  spi_slave_inst/SPI_DataOut[15]_i_3/O
                         net (fo=2, routed)           0.936     2.847    spi_slave_inst/SPI_DataOut[15]_i_3_n_0
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.332     3.179 r  spi_slave_inst/SPI_DataOut[8]_i_1/O
                         net (fo=1, routed)           0.000     3.179    SPI_DataOut[8]
    SLICE_X63Y57         FDRE                                         r  SPI_DataOut_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.505     8.553    clk100MHz
    SLICE_X63Y57         FDRE                                         r  SPI_DataOut_reg[8]/C
                         clock pessimism              0.578     9.131    
                         clock uncertainty           -0.074     9.057    
    SLICE_X63Y57         FDRE (Setup_fdre_C_D)        0.031     9.088    SPI_DataOut_reg[8]
  -------------------------------------------------------------------
                         required time                          9.088    
                         arrival time                          -3.179    
  -------------------------------------------------------------------
                         slack                                  5.909    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/msgbitcnt_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 0.890ns (23.608%)  route 2.880ns (76.392%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X64Y61         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.328 r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.862     0.534    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.658 r  spi_slave_inst/MISO_reg_i_4/O
                         net (fo=53, routed)          1.101     1.759    spi_slave_inst/MISO_reg_i_4_n_0
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.124     1.883 r  spi_slave_inst/msgbitcnt_reg[5]_i_4/O
                         net (fo=1, routed)           0.291     2.174    spi_slave_inst/msgbitcnt_reg[5]_i_4_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.298 r  spi_slave_inst/msgbitcnt_reg[5]_i_1/O
                         net (fo=6, routed)           0.626     2.924    spi_slave_inst/msgbitcnt_reg[5]_i_1_n_0
    SLICE_X63Y60         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.504     8.552    spi_slave_inst/clk_out1
    SLICE_X63Y60         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[5]/C
                         clock pessimism              0.578     9.130    
                         clock uncertainty           -0.074     9.056    
    SLICE_X63Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.851    spi_slave_inst/msgbitcnt_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.851    
                         arrival time                          -2.924    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.828ns (21.067%)  route 3.102ns (78.933%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.622    -0.845    spi_slave_inst/clk_out1
    SLICE_X63Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           1.174     0.785    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     0.909 r  spi_slave_inst/SPI_DataOut[15]_i_7/O
                         net (fo=34, routed)          1.168     2.077    spi_slave_inst/SPI_DataOut[15]_i_7_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I1_O)        0.124     2.201 r  spi_slave_inst/SPI_DataOut[4]_i_2/O
                         net (fo=1, routed)           0.760     2.961    spi_slave_inst/SPI_DataOut[4]_i_2_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.085 r  spi_slave_inst/SPI_DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     3.085    SPI_DataOut[4]
    SLICE_X61Y57         FDRE                                         r  SPI_DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.504     8.552    clk100MHz
    SLICE_X61Y57         FDRE                                         r  SPI_DataOut_reg[4]/C
                         clock pessimism              0.564     9.116    
                         clock uncertainty           -0.074     9.042    
    SLICE_X61Y57         FDRE (Setup_fdre_C_D)        0.029     9.071    SPI_DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/msgbitcnt_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.890ns (24.203%)  route 2.787ns (75.798%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X64Y61         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.328 r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.862     0.534    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.658 r  spi_slave_inst/MISO_reg_i_4/O
                         net (fo=53, routed)          1.101     1.759    spi_slave_inst/MISO_reg_i_4_n_0
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.124     1.883 r  spi_slave_inst/msgbitcnt_reg[5]_i_4/O
                         net (fo=1, routed)           0.291     2.174    spi_slave_inst/msgbitcnt_reg[5]_i_4_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.298 r  spi_slave_inst/msgbitcnt_reg[5]_i_1/O
                         net (fo=6, routed)           0.533     2.831    spi_slave_inst/msgbitcnt_reg[5]_i_1_n_0
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.503     8.551    spi_slave_inst/clk_out1
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[2]/C
                         clock pessimism              0.578     9.129    
                         clock uncertainty           -0.074     9.055    
    SLICE_X63Y61         FDRE (Setup_fdre_C_CE)      -0.205     8.850    spi_slave_inst/msgbitcnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.850    
                         arrival time                          -2.831    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/msgbitcnt_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.890ns (24.203%)  route 2.787ns (75.798%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X64Y61         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.328 r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.862     0.534    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.658 r  spi_slave_inst/MISO_reg_i_4/O
                         net (fo=53, routed)          1.101     1.759    spi_slave_inst/MISO_reg_i_4_n_0
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.124     1.883 r  spi_slave_inst/msgbitcnt_reg[5]_i_4/O
                         net (fo=1, routed)           0.291     2.174    spi_slave_inst/msgbitcnt_reg[5]_i_4_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.298 r  spi_slave_inst/msgbitcnt_reg[5]_i_1/O
                         net (fo=6, routed)           0.533     2.831    spi_slave_inst/msgbitcnt_reg[5]_i_1_n_0
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.503     8.551    spi_slave_inst/clk_out1
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[3]/C
                         clock pessimism              0.578     9.129    
                         clock uncertainty           -0.074     9.055    
    SLICE_X63Y61         FDRE (Setup_fdre_C_CE)      -0.205     8.850    spi_slave_inst/msgbitcnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.850    
                         arrival time                          -2.831    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/msgbitcnt_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.890ns (24.203%)  route 2.787ns (75.798%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X64Y61         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.328 r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.862     0.534    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.658 r  spi_slave_inst/MISO_reg_i_4/O
                         net (fo=53, routed)          1.101     1.759    spi_slave_inst/MISO_reg_i_4_n_0
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.124     1.883 r  spi_slave_inst/msgbitcnt_reg[5]_i_4/O
                         net (fo=1, routed)           0.291     2.174    spi_slave_inst/msgbitcnt_reg[5]_i_4_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.298 r  spi_slave_inst/msgbitcnt_reg[5]_i_1/O
                         net (fo=6, routed)           0.533     2.831    spi_slave_inst/msgbitcnt_reg[5]_i_1_n_0
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.503     8.551    spi_slave_inst/clk_out1
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[4]/C
                         clock pessimism              0.578     9.129    
                         clock uncertainty           -0.074     9.055    
    SLICE_X63Y61         FDRE (Setup_fdre_C_CE)      -0.205     8.850    spi_slave_inst/msgbitcnt_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.850    
                         arrival time                          -2.831    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 1.031ns (26.808%)  route 2.815ns (73.192%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.622    -0.845    spi_slave_inst/clk_out1
    SLICE_X63Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           1.174     0.785    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     0.909 r  spi_slave_inst/SPI_DataOut[15]_i_7/O
                         net (fo=34, routed)          0.972     1.881    spi_slave_inst/SPI_DataOut[15]_i_7_n_0
    SLICE_X61Y58         LUT5 (Prop_lut5_I1_O)        0.119     2.000 r  spi_slave_inst/SPI_DataOut[15]_i_2/O
                         net (fo=1, routed)           0.669     2.669    spi_slave_inst/SPI_DataOut[15]_i_2_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I0_O)        0.332     3.001 r  spi_slave_inst/SPI_DataOut[15]_i_1/O
                         net (fo=1, routed)           0.000     3.001    SPI_DataOut[15]
    SLICE_X61Y58         FDRE                                         r  SPI_DataOut_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.504     8.552    clk100MHz
    SLICE_X61Y58         FDRE                                         r  SPI_DataOut_reg[15]/C
                         clock pessimism              0.564     9.116    
                         clock uncertainty           -0.074     9.042    
    SLICE_X61Y58         FDRE (Setup_fdre_C_D)        0.029     9.071    SPI_DataOut_reg[15]
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 0.828ns (21.630%)  route 3.000ns (78.370%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.622    -0.845    spi_slave_inst/clk_out1
    SLICE_X63Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           1.174     0.785    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     0.909 r  spi_slave_inst/SPI_DataOut[15]_i_7/O
                         net (fo=34, routed)          1.167     2.076    spi_slave_inst/SPI_DataOut[15]_i_7_n_0
    SLICE_X59Y57         LUT6 (Prop_lut6_I1_O)        0.124     2.200 r  spi_slave_inst/SPI_DataOut[0]_i_2/O
                         net (fo=1, routed)           0.659     2.859    spi_slave_inst/SPI_DataOut[0]_i_2_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.983 r  spi_slave_inst/SPI_DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     2.983    SPI_DataOut[0]
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.503     8.551    clk100MHz
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[0]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X61Y60         FDRE (Setup_fdre_C_D)        0.029     9.070    SPI_DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                          -2.983    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.828ns (21.372%)  route 3.046ns (78.628%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.622    -0.845    spi_slave_inst/clk_out1
    SLICE_X63Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           1.174     0.785    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     0.909 r  spi_slave_inst/SPI_DataOut[15]_i_7/O
                         net (fo=34, routed)          1.206     2.115    spi_slave_inst/SPI_DataOut[15]_i_7_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124     2.239 r  spi_slave_inst/SPI_DataOut[2]_i_3/O
                         net (fo=1, routed)           0.666     2.905    spi_slave_inst/SPI_DataOut[2]_i_3_n_0
    SLICE_X60Y57         LUT5 (Prop_lut5_I4_O)        0.124     3.029 r  spi_slave_inst/SPI_DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     3.029    SPI_DataOut[2]
    SLICE_X60Y57         FDRE                                         r  SPI_DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.504     8.552    clk100MHz
    SLICE_X60Y57         FDRE                                         r  SPI_DataOut_reg[2]/C
                         clock pessimism              0.564     9.116    
                         clock uncertainty           -0.074     9.042    
    SLICE_X60Y57         FDRE (Setup_fdre_C_D)        0.081     9.123    SPI_DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -3.029    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.828ns (21.700%)  route 2.988ns (78.300%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.622    -0.845    spi_slave_inst/clk_out1
    SLICE_X63Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           1.174     0.785    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     0.909 r  spi_slave_inst/SPI_DataOut[15]_i_7/O
                         net (fo=34, routed)          1.381     2.290    spi_slave_inst/SPI_DataOut[15]_i_7_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I1_O)        0.124     2.414 r  spi_slave_inst/SPI_DataOut[13]_i_2/O
                         net (fo=1, routed)           0.433     2.847    spi_slave_inst/SPI_DataOut[13]_i_2_n_0
    SLICE_X59Y59         LUT5 (Prop_lut5_I0_O)        0.124     2.971 r  spi_slave_inst/SPI_DataOut[13]_i_1/O
                         net (fo=1, routed)           0.000     2.971    SPI_DataOut[13]
    SLICE_X59Y59         FDRE                                         r  SPI_DataOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.503     8.551    clk100MHz
    SLICE_X59Y59         FDRE                                         r  SPI_DataOut_reg[13]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X59Y59         FDRE (Setup_fdre_C_D)        0.029     9.070    SPI_DataOut_reg[13]
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                          -2.971    
  -------------------------------------------------------------------
                         slack                                  6.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 spi_slave_inst/readwritedata_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/MISO_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.740%)  route 0.101ns (35.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X61Y59         FDRE                                         r  spi_slave_inst/readwritedata_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/readwritedata_cnt_reg_reg[2]/Q
                         net (fo=4, routed)           0.101    -0.316    spi_slave_inst/readwritedata_cnt_reg_reg[2]
    SLICE_X60Y59         LUT5 (Prop_lut5_I0_O)        0.045    -0.271 r  spi_slave_inst/MISO_reg_i_2/O
                         net (fo=1, routed)           0.000    -0.271    spi_slave_inst/MISO_reg0
    SLICE_X60Y59         FDRE                                         r  spi_slave_inst/MISO_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.859    -0.796    spi_slave_inst/clk_out1
    SLICE_X60Y59         FDRE                                         r  spi_slave_inst/MISO_reg_reg/C
                         clock pessimism              0.251    -0.545    
                         clock uncertainty            0.074    -0.471    
    SLICE_X60Y59         FDRE (Hold_fdre_C_D)         0.121    -0.350    spi_slave_inst/MISO_reg_reg
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 spi_slave_inst/SCKr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/SCKr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.588    -0.559    spi_slave_inst/clk_out1
    SLICE_X61Y61         FDRE                                         r  spi_slave_inst/SCKr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  spi_slave_inst/SCKr_reg[0]/Q
                         net (fo=1, routed)           0.110    -0.308    spi_slave_inst/SCKr_reg_n_0_[0]
    SLICE_X61Y60         FDRE                                         r  spi_slave_inst/SCKr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.858    -0.797    spi_slave_inst/clk_out1
    SLICE_X61Y60         FDRE                                         r  spi_slave_inst/SCKr_reg[1]/C
                         clock pessimism              0.254    -0.543    
                         clock uncertainty            0.074    -0.469    
    SLICE_X61Y60         FDRE (Hold_fdre_C_D)         0.075    -0.394    spi_slave_inst/SCKr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 spi_slave_inst/msgbitcnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/msgbitcnt_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.957%)  route 0.121ns (39.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/msgbitcnt_reg_reg[0]/Q
                         net (fo=8, routed)           0.121    -0.296    spi_slave_inst/msgbitcnt_reg_reg[0]
    SLICE_X63Y61         LUT4 (Prop_lut4_I1_O)        0.048    -0.248 r  spi_slave_inst/msgbitcnt_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    spi_slave_inst/p_0_in[3]
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[3]/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.074    -0.471    
    SLICE_X63Y61         FDRE (Hold_fdre_C_D)         0.107    -0.364    spi_slave_inst/msgbitcnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 spi_slave_inst/msgbitcnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/msgbitcnt_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.576%)  route 0.121ns (39.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/msgbitcnt_reg_reg[0]/Q
                         net (fo=8, routed)           0.121    -0.296    spi_slave_inst/msgbitcnt_reg_reg[0]
    SLICE_X63Y61         LUT3 (Prop_lut3_I2_O)        0.045    -0.251 r  spi_slave_inst/msgbitcnt_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    spi_slave_inst/p_0_in[2]
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[2]/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.074    -0.471    
    SLICE_X63Y61         FDRE (Hold_fdre_C_D)         0.091    -0.380    spi_slave_inst/msgbitcnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/addrcmnd_cnt_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  spi_slave_inst/addrcmnd_cnt_reg_reg[5]/Q
                         net (fo=2, routed)           0.126    -0.268    spi_slave_inst/addrcmnd_cnt_reg_reg[5]
    SLICE_X64Y60         LUT6 (Prop_lut6_I0_O)        0.045    -0.223 r  spi_slave_inst/addrcmnd_cnt_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    spi_slave_inst/p_0_in__0[5]
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[5]/C
                         clock pessimism              0.237    -0.558    
                         clock uncertainty            0.074    -0.484    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.121    -0.363    spi_slave_inst/addrcmnd_cnt_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/AddressAndCommandD_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.349%)  route 0.163ns (53.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.590    -0.557    spi_slave_inst/clk_out1
    SLICE_X65Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  spi_slave_inst/AddressAndCommandD_reg_reg[4]/Q
                         net (fo=3, routed)           0.163    -0.253    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[4]
    SLICE_X65Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.794    spi_slave_inst/clk_out1
    SLICE_X65Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[5]/C
                         clock pessimism              0.237    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X65Y59         FDRE (Hold_fdre_C_D)         0.075    -0.408    spi_slave_inst/AddressAndCommandD_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/AddressAndCommandD_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.378%)  route 0.132ns (44.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.590    -0.557    spi_slave_inst/clk_out1
    SLICE_X64Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  spi_slave_inst/AddressAndCommandD_reg_reg[13]/Q
                         net (fo=4, routed)           0.132    -0.261    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[13]
    SLICE_X64Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.794    spi_slave_inst/clk_out1
    SLICE_X64Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[14]/C
                         clock pessimism              0.237    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X64Y59         FDRE (Hold_fdre_C_D)         0.053    -0.430    spi_slave_inst/AddressAndCommandD_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 spi_slave_inst/SCKr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/SCKr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.588    -0.559    spi_slave_inst/clk_out1
    SLICE_X61Y60         FDRE                                         r  spi_slave_inst/SCKr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.431 r  spi_slave_inst/SCKr_reg[1]/Q
                         net (fo=5, routed)           0.135    -0.296    spi_slave_inst/p_0_in_0[0]
    SLICE_X61Y60         FDRE                                         r  spi_slave_inst/SCKr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.858    -0.797    spi_slave_inst/clk_out1
    SLICE_X61Y60         FDRE                                         r  spi_slave_inst/SCKr_reg[2]/C
                         clock pessimism              0.238    -0.559    
                         clock uncertainty            0.074    -0.485    
    SLICE_X61Y60         FDRE (Hold_fdre_C_D)         0.017    -0.468    spi_slave_inst/SCKr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 spi_slave_inst/msgbitcnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/msgbitcnt_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.629%)  route 0.167ns (47.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/msgbitcnt_reg_reg[2]/Q
                         net (fo=6, routed)           0.167    -0.250    spi_slave_inst/msgbitcnt_reg_reg[2]
    SLICE_X63Y60         LUT6 (Prop_lut6_I1_O)        0.045    -0.205 r  spi_slave_inst/msgbitcnt_reg[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    spi_slave_inst/p_0_in[5]
    SLICE_X63Y60         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X63Y60         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[5]/C
                         clock pessimism              0.253    -0.542    
                         clock uncertainty            0.074    -0.468    
    SLICE_X63Y60         FDRE (Hold_fdre_C_D)         0.091    -0.377    spi_slave_inst/msgbitcnt_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/addrcmnd_cnt_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  spi_slave_inst/addrcmnd_cnt_reg_reg[1]/Q
                         net (fo=6, routed)           0.175    -0.219    spi_slave_inst/addrcmnd_cnt_reg_reg[1]
    SLICE_X64Y60         LUT5 (Prop_lut5_I1_O)        0.043    -0.176 r  spi_slave_inst/addrcmnd_cnt_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    spi_slave_inst/p_0_in__0[4]
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[4]/C
                         clock pessimism              0.237    -0.558    
                         clock uncertainty            0.074    -0.484    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.131    -0.353    spi_slave_inst/addrcmnd_cnt_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.177    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.982ns  (required time - arrival time)
  Source:                 Inputr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.456ns (18.202%)  route 2.049ns (81.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 8.554 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.624    -0.843    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  Inputr_reg[5]/Q
                         net (fo=2, routed)           2.049     1.662    Inputr_reg_n_0_[5]
    SLICE_X63Y55         FDRE                                         r  waveform_data_reg_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.506     8.554    clk100MHz
    SLICE_X63Y55         FDRE                                         r  waveform_data_reg_reg[0][5]/C
                         clock pessimism              0.399     8.953    
                         clock uncertainty           -0.214     8.739    
    SLICE_X63Y55         FDRE (Setup_fdre_C_D)       -0.095     8.644    waveform_data_reg_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -1.662    
  -------------------------------------------------------------------
                         slack                                  6.982    

Slack (MET) :             7.131ns  (required time - arrival time)
  Source:                 Inputr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 0.518ns (22.131%)  route 1.823ns (77.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.622    -0.845    clk20MHz
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  Inputr_reg[16]/Q
                         net (fo=2, routed)           1.823     1.496    waveform_data_next[1][0]
    SLICE_X61Y60         FDRE                                         r  waveform_data_reg_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.503     8.551    clk100MHz
    SLICE_X61Y60         FDRE                                         r  waveform_data_reg_reg[1][0]/C
                         clock pessimism              0.399     8.950    
                         clock uncertainty           -0.214     8.736    
    SLICE_X61Y60         FDRE (Setup_fdre_C_D)       -0.109     8.627    waveform_data_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -1.496    
  -------------------------------------------------------------------
                         slack                                  7.131    

Slack (MET) :             7.164ns  (required time - arrival time)
  Source:                 Inputr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 0.419ns (19.258%)  route 1.757ns (80.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 8.554 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.624    -0.843    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  Inputr_reg[9]/Q
                         net (fo=2, routed)           1.757     1.333    Inputr_reg_n_0_[9]
    SLICE_X65Y56         FDRE                                         r  waveform_data_reg_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.506     8.554    clk100MHz
    SLICE_X65Y56         FDRE                                         r  waveform_data_reg_reg[0][9]/C
                         clock pessimism              0.399     8.953    
                         clock uncertainty           -0.214     8.739    
    SLICE_X65Y56         FDRE (Setup_fdre_C_D)       -0.242     8.497    waveform_data_reg_reg[0][9]
  -------------------------------------------------------------------
                         required time                          8.497    
                         arrival time                          -1.333    
  -------------------------------------------------------------------
                         slack                                  7.164    

Slack (MET) :             7.170ns  (required time - arrival time)
  Source:                 Inputr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.518ns (21.900%)  route 1.847ns (78.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.622    -0.845    clk20MHz
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  Inputr_reg[15]/Q
                         net (fo=2, routed)           1.847     1.520    Inputr_reg_n_0_[15]
    SLICE_X61Y58         FDRE                                         r  waveform_data_reg_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.504     8.552    clk100MHz
    SLICE_X61Y58         FDRE                                         r  waveform_data_reg_reg[0][15]/C
                         clock pessimism              0.399     8.951    
                         clock uncertainty           -0.214     8.737    
    SLICE_X61Y58         FDRE (Setup_fdre_C_D)       -0.047     8.690    waveform_data_reg_reg[0][15]
  -------------------------------------------------------------------
                         required time                          8.690    
                         arrival time                          -1.520    
  -------------------------------------------------------------------
                         slack                                  7.170    

Slack (MET) :             7.170ns  (required time - arrival time)
  Source:                 Inputr_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.518ns (22.032%)  route 1.833ns (77.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.622    -0.845    clk20MHz
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  Inputr_reg[49]/Q
                         net (fo=2, routed)           1.833     1.506    waveform_data_next[3][1]
    SLICE_X61Y57         FDRE                                         r  waveform_data_reg_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.504     8.552    clk100MHz
    SLICE_X61Y57         FDRE                                         r  waveform_data_reg_reg[3][1]/C
                         clock pessimism              0.399     8.951    
                         clock uncertainty           -0.214     8.737    
    SLICE_X61Y57         FDRE (Setup_fdre_C_D)       -0.061     8.676    waveform_data_reg_reg[3][1]
  -------------------------------------------------------------------
                         required time                          8.676    
                         arrival time                          -1.506    
  -------------------------------------------------------------------
                         slack                                  7.170    

Slack (MET) :             7.206ns  (required time - arrival time)
  Source:                 Inputr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.419ns (19.559%)  route 1.723ns (80.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 8.554 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.624    -0.843    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  Inputr_reg[8]/Q
                         net (fo=2, routed)           1.723     1.299    Inputr_reg_n_0_[8]
    SLICE_X63Y55         FDRE                                         r  waveform_data_reg_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.506     8.554    clk100MHz
    SLICE_X63Y55         FDRE                                         r  waveform_data_reg_reg[0][8]/C
                         clock pessimism              0.399     8.953    
                         clock uncertainty           -0.214     8.739    
    SLICE_X63Y55         FDRE (Setup_fdre_C_D)       -0.234     8.505    waveform_data_reg_reg[0][8]
  -------------------------------------------------------------------
                         required time                          8.505    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                  7.206    

Slack (MET) :             7.226ns  (required time - arrival time)
  Source:                 Inputr_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.518ns (22.545%)  route 1.780ns (77.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 8.554 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.624    -0.843    clk20MHz
    SLICE_X64Y56         FDRE                                         r  Inputr_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inputr_reg[55]/Q
                         net (fo=2, routed)           1.780     1.455    waveform_data_next[3][7]
    SLICE_X65Y56         FDRE                                         r  waveform_data_reg_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.506     8.554    clk100MHz
    SLICE_X65Y56         FDRE                                         r  waveform_data_reg_reg[3][7]/C
                         clock pessimism              0.399     8.953    
                         clock uncertainty           -0.214     8.739    
    SLICE_X65Y56         FDRE (Setup_fdre_C_D)       -0.058     8.681    waveform_data_reg_reg[3][7]
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -1.455    
  -------------------------------------------------------------------
                         slack                                  7.226    

Slack (MET) :             7.283ns  (required time - arrival time)
  Source:                 Inputr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.456ns (20.572%)  route 1.761ns (79.428%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.623    -0.844    clk20MHz
    SLICE_X58Y55         FDRE                                         r  Inputr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  Inputr_reg[1]/Q
                         net (fo=2, routed)           1.761     1.373    Inputr_reg_n_0_[1]
    SLICE_X59Y57         FDRE                                         r  waveform_data_reg_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.504     8.552    clk100MHz
    SLICE_X59Y57         FDRE                                         r  waveform_data_reg_reg[0][1]/C
                         clock pessimism              0.399     8.951    
                         clock uncertainty           -0.214     8.737    
    SLICE_X59Y57         FDRE (Setup_fdre_C_D)       -0.081     8.656    waveform_data_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -1.373    
  -------------------------------------------------------------------
                         slack                                  7.283    

Slack (MET) :             7.293ns  (required time - arrival time)
  Source:                 Inputr_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.456ns (20.654%)  route 1.752ns (79.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.621    -0.846    clk20MHz
    SLICE_X58Y59         FDRE                                         r  Inputr_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  Inputr_reg[44]/Q
                         net (fo=2, routed)           1.752     1.362    waveform_data_next[2][12]
    SLICE_X59Y59         FDRE                                         r  waveform_data_reg_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.503     8.551    clk100MHz
    SLICE_X59Y59         FDRE                                         r  waveform_data_reg_reg[2][12]/C
                         clock pessimism              0.399     8.950    
                         clock uncertainty           -0.214     8.736    
    SLICE_X59Y59         FDRE (Setup_fdre_C_D)       -0.081     8.655    waveform_data_reg_reg[2][12]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                  7.293    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 Inputr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.456ns (20.701%)  route 1.747ns (79.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.623    -0.844    clk20MHz
    SLICE_X58Y53         FDRE                                         r  Inputr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  Inputr_reg[0]/Q
                         net (fo=2, routed)           1.747     1.359    Inputr_reg_n_0_[0]
    SLICE_X59Y57         FDRE                                         r  waveform_data_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.504     8.552    clk100MHz
    SLICE_X59Y57         FDRE                                         r  waveform_data_reg_reg[0][0]/C
                         clock pessimism              0.399     8.951    
                         clock uncertainty           -0.214     8.737    
    SLICE_X59Y57         FDRE (Setup_fdre_C_D)       -0.067     8.670    waveform_data_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -1.359    
  -------------------------------------------------------------------
                         slack                                  7.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Inputr_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.141ns (17.756%)  route 0.653ns (82.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X62Y58         FDRE                                         r  Inputr_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  Inputr_reg[58]/Q
                         net (fo=2, routed)           0.653     0.237    waveform_data_next[3][10]
    SLICE_X62Y59         FDRE                                         r  waveform_data_reg_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.794    clk100MHz
    SLICE_X62Y59         FDRE                                         r  waveform_data_reg_reg[3][10]/C
                         clock pessimism              0.555    -0.240    
                         clock uncertainty            0.214    -0.025    
    SLICE_X62Y59         FDRE (Hold_fdre_C_D)         0.072     0.047    waveform_data_reg_reg[3][10]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Inputr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.164ns (20.779%)  route 0.625ns (79.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X60Y56         FDRE                                         r  Inputr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  Inputr_reg[19]/Q
                         net (fo=2, routed)           0.625     0.232    waveform_data_next[1][3]
    SLICE_X61Y55         FDRE                                         r  waveform_data_reg_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.795    clk100MHz
    SLICE_X61Y55         FDRE                                         r  waveform_data_reg_reg[1][3]/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.214    -0.026    
    SLICE_X61Y55         FDRE (Hold_fdre_C_D)         0.066     0.040    waveform_data_reg_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Inputr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.164ns (20.629%)  route 0.631ns (79.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X60Y56         FDRE                                         r  Inputr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  Inputr_reg[18]/Q
                         net (fo=2, routed)           0.631     0.238    waveform_data_next[1][2]
    SLICE_X59Y56         FDRE                                         r  waveform_data_reg_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.795    clk100MHz
    SLICE_X59Y56         FDRE                                         r  waveform_data_reg_reg[1][2]/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.214    -0.026    
    SLICE_X59Y56         FDRE (Hold_fdre_C_D)         0.070     0.044    waveform_data_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Inputr_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.141ns (17.707%)  route 0.655ns (82.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X62Y57         FDRE                                         r  Inputr_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  Inputr_reg[42]/Q
                         net (fo=2, routed)           0.655     0.239    waveform_data_next[2][10]
    SLICE_X62Y59         FDRE                                         r  waveform_data_reg_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.794    clk100MHz
    SLICE_X62Y59         FDRE                                         r  waveform_data_reg_reg[2][10]/C
                         clock pessimism              0.555    -0.240    
                         clock uncertainty            0.214    -0.025    
    SLICE_X62Y59         FDRE (Hold_fdre_C_D)         0.070     0.045    waveform_data_reg_reg[2][10]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Inputr_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.148ns (19.828%)  route 0.598ns (80.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.589    -0.558    clk20MHz
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.148    -0.410 r  Inputr_reg[51]/Q
                         net (fo=2, routed)           0.598     0.188    waveform_data_next[3][3]
    SLICE_X61Y55         FDRE                                         r  waveform_data_reg_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.795    clk100MHz
    SLICE_X61Y55         FDRE                                         r  waveform_data_reg_reg[3][3]/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.214    -0.026    
    SLICE_X61Y55         FDRE (Hold_fdre_C_D)         0.018    -0.008    waveform_data_reg_reg[3][3]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Inputr_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[3][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.141ns (17.637%)  route 0.658ns (82.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X62Y58         FDRE                                         r  Inputr_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  Inputr_reg[62]/Q
                         net (fo=2, routed)           0.658     0.242    waveform_data_next[3][14]
    SLICE_X59Y58         FDRE                                         r  waveform_data_reg_reg[3][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.859    -0.796    clk100MHz
    SLICE_X59Y58         FDRE                                         r  waveform_data_reg_reg[3][14]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.214    -0.027    
    SLICE_X59Y58         FDRE (Hold_fdre_C_D)         0.072     0.045    waveform_data_reg_reg[3][14]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Inputr_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.619%)  route 0.659ns (82.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.589    -0.558    clk20MHz
    SLICE_X58Y59         FDRE                                         r  Inputr_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  Inputr_reg[45]/Q
                         net (fo=2, routed)           0.659     0.242    waveform_data_next[2][13]
    SLICE_X59Y59         FDRE                                         r  waveform_data_reg_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.859    -0.796    clk100MHz
    SLICE_X59Y59         FDRE                                         r  waveform_data_reg_reg[2][13]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.214    -0.027    
    SLICE_X59Y59         FDRE (Hold_fdre_C_D)         0.070     0.043    waveform_data_reg_reg[2][13]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Inputr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.141ns (17.485%)  route 0.665ns (82.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.588    -0.559    clk20MHz
    SLICE_X59Y60         FDRE                                         r  Inputr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Inputr_reg[29]/Q
                         net (fo=2, routed)           0.665     0.247    waveform_data_next[1][13]
    SLICE_X59Y59         FDRE                                         r  waveform_data_reg_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.859    -0.796    clk100MHz
    SLICE_X59Y59         FDRE                                         r  waveform_data_reg_reg[1][13]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.214    -0.027    
    SLICE_X59Y59         FDRE (Hold_fdre_C_D)         0.075     0.048    waveform_data_reg_reg[1][13]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Inputr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.141ns (17.570%)  route 0.662ns (82.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.589    -0.558    clk20MHz
    SLICE_X58Y58         FDRE                                         r  Inputr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  Inputr_reg[30]/Q
                         net (fo=2, routed)           0.662     0.244    waveform_data_next[1][14]
    SLICE_X59Y58         FDRE                                         r  waveform_data_reg_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.859    -0.796    clk100MHz
    SLICE_X59Y58         FDRE                                         r  waveform_data_reg_reg[1][14]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.214    -0.027    
    SLICE_X59Y58         FDRE (Hold_fdre_C_D)         0.066     0.039    waveform_data_reg_reg[1][14]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Inputr_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.141ns (17.345%)  route 0.672ns (82.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.591    -0.556    clk20MHz
    SLICE_X62Y54         FDRE                                         r  Inputr_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  Inputr_reg[37]/Q
                         net (fo=2, routed)           0.672     0.257    waveform_data_next[2][5]
    SLICE_X63Y55         FDRE                                         r  waveform_data_reg_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.861    -0.793    clk100MHz
    SLICE_X63Y55         FDRE                                         r  waveform_data_reg_reg[2][5]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.214    -0.024    
    SLICE_X63Y55         FDRE (Hold_fdre_C_D)         0.072     0.048    waveform_data_reg_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.209    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       47.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.289ns  (required time - arrival time)
  Source:                 Inputr_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.456ns (18.385%)  route 2.024ns (81.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 48.554 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.623    -0.844    clk20MHz
    SLICE_X58Y55         FDRE                                         r  Inputr_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  Inputr_reg[34]/Q
                         net (fo=2, routed)           2.024     1.636    waveform_data_next[2][2]
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.506    48.554    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[35]/C
                         clock pessimism              0.564    49.118    
                         clock uncertainty           -0.098    49.020    
    SLICE_X62Y55         FDRE (Setup_fdre_C_D)       -0.095    48.925    Inputr_reg[35]
  -------------------------------------------------------------------
                         required time                         48.925    
                         arrival time                          -1.636    
  -------------------------------------------------------------------
                         slack                                 47.289    

Slack (MET) :             47.501ns  (required time - arrival time)
  Source:                 Inputr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.456ns (19.761%)  route 1.852ns (80.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 48.552 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.623    -0.844    clk20MHz
    SLICE_X62Y58         FDRE                                         r  Inputr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  Inputr_reg[26]/Q
                         net (fo=2, routed)           1.852     1.464    waveform_data_next[1][10]
    SLICE_X62Y60         FDRE                                         r  Inputr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.504    48.552    clk20MHz
    SLICE_X62Y60         FDRE                                         r  Inputr_reg[27]/C
                         clock pessimism              0.578    49.130    
                         clock uncertainty           -0.098    49.032    
    SLICE_X62Y60         FDRE (Setup_fdre_C_D)       -0.067    48.965    Inputr_reg[27]
  -------------------------------------------------------------------
                         required time                         48.965    
                         arrival time                          -1.464    
  -------------------------------------------------------------------
                         slack                                 47.501    

Slack (MET) :             47.534ns  (required time - arrival time)
  Source:                 Inputr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.456ns (19.875%)  route 1.838ns (80.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 48.550 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.623    -0.844    clk20MHz
    SLICE_X62Y57         FDRE                                         r  Inputr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  Inputr_reg[10]/Q
                         net (fo=2, routed)           1.838     1.450    Inputr_reg_n_0_[10]
    SLICE_X60Y61         FDRE                                         r  Inputr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.502    48.550    clk20MHz
    SLICE_X60Y61         FDRE                                         r  Inputr_reg[11]/C
                         clock pessimism              0.564    49.114    
                         clock uncertainty           -0.098    49.016    
    SLICE_X60Y61         FDRE (Setup_fdre_C_D)       -0.031    48.985    Inputr_reg[11]
  -------------------------------------------------------------------
                         required time                         48.985    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 47.534    

Slack (MET) :             47.548ns  (required time - arrival time)
  Source:                 Inputr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 0.456ns (20.068%)  route 1.816ns (79.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 48.552 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.622    -0.845    clk20MHz
    SLICE_X58Y58         FDRE                                         r  Inputr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  Inputr_reg[30]/Q
                         net (fo=2, routed)           1.816     1.427    waveform_data_next[1][14]
    SLICE_X58Y58         FDRE                                         r  Inputr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.504    48.552    clk20MHz
    SLICE_X58Y58         FDRE                                         r  Inputr_reg[31]/C
                         clock pessimism              0.603    49.155    
                         clock uncertainty           -0.098    49.057    
    SLICE_X58Y58         FDRE (Setup_fdre_C_D)       -0.081    48.976    Inputr_reg[31]
  -------------------------------------------------------------------
                         required time                         48.976    
                         arrival time                          -1.427    
  -------------------------------------------------------------------
                         slack                                 47.548    

Slack (MET) :             47.625ns  (required time - arrival time)
  Source:                 Inputr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.456ns (20.858%)  route 1.730ns (79.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 48.552 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.621    -0.846    clk20MHz
    SLICE_X59Y60         FDRE                                         r  Inputr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  Inputr_reg[29]/Q
                         net (fo=2, routed)           1.730     1.340    waveform_data_next[1][13]
    SLICE_X58Y58         FDRE                                         r  Inputr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.504    48.552    clk20MHz
    SLICE_X58Y58         FDRE                                         r  Inputr_reg[30]/C
                         clock pessimism              0.578    49.130    
                         clock uncertainty           -0.098    49.032    
    SLICE_X58Y58         FDRE (Setup_fdre_C_D)       -0.067    48.965    Inputr_reg[30]
  -------------------------------------------------------------------
                         required time                         48.965    
                         arrival time                          -1.340    
  -------------------------------------------------------------------
                         slack                                 47.625    

Slack (MET) :             47.701ns  (required time - arrival time)
  Source:                 Inputr_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.456ns (21.774%)  route 1.638ns (78.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 48.552 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.623    -0.844    clk20MHz
    SLICE_X62Y58         FDRE                                         r  Inputr_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  Inputr_reg[58]/Q
                         net (fo=2, routed)           1.638     1.250    waveform_data_next[3][10]
    SLICE_X62Y60         FDRE                                         r  Inputr_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.504    48.552    clk20MHz
    SLICE_X62Y60         FDRE                                         r  Inputr_reg[59]/C
                         clock pessimism              0.578    49.130    
                         clock uncertainty           -0.098    49.032    
    SLICE_X62Y60         FDRE (Setup_fdre_C_D)       -0.081    48.951    Inputr_reg[59]
  -------------------------------------------------------------------
                         required time                         48.951    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                 47.701    

Slack (MET) :             47.705ns  (required time - arrival time)
  Source:                 Inputr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.456ns (21.824%)  route 1.633ns (78.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 48.551 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.622    -0.845    clk20MHz
    SLICE_X62Y60         FDRE                                         r  Inputr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  Inputr_reg[27]/Q
                         net (fo=2, routed)           1.633     1.244    waveform_data_next[1][11]
    SLICE_X59Y60         FDRE                                         r  Inputr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.503    48.551    clk20MHz
    SLICE_X59Y60         FDRE                                         r  Inputr_reg[28]/C
                         clock pessimism              0.564    49.115    
                         clock uncertainty           -0.098    49.017    
    SLICE_X59Y60         FDRE (Setup_fdre_C_D)       -0.067    48.950    Inputr_reg[28]
  -------------------------------------------------------------------
                         required time                         48.950    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 47.705    

Slack (MET) :             47.732ns  (required time - arrival time)
  Source:                 Inputr_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.419ns (21.568%)  route 1.524ns (78.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 48.554 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.623    -0.844    clk20MHz
    SLICE_X62Y57         FDRE                                         r  Inputr_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.419    -0.425 r  Inputr_reg[53]/Q
                         net (fo=2, routed)           1.524     1.099    waveform_data_next[3][5]
    SLICE_X64Y56         FDRE                                         r  Inputr_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.506    48.554    clk20MHz
    SLICE_X64Y56         FDRE                                         r  Inputr_reg[54]/C
                         clock pessimism              0.578    49.132    
                         clock uncertainty           -0.098    49.034    
    SLICE_X64Y56         FDRE (Setup_fdre_C_D)       -0.203    48.831    Inputr_reg[54]
  -------------------------------------------------------------------
                         required time                         48.831    
                         arrival time                          -1.099    
  -------------------------------------------------------------------
                         slack                                 47.732    

Slack (MET) :             47.760ns  (required time - arrival time)
  Source:                 Inputr_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.456ns (22.249%)  route 1.594ns (77.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 48.554 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.624    -0.843    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  Inputr_reg[35]/Q
                         net (fo=2, routed)           1.594     1.207    waveform_data_next[2][3]
    SLICE_X63Y54         FDRE                                         r  Inputr_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.506    48.554    clk20MHz
    SLICE_X63Y54         FDRE                                         r  Inputr_reg[36]/C
                         clock pessimism              0.578    49.132    
                         clock uncertainty           -0.098    49.034    
    SLICE_X63Y54         FDRE (Setup_fdre_C_D)       -0.067    48.967    Inputr_reg[36]
  -------------------------------------------------------------------
                         required time                         48.967    
                         arrival time                          -1.207    
  -------------------------------------------------------------------
                         slack                                 47.760    

Slack (MET) :             47.804ns  (required time - arrival time)
  Source:                 Inputr_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 0.456ns (22.656%)  route 1.557ns (77.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 48.553 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.622    -0.845    clk20MHz
    SLICE_X58Y57         FDRE                                         r  Inputr_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  Inputr_reg[33]/Q
                         net (fo=2, routed)           1.557     1.168    waveform_data_next[2][1]
    SLICE_X58Y55         FDRE                                         r  Inputr_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.505    48.553    clk20MHz
    SLICE_X58Y55         FDRE                                         r  Inputr_reg[34]/C
                         clock pessimism              0.578    49.131    
                         clock uncertainty           -0.098    49.033    
    SLICE_X58Y55         FDRE (Setup_fdre_C_D)       -0.061    48.972    Inputr_reg[34]
  -------------------------------------------------------------------
                         required time                         48.972    
                         arrival time                          -1.168    
  -------------------------------------------------------------------
                         slack                                 47.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Inputr_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.780%)  route 0.137ns (49.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X62Y58         FDRE                                         r  Inputr_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  Inputr_reg[62]/Q
                         net (fo=2, routed)           0.137    -0.279    waveform_data_next[3][14]
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.859    -0.796    clk20MHz
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[63]/C
                         clock pessimism              0.274    -0.522    
                         clock uncertainty            0.098    -0.424    
    SLICE_X60Y58         FDRE (Hold_fdre_C_D)         0.064    -0.360    Inputr_reg[63]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Inputr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.933%)  route 0.129ns (44.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X60Y56         FDRE                                         r  Inputr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  Inputr_reg[20]/Q
                         net (fo=2, routed)           0.129    -0.264    waveform_data_next[1][4]
    SLICE_X62Y56         FDRE                                         r  Inputr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.861    -0.793    clk20MHz
    SLICE_X62Y56         FDRE                                         r  Inputr_reg[21]/C
                         clock pessimism              0.274    -0.519    
                         clock uncertainty            0.098    -0.421    
    SLICE_X62Y56         FDRE (Hold_fdre_C_D)         0.070    -0.351    Inputr_reg[21]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Inputr_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.911%)  route 0.131ns (48.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.589    -0.558    clk20MHz
    SLICE_X58Y59         FDRE                                         r  Inputr_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  Inputr_reg[46]/Q
                         net (fo=2, routed)           0.131    -0.287    waveform_data_next[2][14]
    SLICE_X58Y59         FDRE                                         r  Inputr_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.859    -0.796    clk20MHz
    SLICE_X58Y59         FDRE                                         r  Inputr_reg[47]/C
                         clock pessimism              0.238    -0.558    
                         clock uncertainty            0.098    -0.460    
    SLICE_X58Y59         FDRE (Hold_fdre_C_D)         0.075    -0.385    Inputr_reg[47]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Inputr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.498%)  route 0.121ns (42.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X64Y58         FDRE                                         r  Inputr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  Inputr_reg[25]/Q
                         net (fo=2, routed)           0.121    -0.272    waveform_data_next[1][9]
    SLICE_X62Y58         FDRE                                         r  Inputr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.860    -0.794    clk20MHz
    SLICE_X62Y58         FDRE                                         r  Inputr_reg[26]/C
                         clock pessimism              0.253    -0.541    
                         clock uncertainty            0.098    -0.443    
    SLICE_X62Y58         FDRE (Hold_fdre_C_D)         0.070    -0.373    Inputr_reg[26]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Inputr_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.814%)  route 0.136ns (49.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X62Y57         FDRE                                         r  Inputr_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  Inputr_reg[52]/Q
                         net (fo=2, routed)           0.136    -0.280    waveform_data_next[3][4]
    SLICE_X62Y57         FDRE                                         r  Inputr_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.860    -0.794    clk20MHz
    SLICE_X62Y57         FDRE                                         r  Inputr_reg[53]/C
                         clock pessimism              0.237    -0.557    
                         clock uncertainty            0.098    -0.459    
    SLICE_X62Y57         FDRE (Hold_fdre_C_D)         0.075    -0.384    Inputr_reg[53]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Inputr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.814%)  route 0.136ns (49.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.591    -0.556    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  Inputr_reg[5]/Q
                         net (fo=2, routed)           0.136    -0.279    Inputr_reg_n_0_[5]
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.861    -0.793    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[6]/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.098    -0.458    
    SLICE_X62Y55         FDRE (Hold_fdre_C_D)         0.075    -0.383    Inputr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Inputr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.132%)  route 0.128ns (43.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.591    -0.556    clk20MHz
    SLICE_X64Y56         FDRE                                         r  Inputr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  Inputr_reg[24]/Q
                         net (fo=2, routed)           0.128    -0.264    waveform_data_next[1][8]
    SLICE_X64Y58         FDRE                                         r  Inputr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.860    -0.794    clk20MHz
    SLICE_X64Y58         FDRE                                         r  Inputr_reg[25]/C
                         clock pessimism              0.253    -0.541    
                         clock uncertainty            0.098    -0.443    
    SLICE_X64Y58         FDRE (Hold_fdre_C_D)         0.059    -0.384    Inputr_reg[25]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Inputr_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.847%)  route 0.132ns (47.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.589    -0.558    clk20MHz
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.148    -0.410 r  Inputr_reg[51]/Q
                         net (fo=2, routed)           0.132    -0.278    waveform_data_next[3][3]
    SLICE_X62Y57         FDRE                                         r  Inputr_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.860    -0.794    clk20MHz
    SLICE_X62Y57         FDRE                                         r  Inputr_reg[52]/C
                         clock pessimism              0.274    -0.520    
                         clock uncertainty            0.098    -0.422    
    SLICE_X62Y57         FDRE (Hold_fdre_C_D)         0.018    -0.404    Inputr_reg[52]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Inputr_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.658%)  route 0.125ns (49.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.589    -0.558    clk20MHz
    SLICE_X58Y59         FDRE                                         r  Inputr_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.430 r  Inputr_reg[48]/Q
                         net (fo=2, routed)           0.125    -0.305    waveform_data_next[3][0]
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.859    -0.796    clk20MHz
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[49]/C
                         clock pessimism              0.254    -0.542    
                         clock uncertainty            0.098    -0.444    
    SLICE_X60Y58         FDRE (Hold_fdre_C_D)         0.010    -0.434    Inputr_reg[49]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Inputr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.875%)  route 0.136ns (49.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.591    -0.556    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  Inputr_reg[4]/Q
                         net (fo=2, routed)           0.136    -0.279    Inputr_reg_n_0_[4]
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.861    -0.793    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[5]/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.098    -0.458    
    SLICE_X62Y55         FDRE (Hold_fdre_C_D)         0.047    -0.411    Inputr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.132    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.909ns  (required time - arrival time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 1.126ns (27.975%)  route 2.899ns (72.025%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X64Y61         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.328 f  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.862     0.534    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.658 f  spi_slave_inst/MISO_reg_i_4/O
                         net (fo=53, routed)          1.101     1.759    spi_slave_inst/MISO_reg_i_4_n_0
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.152     1.911 f  spi_slave_inst/SPI_DataOut[15]_i_3/O
                         net (fo=2, routed)           0.936     2.847    spi_slave_inst/SPI_DataOut[15]_i_3_n_0
    SLICE_X63Y57         LUT6 (Prop_lut6_I0_O)        0.332     3.179 r  spi_slave_inst/SPI_DataOut[8]_i_1/O
                         net (fo=1, routed)           0.000     3.179    SPI_DataOut[8]
    SLICE_X63Y57         FDRE                                         r  SPI_DataOut_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.505     8.553    clk100MHz
    SLICE_X63Y57         FDRE                                         r  SPI_DataOut_reg[8]/C
                         clock pessimism              0.578     9.131    
                         clock uncertainty           -0.074     9.057    
    SLICE_X63Y57         FDRE (Setup_fdre_C_D)        0.031     9.088    SPI_DataOut_reg[8]
  -------------------------------------------------------------------
                         required time                          9.088    
                         arrival time                          -3.179    
  -------------------------------------------------------------------
                         slack                                  5.909    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/msgbitcnt_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 0.890ns (23.608%)  route 2.880ns (76.392%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X64Y61         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.328 r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.862     0.534    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.658 r  spi_slave_inst/MISO_reg_i_4/O
                         net (fo=53, routed)          1.101     1.759    spi_slave_inst/MISO_reg_i_4_n_0
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.124     1.883 r  spi_slave_inst/msgbitcnt_reg[5]_i_4/O
                         net (fo=1, routed)           0.291     2.174    spi_slave_inst/msgbitcnt_reg[5]_i_4_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.298 r  spi_slave_inst/msgbitcnt_reg[5]_i_1/O
                         net (fo=6, routed)           0.626     2.924    spi_slave_inst/msgbitcnt_reg[5]_i_1_n_0
    SLICE_X63Y60         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.504     8.552    spi_slave_inst/clk_out1
    SLICE_X63Y60         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[5]/C
                         clock pessimism              0.578     9.130    
                         clock uncertainty           -0.074     9.056    
    SLICE_X63Y60         FDRE (Setup_fdre_C_CE)      -0.205     8.851    spi_slave_inst/msgbitcnt_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.851    
                         arrival time                          -2.924    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.828ns (21.067%)  route 3.102ns (78.933%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.622    -0.845    spi_slave_inst/clk_out1
    SLICE_X63Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           1.174     0.785    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     0.909 r  spi_slave_inst/SPI_DataOut[15]_i_7/O
                         net (fo=34, routed)          1.168     2.077    spi_slave_inst/SPI_DataOut[15]_i_7_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I1_O)        0.124     2.201 r  spi_slave_inst/SPI_DataOut[4]_i_2/O
                         net (fo=1, routed)           0.760     2.961    spi_slave_inst/SPI_DataOut[4]_i_2_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I0_O)        0.124     3.085 r  spi_slave_inst/SPI_DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     3.085    SPI_DataOut[4]
    SLICE_X61Y57         FDRE                                         r  SPI_DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.504     8.552    clk100MHz
    SLICE_X61Y57         FDRE                                         r  SPI_DataOut_reg[4]/C
                         clock pessimism              0.564     9.116    
                         clock uncertainty           -0.074     9.042    
    SLICE_X61Y57         FDRE (Setup_fdre_C_D)        0.029     9.071    SPI_DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/msgbitcnt_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.890ns (24.203%)  route 2.787ns (75.798%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X64Y61         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.328 r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.862     0.534    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.658 r  spi_slave_inst/MISO_reg_i_4/O
                         net (fo=53, routed)          1.101     1.759    spi_slave_inst/MISO_reg_i_4_n_0
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.124     1.883 r  spi_slave_inst/msgbitcnt_reg[5]_i_4/O
                         net (fo=1, routed)           0.291     2.174    spi_slave_inst/msgbitcnt_reg[5]_i_4_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.298 r  spi_slave_inst/msgbitcnt_reg[5]_i_1/O
                         net (fo=6, routed)           0.533     2.831    spi_slave_inst/msgbitcnt_reg[5]_i_1_n_0
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.503     8.551    spi_slave_inst/clk_out1
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[2]/C
                         clock pessimism              0.578     9.129    
                         clock uncertainty           -0.074     9.055    
    SLICE_X63Y61         FDRE (Setup_fdre_C_CE)      -0.205     8.850    spi_slave_inst/msgbitcnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.850    
                         arrival time                          -2.831    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/msgbitcnt_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.890ns (24.203%)  route 2.787ns (75.798%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X64Y61         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.328 r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.862     0.534    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.658 r  spi_slave_inst/MISO_reg_i_4/O
                         net (fo=53, routed)          1.101     1.759    spi_slave_inst/MISO_reg_i_4_n_0
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.124     1.883 r  spi_slave_inst/msgbitcnt_reg[5]_i_4/O
                         net (fo=1, routed)           0.291     2.174    spi_slave_inst/msgbitcnt_reg[5]_i_4_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.298 r  spi_slave_inst/msgbitcnt_reg[5]_i_1/O
                         net (fo=6, routed)           0.533     2.831    spi_slave_inst/msgbitcnt_reg[5]_i_1_n_0
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.503     8.551    spi_slave_inst/clk_out1
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[3]/C
                         clock pessimism              0.578     9.129    
                         clock uncertainty           -0.074     9.055    
    SLICE_X63Y61         FDRE (Setup_fdre_C_CE)      -0.205     8.850    spi_slave_inst/msgbitcnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.850    
                         arrival time                          -2.831    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/msgbitcnt_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.890ns (24.203%)  route 2.787ns (75.798%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.621    -0.846    spi_slave_inst/clk_out1
    SLICE_X64Y61         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.328 r  spi_slave_inst/addrcmnd_cnt_reg_reg[0]/Q
                         net (fo=7, routed)           0.862     0.534    spi_slave_inst/addrcmnd_cnt_reg_reg[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.658 r  spi_slave_inst/MISO_reg_i_4/O
                         net (fo=53, routed)          1.101     1.759    spi_slave_inst/MISO_reg_i_4_n_0
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.124     1.883 r  spi_slave_inst/msgbitcnt_reg[5]_i_4/O
                         net (fo=1, routed)           0.291     2.174    spi_slave_inst/msgbitcnt_reg[5]_i_4_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I3_O)        0.124     2.298 r  spi_slave_inst/msgbitcnt_reg[5]_i_1/O
                         net (fo=6, routed)           0.533     2.831    spi_slave_inst/msgbitcnt_reg[5]_i_1_n_0
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.503     8.551    spi_slave_inst/clk_out1
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[4]/C
                         clock pessimism              0.578     9.129    
                         clock uncertainty           -0.074     9.055    
    SLICE_X63Y61         FDRE (Setup_fdre_C_CE)      -0.205     8.850    spi_slave_inst/msgbitcnt_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.850    
                         arrival time                          -2.831    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 1.031ns (26.808%)  route 2.815ns (73.192%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.622    -0.845    spi_slave_inst/clk_out1
    SLICE_X63Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           1.174     0.785    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     0.909 r  spi_slave_inst/SPI_DataOut[15]_i_7/O
                         net (fo=34, routed)          0.972     1.881    spi_slave_inst/SPI_DataOut[15]_i_7_n_0
    SLICE_X61Y58         LUT5 (Prop_lut5_I1_O)        0.119     2.000 r  spi_slave_inst/SPI_DataOut[15]_i_2/O
                         net (fo=1, routed)           0.669     2.669    spi_slave_inst/SPI_DataOut[15]_i_2_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I0_O)        0.332     3.001 r  spi_slave_inst/SPI_DataOut[15]_i_1/O
                         net (fo=1, routed)           0.000     3.001    SPI_DataOut[15]
    SLICE_X61Y58         FDRE                                         r  SPI_DataOut_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.504     8.552    clk100MHz
    SLICE_X61Y58         FDRE                                         r  SPI_DataOut_reg[15]/C
                         clock pessimism              0.564     9.116    
                         clock uncertainty           -0.074     9.042    
    SLICE_X61Y58         FDRE (Setup_fdre_C_D)        0.029     9.071    SPI_DataOut_reg[15]
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 0.828ns (21.630%)  route 3.000ns (78.370%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.622    -0.845    spi_slave_inst/clk_out1
    SLICE_X63Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           1.174     0.785    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     0.909 r  spi_slave_inst/SPI_DataOut[15]_i_7/O
                         net (fo=34, routed)          1.167     2.076    spi_slave_inst/SPI_DataOut[15]_i_7_n_0
    SLICE_X59Y57         LUT6 (Prop_lut6_I1_O)        0.124     2.200 r  spi_slave_inst/SPI_DataOut[0]_i_2/O
                         net (fo=1, routed)           0.659     2.859    spi_slave_inst/SPI_DataOut[0]_i_2_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.983 r  spi_slave_inst/SPI_DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     2.983    SPI_DataOut[0]
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.503     8.551    clk100MHz
    SLICE_X61Y60         FDRE                                         r  SPI_DataOut_reg[0]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X61Y60         FDRE (Setup_fdre_C_D)        0.029     9.070    SPI_DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                          -2.983    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.828ns (21.372%)  route 3.046ns (78.628%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.622    -0.845    spi_slave_inst/clk_out1
    SLICE_X63Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           1.174     0.785    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     0.909 r  spi_slave_inst/SPI_DataOut[15]_i_7/O
                         net (fo=34, routed)          1.206     2.115    spi_slave_inst/SPI_DataOut[15]_i_7_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.124     2.239 r  spi_slave_inst/SPI_DataOut[2]_i_3/O
                         net (fo=1, routed)           0.666     2.905    spi_slave_inst/SPI_DataOut[2]_i_3_n_0
    SLICE_X60Y57         LUT5 (Prop_lut5_I4_O)        0.124     3.029 r  spi_slave_inst/SPI_DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     3.029    SPI_DataOut[2]
    SLICE_X60Y57         FDRE                                         r  SPI_DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.504     8.552    clk100MHz
    SLICE_X60Y57         FDRE                                         r  SPI_DataOut_reg[2]/C
                         clock pessimism              0.564     9.116    
                         clock uncertainty           -0.074     9.042    
    SLICE_X60Y57         FDRE (Setup_fdre_C_D)        0.081     9.123    SPI_DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -3.029    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_DataOut_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.828ns (21.700%)  route 2.988ns (78.300%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.622    -0.845    spi_slave_inst/clk_out1
    SLICE_X63Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  spi_slave_inst/AddressAndCommandD_reg_reg[6]/Q
                         net (fo=5, routed)           1.174     0.785    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[6]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124     0.909 r  spi_slave_inst/SPI_DataOut[15]_i_7/O
                         net (fo=34, routed)          1.381     2.290    spi_slave_inst/SPI_DataOut[15]_i_7_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I1_O)        0.124     2.414 r  spi_slave_inst/SPI_DataOut[13]_i_2/O
                         net (fo=1, routed)           0.433     2.847    spi_slave_inst/SPI_DataOut[13]_i_2_n_0
    SLICE_X59Y59         LUT5 (Prop_lut5_I0_O)        0.124     2.971 r  spi_slave_inst/SPI_DataOut[13]_i_1/O
                         net (fo=1, routed)           0.000     2.971    SPI_DataOut[13]
    SLICE_X59Y59         FDRE                                         r  SPI_DataOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.503     8.551    clk100MHz
    SLICE_X59Y59         FDRE                                         r  SPI_DataOut_reg[13]/C
                         clock pessimism              0.564     9.115    
                         clock uncertainty           -0.074     9.041    
    SLICE_X59Y59         FDRE (Setup_fdre_C_D)        0.029     9.070    SPI_DataOut_reg[13]
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                          -2.971    
  -------------------------------------------------------------------
                         slack                                  6.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 spi_slave_inst/readwritedata_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/MISO_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.740%)  route 0.101ns (35.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X61Y59         FDRE                                         r  spi_slave_inst/readwritedata_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/readwritedata_cnt_reg_reg[2]/Q
                         net (fo=4, routed)           0.101    -0.316    spi_slave_inst/readwritedata_cnt_reg_reg[2]
    SLICE_X60Y59         LUT5 (Prop_lut5_I0_O)        0.045    -0.271 r  spi_slave_inst/MISO_reg_i_2/O
                         net (fo=1, routed)           0.000    -0.271    spi_slave_inst/MISO_reg0
    SLICE_X60Y59         FDRE                                         r  spi_slave_inst/MISO_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.859    -0.796    spi_slave_inst/clk_out1
    SLICE_X60Y59         FDRE                                         r  spi_slave_inst/MISO_reg_reg/C
                         clock pessimism              0.251    -0.545    
                         clock uncertainty            0.074    -0.471    
    SLICE_X60Y59         FDRE (Hold_fdre_C_D)         0.121    -0.350    spi_slave_inst/MISO_reg_reg
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 spi_slave_inst/SCKr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/SCKr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.588    -0.559    spi_slave_inst/clk_out1
    SLICE_X61Y61         FDRE                                         r  spi_slave_inst/SCKr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  spi_slave_inst/SCKr_reg[0]/Q
                         net (fo=1, routed)           0.110    -0.308    spi_slave_inst/SCKr_reg_n_0_[0]
    SLICE_X61Y60         FDRE                                         r  spi_slave_inst/SCKr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.858    -0.797    spi_slave_inst/clk_out1
    SLICE_X61Y60         FDRE                                         r  spi_slave_inst/SCKr_reg[1]/C
                         clock pessimism              0.254    -0.543    
                         clock uncertainty            0.074    -0.469    
    SLICE_X61Y60         FDRE (Hold_fdre_C_D)         0.075    -0.394    spi_slave_inst/SCKr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 spi_slave_inst/msgbitcnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/msgbitcnt_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.957%)  route 0.121ns (39.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/msgbitcnt_reg_reg[0]/Q
                         net (fo=8, routed)           0.121    -0.296    spi_slave_inst/msgbitcnt_reg_reg[0]
    SLICE_X63Y61         LUT4 (Prop_lut4_I1_O)        0.048    -0.248 r  spi_slave_inst/msgbitcnt_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    spi_slave_inst/p_0_in[3]
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[3]/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.074    -0.471    
    SLICE_X63Y61         FDRE (Hold_fdre_C_D)         0.107    -0.364    spi_slave_inst/msgbitcnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 spi_slave_inst/msgbitcnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/msgbitcnt_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.576%)  route 0.121ns (39.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X62Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/msgbitcnt_reg_reg[0]/Q
                         net (fo=8, routed)           0.121    -0.296    spi_slave_inst/msgbitcnt_reg_reg[0]
    SLICE_X63Y61         LUT3 (Prop_lut3_I2_O)        0.045    -0.251 r  spi_slave_inst/msgbitcnt_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    spi_slave_inst/p_0_in[2]
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[2]/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.074    -0.471    
    SLICE_X63Y61         FDRE (Hold_fdre_C_D)         0.091    -0.380    spi_slave_inst/msgbitcnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/addrcmnd_cnt_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  spi_slave_inst/addrcmnd_cnt_reg_reg[5]/Q
                         net (fo=2, routed)           0.126    -0.268    spi_slave_inst/addrcmnd_cnt_reg_reg[5]
    SLICE_X64Y60         LUT6 (Prop_lut6_I0_O)        0.045    -0.223 r  spi_slave_inst/addrcmnd_cnt_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    spi_slave_inst/p_0_in__0[5]
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[5]/C
                         clock pessimism              0.237    -0.558    
                         clock uncertainty            0.074    -0.484    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.121    -0.363    spi_slave_inst/addrcmnd_cnt_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/AddressAndCommandD_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.349%)  route 0.163ns (53.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.590    -0.557    spi_slave_inst/clk_out1
    SLICE_X65Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  spi_slave_inst/AddressAndCommandD_reg_reg[4]/Q
                         net (fo=3, routed)           0.163    -0.253    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[4]
    SLICE_X65Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.794    spi_slave_inst/clk_out1
    SLICE_X65Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[5]/C
                         clock pessimism              0.237    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X65Y59         FDRE (Hold_fdre_C_D)         0.075    -0.408    spi_slave_inst/AddressAndCommandD_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 spi_slave_inst/AddressAndCommandD_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/AddressAndCommandD_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.378%)  route 0.132ns (44.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.590    -0.557    spi_slave_inst/clk_out1
    SLICE_X64Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  spi_slave_inst/AddressAndCommandD_reg_reg[13]/Q
                         net (fo=4, routed)           0.132    -0.261    spi_slave_inst/AddressAndCommandD_reg_reg_n_0_[13]
    SLICE_X64Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.794    spi_slave_inst/clk_out1
    SLICE_X64Y59         FDRE                                         r  spi_slave_inst/AddressAndCommandD_reg_reg[14]/C
                         clock pessimism              0.237    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X64Y59         FDRE (Hold_fdre_C_D)         0.053    -0.430    spi_slave_inst/AddressAndCommandD_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 spi_slave_inst/SCKr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/SCKr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.588    -0.559    spi_slave_inst/clk_out1
    SLICE_X61Y60         FDRE                                         r  spi_slave_inst/SCKr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.431 r  spi_slave_inst/SCKr_reg[1]/Q
                         net (fo=5, routed)           0.135    -0.296    spi_slave_inst/p_0_in_0[0]
    SLICE_X61Y60         FDRE                                         r  spi_slave_inst/SCKr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.858    -0.797    spi_slave_inst/clk_out1
    SLICE_X61Y60         FDRE                                         r  spi_slave_inst/SCKr_reg[2]/C
                         clock pessimism              0.238    -0.559    
                         clock uncertainty            0.074    -0.485    
    SLICE_X61Y60         FDRE (Hold_fdre_C_D)         0.017    -0.468    spi_slave_inst/SCKr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 spi_slave_inst/msgbitcnt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/msgbitcnt_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.629%)  route 0.167ns (47.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X63Y61         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  spi_slave_inst/msgbitcnt_reg_reg[2]/Q
                         net (fo=6, routed)           0.167    -0.250    spi_slave_inst/msgbitcnt_reg_reg[2]
    SLICE_X63Y60         LUT6 (Prop_lut6_I1_O)        0.045    -0.205 r  spi_slave_inst/msgbitcnt_reg[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    spi_slave_inst/p_0_in[5]
    SLICE_X63Y60         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X63Y60         FDRE                                         r  spi_slave_inst/msgbitcnt_reg_reg[5]/C
                         clock pessimism              0.253    -0.542    
                         clock uncertainty            0.074    -0.468    
    SLICE_X63Y60         FDRE (Hold_fdre_C_D)         0.091    -0.377    spi_slave_inst/msgbitcnt_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 spi_slave_inst/addrcmnd_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_slave_inst/addrcmnd_cnt_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.589    -0.558    spi_slave_inst/clk_out1
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.394 r  spi_slave_inst/addrcmnd_cnt_reg_reg[1]/Q
                         net (fo=6, routed)           0.175    -0.219    spi_slave_inst/addrcmnd_cnt_reg_reg[1]
    SLICE_X64Y60         LUT5 (Prop_lut5_I1_O)        0.043    -0.176 r  spi_slave_inst/addrcmnd_cnt_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    spi_slave_inst/p_0_in__0[4]
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.795    spi_slave_inst/clk_out1
    SLICE_X64Y60         FDRE                                         r  spi_slave_inst/addrcmnd_cnt_reg_reg[4]/C
                         clock pessimism              0.237    -0.558    
                         clock uncertainty            0.074    -0.484    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.131    -0.353    spi_slave_inst/addrcmnd_cnt_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.177    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.978ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.978ns  (required time - arrival time)
  Source:                 Inputr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.456ns (18.202%)  route 2.049ns (81.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 8.554 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.624    -0.843    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  Inputr_reg[5]/Q
                         net (fo=2, routed)           2.049     1.662    Inputr_reg_n_0_[5]
    SLICE_X63Y55         FDRE                                         r  waveform_data_reg_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.506     8.554    clk100MHz
    SLICE_X63Y55         FDRE                                         r  waveform_data_reg_reg[0][5]/C
                         clock pessimism              0.399     8.953    
                         clock uncertainty           -0.218     8.735    
    SLICE_X63Y55         FDRE (Setup_fdre_C_D)       -0.095     8.640    waveform_data_reg_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -1.662    
  -------------------------------------------------------------------
                         slack                                  6.978    

Slack (MET) :             7.128ns  (required time - arrival time)
  Source:                 Inputr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 0.518ns (22.131%)  route 1.823ns (77.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.622    -0.845    clk20MHz
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  Inputr_reg[16]/Q
                         net (fo=2, routed)           1.823     1.496    waveform_data_next[1][0]
    SLICE_X61Y60         FDRE                                         r  waveform_data_reg_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.503     8.551    clk100MHz
    SLICE_X61Y60         FDRE                                         r  waveform_data_reg_reg[1][0]/C
                         clock pessimism              0.399     8.950    
                         clock uncertainty           -0.218     8.732    
    SLICE_X61Y60         FDRE (Setup_fdre_C_D)       -0.109     8.623    waveform_data_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -1.496    
  -------------------------------------------------------------------
                         slack                                  7.128    

Slack (MET) :             7.160ns  (required time - arrival time)
  Source:                 Inputr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 0.419ns (19.258%)  route 1.757ns (80.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 8.554 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.624    -0.843    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  Inputr_reg[9]/Q
                         net (fo=2, routed)           1.757     1.333    Inputr_reg_n_0_[9]
    SLICE_X65Y56         FDRE                                         r  waveform_data_reg_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.506     8.554    clk100MHz
    SLICE_X65Y56         FDRE                                         r  waveform_data_reg_reg[0][9]/C
                         clock pessimism              0.399     8.953    
                         clock uncertainty           -0.218     8.735    
    SLICE_X65Y56         FDRE (Setup_fdre_C_D)       -0.242     8.493    waveform_data_reg_reg[0][9]
  -------------------------------------------------------------------
                         required time                          8.493    
                         arrival time                          -1.333    
  -------------------------------------------------------------------
                         slack                                  7.160    

Slack (MET) :             7.166ns  (required time - arrival time)
  Source:                 Inputr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.518ns (21.900%)  route 1.847ns (78.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.622    -0.845    clk20MHz
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  Inputr_reg[15]/Q
                         net (fo=2, routed)           1.847     1.520    Inputr_reg_n_0_[15]
    SLICE_X61Y58         FDRE                                         r  waveform_data_reg_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.504     8.552    clk100MHz
    SLICE_X61Y58         FDRE                                         r  waveform_data_reg_reg[0][15]/C
                         clock pessimism              0.399     8.951    
                         clock uncertainty           -0.218     8.733    
    SLICE_X61Y58         FDRE (Setup_fdre_C_D)       -0.047     8.686    waveform_data_reg_reg[0][15]
  -------------------------------------------------------------------
                         required time                          8.686    
                         arrival time                          -1.520    
  -------------------------------------------------------------------
                         slack                                  7.166    

Slack (MET) :             7.166ns  (required time - arrival time)
  Source:                 Inputr_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.518ns (22.032%)  route 1.833ns (77.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.622    -0.845    clk20MHz
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  Inputr_reg[49]/Q
                         net (fo=2, routed)           1.833     1.506    waveform_data_next[3][1]
    SLICE_X61Y57         FDRE                                         r  waveform_data_reg_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.504     8.552    clk100MHz
    SLICE_X61Y57         FDRE                                         r  waveform_data_reg_reg[3][1]/C
                         clock pessimism              0.399     8.951    
                         clock uncertainty           -0.218     8.733    
    SLICE_X61Y57         FDRE (Setup_fdre_C_D)       -0.061     8.672    waveform_data_reg_reg[3][1]
  -------------------------------------------------------------------
                         required time                          8.672    
                         arrival time                          -1.506    
  -------------------------------------------------------------------
                         slack                                  7.166    

Slack (MET) :             7.202ns  (required time - arrival time)
  Source:                 Inputr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.419ns (19.559%)  route 1.723ns (80.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 8.554 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.624    -0.843    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  Inputr_reg[8]/Q
                         net (fo=2, routed)           1.723     1.299    Inputr_reg_n_0_[8]
    SLICE_X63Y55         FDRE                                         r  waveform_data_reg_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.506     8.554    clk100MHz
    SLICE_X63Y55         FDRE                                         r  waveform_data_reg_reg[0][8]/C
                         clock pessimism              0.399     8.953    
                         clock uncertainty           -0.218     8.735    
    SLICE_X63Y55         FDRE (Setup_fdre_C_D)       -0.234     8.501    waveform_data_reg_reg[0][8]
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                  7.202    

Slack (MET) :             7.223ns  (required time - arrival time)
  Source:                 Inputr_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.518ns (22.545%)  route 1.780ns (77.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 8.554 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.624    -0.843    clk20MHz
    SLICE_X64Y56         FDRE                                         r  Inputr_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inputr_reg[55]/Q
                         net (fo=2, routed)           1.780     1.455    waveform_data_next[3][7]
    SLICE_X65Y56         FDRE                                         r  waveform_data_reg_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.506     8.554    clk100MHz
    SLICE_X65Y56         FDRE                                         r  waveform_data_reg_reg[3][7]/C
                         clock pessimism              0.399     8.953    
                         clock uncertainty           -0.218     8.735    
    SLICE_X65Y56         FDRE (Setup_fdre_C_D)       -0.058     8.677    waveform_data_reg_reg[3][7]
  -------------------------------------------------------------------
                         required time                          8.677    
                         arrival time                          -1.455    
  -------------------------------------------------------------------
                         slack                                  7.223    

Slack (MET) :             7.280ns  (required time - arrival time)
  Source:                 Inputr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.456ns (20.572%)  route 1.761ns (79.428%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.623    -0.844    clk20MHz
    SLICE_X58Y55         FDRE                                         r  Inputr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  Inputr_reg[1]/Q
                         net (fo=2, routed)           1.761     1.373    Inputr_reg_n_0_[1]
    SLICE_X59Y57         FDRE                                         r  waveform_data_reg_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.504     8.552    clk100MHz
    SLICE_X59Y57         FDRE                                         r  waveform_data_reg_reg[0][1]/C
                         clock pessimism              0.399     8.951    
                         clock uncertainty           -0.218     8.733    
    SLICE_X59Y57         FDRE (Setup_fdre_C_D)       -0.081     8.652    waveform_data_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.652    
                         arrival time                          -1.373    
  -------------------------------------------------------------------
                         slack                                  7.280    

Slack (MET) :             7.289ns  (required time - arrival time)
  Source:                 Inputr_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.456ns (20.654%)  route 1.752ns (79.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.621    -0.846    clk20MHz
    SLICE_X58Y59         FDRE                                         r  Inputr_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  Inputr_reg[44]/Q
                         net (fo=2, routed)           1.752     1.362    waveform_data_next[2][12]
    SLICE_X59Y59         FDRE                                         r  waveform_data_reg_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.503     8.551    clk100MHz
    SLICE_X59Y59         FDRE                                         r  waveform_data_reg_reg[2][12]/C
                         clock pessimism              0.399     8.950    
                         clock uncertainty           -0.218     8.732    
    SLICE_X59Y59         FDRE (Setup_fdre_C_D)       -0.081     8.651    waveform_data_reg_reg[2][12]
  -------------------------------------------------------------------
                         required time                          8.651    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                  7.289    

Slack (MET) :             7.307ns  (required time - arrival time)
  Source:                 Inputr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.456ns (20.701%)  route 1.747ns (79.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.623    -0.844    clk20MHz
    SLICE_X58Y53         FDRE                                         r  Inputr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  Inputr_reg[0]/Q
                         net (fo=2, routed)           1.747     1.359    Inputr_reg_n_0_[0]
    SLICE_X59Y57         FDRE                                         r  waveform_data_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.504     8.552    clk100MHz
    SLICE_X59Y57         FDRE                                         r  waveform_data_reg_reg[0][0]/C
                         clock pessimism              0.399     8.951    
                         clock uncertainty           -0.218     8.733    
    SLICE_X59Y57         FDRE (Setup_fdre_C_D)       -0.067     8.666    waveform_data_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -1.359    
  -------------------------------------------------------------------
                         slack                                  7.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Inputr_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.141ns (17.756%)  route 0.653ns (82.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X62Y58         FDRE                                         r  Inputr_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  Inputr_reg[58]/Q
                         net (fo=2, routed)           0.653     0.237    waveform_data_next[3][10]
    SLICE_X62Y59         FDRE                                         r  waveform_data_reg_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.794    clk100MHz
    SLICE_X62Y59         FDRE                                         r  waveform_data_reg_reg[3][10]/C
                         clock pessimism              0.555    -0.240    
                         clock uncertainty            0.218    -0.021    
    SLICE_X62Y59         FDRE (Hold_fdre_C_D)         0.072     0.051    waveform_data_reg_reg[3][10]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Inputr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.164ns (20.779%)  route 0.625ns (79.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X60Y56         FDRE                                         r  Inputr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  Inputr_reg[19]/Q
                         net (fo=2, routed)           0.625     0.232    waveform_data_next[1][3]
    SLICE_X61Y55         FDRE                                         r  waveform_data_reg_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.795    clk100MHz
    SLICE_X61Y55         FDRE                                         r  waveform_data_reg_reg[1][3]/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.218    -0.022    
    SLICE_X61Y55         FDRE (Hold_fdre_C_D)         0.066     0.044    waveform_data_reg_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Inputr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.164ns (20.629%)  route 0.631ns (79.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X60Y56         FDRE                                         r  Inputr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  Inputr_reg[18]/Q
                         net (fo=2, routed)           0.631     0.238    waveform_data_next[1][2]
    SLICE_X59Y56         FDRE                                         r  waveform_data_reg_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.795    clk100MHz
    SLICE_X59Y56         FDRE                                         r  waveform_data_reg_reg[1][2]/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.218    -0.022    
    SLICE_X59Y56         FDRE (Hold_fdre_C_D)         0.070     0.048    waveform_data_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Inputr_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.141ns (17.707%)  route 0.655ns (82.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X62Y57         FDRE                                         r  Inputr_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  Inputr_reg[42]/Q
                         net (fo=2, routed)           0.655     0.239    waveform_data_next[2][10]
    SLICE_X62Y59         FDRE                                         r  waveform_data_reg_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.794    clk100MHz
    SLICE_X62Y59         FDRE                                         r  waveform_data_reg_reg[2][10]/C
                         clock pessimism              0.555    -0.240    
                         clock uncertainty            0.218    -0.021    
    SLICE_X62Y59         FDRE (Hold_fdre_C_D)         0.070     0.049    waveform_data_reg_reg[2][10]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Inputr_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.148ns (19.828%)  route 0.598ns (80.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.589    -0.558    clk20MHz
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.148    -0.410 r  Inputr_reg[51]/Q
                         net (fo=2, routed)           0.598     0.188    waveform_data_next[3][3]
    SLICE_X61Y55         FDRE                                         r  waveform_data_reg_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.795    clk100MHz
    SLICE_X61Y55         FDRE                                         r  waveform_data_reg_reg[3][3]/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.218    -0.022    
    SLICE_X61Y55         FDRE (Hold_fdre_C_D)         0.018    -0.004    waveform_data_reg_reg[3][3]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Inputr_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[3][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.141ns (17.637%)  route 0.658ns (82.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X62Y58         FDRE                                         r  Inputr_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  Inputr_reg[62]/Q
                         net (fo=2, routed)           0.658     0.242    waveform_data_next[3][14]
    SLICE_X59Y58         FDRE                                         r  waveform_data_reg_reg[3][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.859    -0.796    clk100MHz
    SLICE_X59Y58         FDRE                                         r  waveform_data_reg_reg[3][14]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.218    -0.023    
    SLICE_X59Y58         FDRE (Hold_fdre_C_D)         0.072     0.049    waveform_data_reg_reg[3][14]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Inputr_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.619%)  route 0.659ns (82.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.589    -0.558    clk20MHz
    SLICE_X58Y59         FDRE                                         r  Inputr_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  Inputr_reg[45]/Q
                         net (fo=2, routed)           0.659     0.242    waveform_data_next[2][13]
    SLICE_X59Y59         FDRE                                         r  waveform_data_reg_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.859    -0.796    clk100MHz
    SLICE_X59Y59         FDRE                                         r  waveform_data_reg_reg[2][13]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.218    -0.023    
    SLICE_X59Y59         FDRE (Hold_fdre_C_D)         0.070     0.047    waveform_data_reg_reg[2][13]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Inputr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.141ns (17.485%)  route 0.665ns (82.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.588    -0.559    clk20MHz
    SLICE_X59Y60         FDRE                                         r  Inputr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Inputr_reg[29]/Q
                         net (fo=2, routed)           0.665     0.247    waveform_data_next[1][13]
    SLICE_X59Y59         FDRE                                         r  waveform_data_reg_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.859    -0.796    clk100MHz
    SLICE_X59Y59         FDRE                                         r  waveform_data_reg_reg[1][13]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.218    -0.023    
    SLICE_X59Y59         FDRE (Hold_fdre_C_D)         0.075     0.052    waveform_data_reg_reg[1][13]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Inputr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.141ns (17.570%)  route 0.662ns (82.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.589    -0.558    clk20MHz
    SLICE_X58Y58         FDRE                                         r  Inputr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  Inputr_reg[30]/Q
                         net (fo=2, routed)           0.662     0.244    waveform_data_next[1][14]
    SLICE_X59Y58         FDRE                                         r  waveform_data_reg_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.859    -0.796    clk100MHz
    SLICE_X59Y58         FDRE                                         r  waveform_data_reg_reg[1][14]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.218    -0.023    
    SLICE_X59Y58         FDRE (Hold_fdre_C_D)         0.066     0.043    waveform_data_reg_reg[1][14]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Inputr_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.141ns (17.345%)  route 0.672ns (82.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.591    -0.556    clk20MHz
    SLICE_X62Y54         FDRE                                         r  Inputr_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  Inputr_reg[37]/Q
                         net (fo=2, routed)           0.672     0.257    waveform_data_next[2][5]
    SLICE_X63Y55         FDRE                                         r  waveform_data_reg_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.861    -0.793    clk100MHz
    SLICE_X63Y55         FDRE                                         r  waveform_data_reg_reg[2][5]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.218    -0.020    
    SLICE_X63Y55         FDRE (Hold_fdre_C_D)         0.072     0.052    waveform_data_reg_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.982ns  (required time - arrival time)
  Source:                 Inputr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.456ns (18.202%)  route 2.049ns (81.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 8.554 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.624    -0.843    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  Inputr_reg[5]/Q
                         net (fo=2, routed)           2.049     1.662    Inputr_reg_n_0_[5]
    SLICE_X63Y55         FDRE                                         r  waveform_data_reg_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.506     8.554    clk100MHz
    SLICE_X63Y55         FDRE                                         r  waveform_data_reg_reg[0][5]/C
                         clock pessimism              0.399     8.953    
                         clock uncertainty           -0.214     8.739    
    SLICE_X63Y55         FDRE (Setup_fdre_C_D)       -0.095     8.644    waveform_data_reg_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -1.662    
  -------------------------------------------------------------------
                         slack                                  6.982    

Slack (MET) :             7.131ns  (required time - arrival time)
  Source:                 Inputr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 0.518ns (22.131%)  route 1.823ns (77.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.622    -0.845    clk20MHz
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  Inputr_reg[16]/Q
                         net (fo=2, routed)           1.823     1.496    waveform_data_next[1][0]
    SLICE_X61Y60         FDRE                                         r  waveform_data_reg_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.503     8.551    clk100MHz
    SLICE_X61Y60         FDRE                                         r  waveform_data_reg_reg[1][0]/C
                         clock pessimism              0.399     8.950    
                         clock uncertainty           -0.214     8.736    
    SLICE_X61Y60         FDRE (Setup_fdre_C_D)       -0.109     8.627    waveform_data_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -1.496    
  -------------------------------------------------------------------
                         slack                                  7.131    

Slack (MET) :             7.164ns  (required time - arrival time)
  Source:                 Inputr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 0.419ns (19.258%)  route 1.757ns (80.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 8.554 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.624    -0.843    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  Inputr_reg[9]/Q
                         net (fo=2, routed)           1.757     1.333    Inputr_reg_n_0_[9]
    SLICE_X65Y56         FDRE                                         r  waveform_data_reg_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.506     8.554    clk100MHz
    SLICE_X65Y56         FDRE                                         r  waveform_data_reg_reg[0][9]/C
                         clock pessimism              0.399     8.953    
                         clock uncertainty           -0.214     8.739    
    SLICE_X65Y56         FDRE (Setup_fdre_C_D)       -0.242     8.497    waveform_data_reg_reg[0][9]
  -------------------------------------------------------------------
                         required time                          8.497    
                         arrival time                          -1.333    
  -------------------------------------------------------------------
                         slack                                  7.164    

Slack (MET) :             7.170ns  (required time - arrival time)
  Source:                 Inputr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.518ns (21.900%)  route 1.847ns (78.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.622    -0.845    clk20MHz
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  Inputr_reg[15]/Q
                         net (fo=2, routed)           1.847     1.520    Inputr_reg_n_0_[15]
    SLICE_X61Y58         FDRE                                         r  waveform_data_reg_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.504     8.552    clk100MHz
    SLICE_X61Y58         FDRE                                         r  waveform_data_reg_reg[0][15]/C
                         clock pessimism              0.399     8.951    
                         clock uncertainty           -0.214     8.737    
    SLICE_X61Y58         FDRE (Setup_fdre_C_D)       -0.047     8.690    waveform_data_reg_reg[0][15]
  -------------------------------------------------------------------
                         required time                          8.690    
                         arrival time                          -1.520    
  -------------------------------------------------------------------
                         slack                                  7.170    

Slack (MET) :             7.170ns  (required time - arrival time)
  Source:                 Inputr_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.518ns (22.032%)  route 1.833ns (77.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.622    -0.845    clk20MHz
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  Inputr_reg[49]/Q
                         net (fo=2, routed)           1.833     1.506    waveform_data_next[3][1]
    SLICE_X61Y57         FDRE                                         r  waveform_data_reg_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.504     8.552    clk100MHz
    SLICE_X61Y57         FDRE                                         r  waveform_data_reg_reg[3][1]/C
                         clock pessimism              0.399     8.951    
                         clock uncertainty           -0.214     8.737    
    SLICE_X61Y57         FDRE (Setup_fdre_C_D)       -0.061     8.676    waveform_data_reg_reg[3][1]
  -------------------------------------------------------------------
                         required time                          8.676    
                         arrival time                          -1.506    
  -------------------------------------------------------------------
                         slack                                  7.170    

Slack (MET) :             7.206ns  (required time - arrival time)
  Source:                 Inputr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.419ns (19.559%)  route 1.723ns (80.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 8.554 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.624    -0.843    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  Inputr_reg[8]/Q
                         net (fo=2, routed)           1.723     1.299    Inputr_reg_n_0_[8]
    SLICE_X63Y55         FDRE                                         r  waveform_data_reg_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.506     8.554    clk100MHz
    SLICE_X63Y55         FDRE                                         r  waveform_data_reg_reg[0][8]/C
                         clock pessimism              0.399     8.953    
                         clock uncertainty           -0.214     8.739    
    SLICE_X63Y55         FDRE (Setup_fdre_C_D)       -0.234     8.505    waveform_data_reg_reg[0][8]
  -------------------------------------------------------------------
                         required time                          8.505    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                  7.206    

Slack (MET) :             7.226ns  (required time - arrival time)
  Source:                 Inputr_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.518ns (22.545%)  route 1.780ns (77.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 8.554 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.624    -0.843    clk20MHz
    SLICE_X64Y56         FDRE                                         r  Inputr_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inputr_reg[55]/Q
                         net (fo=2, routed)           1.780     1.455    waveform_data_next[3][7]
    SLICE_X65Y56         FDRE                                         r  waveform_data_reg_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.506     8.554    clk100MHz
    SLICE_X65Y56         FDRE                                         r  waveform_data_reg_reg[3][7]/C
                         clock pessimism              0.399     8.953    
                         clock uncertainty           -0.214     8.739    
    SLICE_X65Y56         FDRE (Setup_fdre_C_D)       -0.058     8.681    waveform_data_reg_reg[3][7]
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -1.455    
  -------------------------------------------------------------------
                         slack                                  7.226    

Slack (MET) :             7.283ns  (required time - arrival time)
  Source:                 Inputr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.456ns (20.572%)  route 1.761ns (79.428%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.623    -0.844    clk20MHz
    SLICE_X58Y55         FDRE                                         r  Inputr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  Inputr_reg[1]/Q
                         net (fo=2, routed)           1.761     1.373    Inputr_reg_n_0_[1]
    SLICE_X59Y57         FDRE                                         r  waveform_data_reg_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.504     8.552    clk100MHz
    SLICE_X59Y57         FDRE                                         r  waveform_data_reg_reg[0][1]/C
                         clock pessimism              0.399     8.951    
                         clock uncertainty           -0.214     8.737    
    SLICE_X59Y57         FDRE (Setup_fdre_C_D)       -0.081     8.656    waveform_data_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -1.373    
  -------------------------------------------------------------------
                         slack                                  7.283    

Slack (MET) :             7.293ns  (required time - arrival time)
  Source:                 Inputr_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.456ns (20.654%)  route 1.752ns (79.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.621    -0.846    clk20MHz
    SLICE_X58Y59         FDRE                                         r  Inputr_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  Inputr_reg[44]/Q
                         net (fo=2, routed)           1.752     1.362    waveform_data_next[2][12]
    SLICE_X59Y59         FDRE                                         r  waveform_data_reg_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.503     8.551    clk100MHz
    SLICE_X59Y59         FDRE                                         r  waveform_data_reg_reg[2][12]/C
                         clock pessimism              0.399     8.950    
                         clock uncertainty           -0.214     8.736    
    SLICE_X59Y59         FDRE (Setup_fdre_C_D)       -0.081     8.655    waveform_data_reg_reg[2][12]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                  7.293    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 Inputr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.456ns (20.701%)  route 1.747ns (79.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.623    -0.844    clk20MHz
    SLICE_X58Y53         FDRE                                         r  Inputr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  Inputr_reg[0]/Q
                         net (fo=2, routed)           1.747     1.359    Inputr_reg_n_0_[0]
    SLICE_X59Y57         FDRE                                         r  waveform_data_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         1.504     8.552    clk100MHz
    SLICE_X59Y57         FDRE                                         r  waveform_data_reg_reg[0][0]/C
                         clock pessimism              0.399     8.951    
                         clock uncertainty           -0.214     8.737    
    SLICE_X59Y57         FDRE (Setup_fdre_C_D)       -0.067     8.670    waveform_data_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -1.359    
  -------------------------------------------------------------------
                         slack                                  7.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Inputr_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.141ns (17.756%)  route 0.653ns (82.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X62Y58         FDRE                                         r  Inputr_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  Inputr_reg[58]/Q
                         net (fo=2, routed)           0.653     0.237    waveform_data_next[3][10]
    SLICE_X62Y59         FDRE                                         r  waveform_data_reg_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.794    clk100MHz
    SLICE_X62Y59         FDRE                                         r  waveform_data_reg_reg[3][10]/C
                         clock pessimism              0.555    -0.240    
                         clock uncertainty            0.214    -0.025    
    SLICE_X62Y59         FDRE (Hold_fdre_C_D)         0.072     0.047    waveform_data_reg_reg[3][10]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Inputr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.164ns (20.779%)  route 0.625ns (79.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X60Y56         FDRE                                         r  Inputr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  Inputr_reg[19]/Q
                         net (fo=2, routed)           0.625     0.232    waveform_data_next[1][3]
    SLICE_X61Y55         FDRE                                         r  waveform_data_reg_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.795    clk100MHz
    SLICE_X61Y55         FDRE                                         r  waveform_data_reg_reg[1][3]/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.214    -0.026    
    SLICE_X61Y55         FDRE (Hold_fdre_C_D)         0.066     0.040    waveform_data_reg_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Inputr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.164ns (20.629%)  route 0.631ns (79.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X60Y56         FDRE                                         r  Inputr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  Inputr_reg[18]/Q
                         net (fo=2, routed)           0.631     0.238    waveform_data_next[1][2]
    SLICE_X59Y56         FDRE                                         r  waveform_data_reg_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.795    clk100MHz
    SLICE_X59Y56         FDRE                                         r  waveform_data_reg_reg[1][2]/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.214    -0.026    
    SLICE_X59Y56         FDRE (Hold_fdre_C_D)         0.070     0.044    waveform_data_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Inputr_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.141ns (17.707%)  route 0.655ns (82.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X62Y57         FDRE                                         r  Inputr_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  Inputr_reg[42]/Q
                         net (fo=2, routed)           0.655     0.239    waveform_data_next[2][10]
    SLICE_X62Y59         FDRE                                         r  waveform_data_reg_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.794    clk100MHz
    SLICE_X62Y59         FDRE                                         r  waveform_data_reg_reg[2][10]/C
                         clock pessimism              0.555    -0.240    
                         clock uncertainty            0.214    -0.025    
    SLICE_X62Y59         FDRE (Hold_fdre_C_D)         0.070     0.045    waveform_data_reg_reg[2][10]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Inputr_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.148ns (19.828%)  route 0.598ns (80.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.589    -0.558    clk20MHz
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.148    -0.410 r  Inputr_reg[51]/Q
                         net (fo=2, routed)           0.598     0.188    waveform_data_next[3][3]
    SLICE_X61Y55         FDRE                                         r  waveform_data_reg_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.860    -0.795    clk100MHz
    SLICE_X61Y55         FDRE                                         r  waveform_data_reg_reg[3][3]/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.214    -0.026    
    SLICE_X61Y55         FDRE (Hold_fdre_C_D)         0.018    -0.008    waveform_data_reg_reg[3][3]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Inputr_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[3][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.141ns (17.637%)  route 0.658ns (82.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X62Y58         FDRE                                         r  Inputr_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  Inputr_reg[62]/Q
                         net (fo=2, routed)           0.658     0.242    waveform_data_next[3][14]
    SLICE_X59Y58         FDRE                                         r  waveform_data_reg_reg[3][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.859    -0.796    clk100MHz
    SLICE_X59Y58         FDRE                                         r  waveform_data_reg_reg[3][14]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.214    -0.027    
    SLICE_X59Y58         FDRE (Hold_fdre_C_D)         0.072     0.045    waveform_data_reg_reg[3][14]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Inputr_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.619%)  route 0.659ns (82.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.589    -0.558    clk20MHz
    SLICE_X58Y59         FDRE                                         r  Inputr_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  Inputr_reg[45]/Q
                         net (fo=2, routed)           0.659     0.242    waveform_data_next[2][13]
    SLICE_X59Y59         FDRE                                         r  waveform_data_reg_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.859    -0.796    clk100MHz
    SLICE_X59Y59         FDRE                                         r  waveform_data_reg_reg[2][13]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.214    -0.027    
    SLICE_X59Y59         FDRE (Hold_fdre_C_D)         0.070     0.043    waveform_data_reg_reg[2][13]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Inputr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.141ns (17.485%)  route 0.665ns (82.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.588    -0.559    clk20MHz
    SLICE_X59Y60         FDRE                                         r  Inputr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  Inputr_reg[29]/Q
                         net (fo=2, routed)           0.665     0.247    waveform_data_next[1][13]
    SLICE_X59Y59         FDRE                                         r  waveform_data_reg_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.859    -0.796    clk100MHz
    SLICE_X59Y59         FDRE                                         r  waveform_data_reg_reg[1][13]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.214    -0.027    
    SLICE_X59Y59         FDRE (Hold_fdre_C_D)         0.075     0.048    waveform_data_reg_reg[1][13]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Inputr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.141ns (17.570%)  route 0.662ns (82.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.589    -0.558    clk20MHz
    SLICE_X58Y58         FDRE                                         r  Inputr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  Inputr_reg[30]/Q
                         net (fo=2, routed)           0.662     0.244    waveform_data_next[1][14]
    SLICE_X59Y58         FDRE                                         r  waveform_data_reg_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.859    -0.796    clk100MHz
    SLICE_X59Y58         FDRE                                         r  waveform_data_reg_reg[1][14]/C
                         clock pessimism              0.555    -0.242    
                         clock uncertainty            0.214    -0.027    
    SLICE_X59Y58         FDRE (Hold_fdre_C_D)         0.066     0.039    waveform_data_reg_reg[1][14]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Inputr_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            waveform_data_reg_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.141ns (17.345%)  route 0.672ns (82.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.591    -0.556    clk20MHz
    SLICE_X62Y54         FDRE                                         r  Inputr_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  Inputr_reg[37]/Q
                         net (fo=2, routed)           0.672     0.257    waveform_data_next[2][5]
    SLICE_X63Y55         FDRE                                         r  waveform_data_reg_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout1_buf/O
                         net (fo=120, routed)         0.861    -0.793    clk100MHz
    SLICE_X63Y55         FDRE                                         r  waveform_data_reg_reg[2][5]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.214    -0.024    
    SLICE_X63Y55         FDRE (Hold_fdre_C_D)         0.072     0.048    waveform_data_reg_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.209    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       47.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.289ns  (required time - arrival time)
  Source:                 Inputr_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.456ns (18.385%)  route 2.024ns (81.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 48.554 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.623    -0.844    clk20MHz
    SLICE_X58Y55         FDRE                                         r  Inputr_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  Inputr_reg[34]/Q
                         net (fo=2, routed)           2.024     1.636    waveform_data_next[2][2]
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.506    48.554    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[35]/C
                         clock pessimism              0.564    49.118    
                         clock uncertainty           -0.098    49.020    
    SLICE_X62Y55         FDRE (Setup_fdre_C_D)       -0.095    48.925    Inputr_reg[35]
  -------------------------------------------------------------------
                         required time                         48.925    
                         arrival time                          -1.636    
  -------------------------------------------------------------------
                         slack                                 47.289    

Slack (MET) :             47.501ns  (required time - arrival time)
  Source:                 Inputr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.456ns (19.761%)  route 1.852ns (80.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 48.552 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.623    -0.844    clk20MHz
    SLICE_X62Y58         FDRE                                         r  Inputr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  Inputr_reg[26]/Q
                         net (fo=2, routed)           1.852     1.464    waveform_data_next[1][10]
    SLICE_X62Y60         FDRE                                         r  Inputr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.504    48.552    clk20MHz
    SLICE_X62Y60         FDRE                                         r  Inputr_reg[27]/C
                         clock pessimism              0.578    49.130    
                         clock uncertainty           -0.098    49.032    
    SLICE_X62Y60         FDRE (Setup_fdre_C_D)       -0.067    48.965    Inputr_reg[27]
  -------------------------------------------------------------------
                         required time                         48.965    
                         arrival time                          -1.464    
  -------------------------------------------------------------------
                         slack                                 47.501    

Slack (MET) :             47.534ns  (required time - arrival time)
  Source:                 Inputr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.456ns (19.875%)  route 1.838ns (80.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 48.550 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.623    -0.844    clk20MHz
    SLICE_X62Y57         FDRE                                         r  Inputr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  Inputr_reg[10]/Q
                         net (fo=2, routed)           1.838     1.450    Inputr_reg_n_0_[10]
    SLICE_X60Y61         FDRE                                         r  Inputr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.502    48.550    clk20MHz
    SLICE_X60Y61         FDRE                                         r  Inputr_reg[11]/C
                         clock pessimism              0.564    49.114    
                         clock uncertainty           -0.098    49.016    
    SLICE_X60Y61         FDRE (Setup_fdre_C_D)       -0.031    48.985    Inputr_reg[11]
  -------------------------------------------------------------------
                         required time                         48.985    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 47.534    

Slack (MET) :             47.548ns  (required time - arrival time)
  Source:                 Inputr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 0.456ns (20.068%)  route 1.816ns (79.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 48.552 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.622    -0.845    clk20MHz
    SLICE_X58Y58         FDRE                                         r  Inputr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  Inputr_reg[30]/Q
                         net (fo=2, routed)           1.816     1.427    waveform_data_next[1][14]
    SLICE_X58Y58         FDRE                                         r  Inputr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.504    48.552    clk20MHz
    SLICE_X58Y58         FDRE                                         r  Inputr_reg[31]/C
                         clock pessimism              0.603    49.155    
                         clock uncertainty           -0.098    49.057    
    SLICE_X58Y58         FDRE (Setup_fdre_C_D)       -0.081    48.976    Inputr_reg[31]
  -------------------------------------------------------------------
                         required time                         48.976    
                         arrival time                          -1.427    
  -------------------------------------------------------------------
                         slack                                 47.548    

Slack (MET) :             47.625ns  (required time - arrival time)
  Source:                 Inputr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.456ns (20.858%)  route 1.730ns (79.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 48.552 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.621    -0.846    clk20MHz
    SLICE_X59Y60         FDRE                                         r  Inputr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  Inputr_reg[29]/Q
                         net (fo=2, routed)           1.730     1.340    waveform_data_next[1][13]
    SLICE_X58Y58         FDRE                                         r  Inputr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.504    48.552    clk20MHz
    SLICE_X58Y58         FDRE                                         r  Inputr_reg[30]/C
                         clock pessimism              0.578    49.130    
                         clock uncertainty           -0.098    49.032    
    SLICE_X58Y58         FDRE (Setup_fdre_C_D)       -0.067    48.965    Inputr_reg[30]
  -------------------------------------------------------------------
                         required time                         48.965    
                         arrival time                          -1.340    
  -------------------------------------------------------------------
                         slack                                 47.625    

Slack (MET) :             47.701ns  (required time - arrival time)
  Source:                 Inputr_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.456ns (21.774%)  route 1.638ns (78.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 48.552 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.623    -0.844    clk20MHz
    SLICE_X62Y58         FDRE                                         r  Inputr_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  Inputr_reg[58]/Q
                         net (fo=2, routed)           1.638     1.250    waveform_data_next[3][10]
    SLICE_X62Y60         FDRE                                         r  Inputr_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.504    48.552    clk20MHz
    SLICE_X62Y60         FDRE                                         r  Inputr_reg[59]/C
                         clock pessimism              0.578    49.130    
                         clock uncertainty           -0.098    49.032    
    SLICE_X62Y60         FDRE (Setup_fdre_C_D)       -0.081    48.951    Inputr_reg[59]
  -------------------------------------------------------------------
                         required time                         48.951    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                 47.701    

Slack (MET) :             47.705ns  (required time - arrival time)
  Source:                 Inputr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.456ns (21.824%)  route 1.633ns (78.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 48.551 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.622    -0.845    clk20MHz
    SLICE_X62Y60         FDRE                                         r  Inputr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  Inputr_reg[27]/Q
                         net (fo=2, routed)           1.633     1.244    waveform_data_next[1][11]
    SLICE_X59Y60         FDRE                                         r  Inputr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.503    48.551    clk20MHz
    SLICE_X59Y60         FDRE                                         r  Inputr_reg[28]/C
                         clock pessimism              0.564    49.115    
                         clock uncertainty           -0.098    49.017    
    SLICE_X59Y60         FDRE (Setup_fdre_C_D)       -0.067    48.950    Inputr_reg[28]
  -------------------------------------------------------------------
                         required time                         48.950    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                 47.705    

Slack (MET) :             47.732ns  (required time - arrival time)
  Source:                 Inputr_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.419ns (21.568%)  route 1.524ns (78.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 48.554 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.623    -0.844    clk20MHz
    SLICE_X62Y57         FDRE                                         r  Inputr_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.419    -0.425 r  Inputr_reg[53]/Q
                         net (fo=2, routed)           1.524     1.099    waveform_data_next[3][5]
    SLICE_X64Y56         FDRE                                         r  Inputr_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.506    48.554    clk20MHz
    SLICE_X64Y56         FDRE                                         r  Inputr_reg[54]/C
                         clock pessimism              0.578    49.132    
                         clock uncertainty           -0.098    49.034    
    SLICE_X64Y56         FDRE (Setup_fdre_C_D)       -0.203    48.831    Inputr_reg[54]
  -------------------------------------------------------------------
                         required time                         48.831    
                         arrival time                          -1.099    
  -------------------------------------------------------------------
                         slack                                 47.732    

Slack (MET) :             47.760ns  (required time - arrival time)
  Source:                 Inputr_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.456ns (22.249%)  route 1.594ns (77.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 48.554 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.624    -0.843    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  Inputr_reg[35]/Q
                         net (fo=2, routed)           1.594     1.207    waveform_data_next[2][3]
    SLICE_X63Y54         FDRE                                         r  Inputr_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.506    48.554    clk20MHz
    SLICE_X63Y54         FDRE                                         r  Inputr_reg[36]/C
                         clock pessimism              0.578    49.132    
                         clock uncertainty           -0.098    49.034    
    SLICE_X63Y54         FDRE (Setup_fdre_C_D)       -0.067    48.967    Inputr_reg[36]
  -------------------------------------------------------------------
                         required time                         48.967    
                         arrival time                          -1.207    
  -------------------------------------------------------------------
                         slack                                 47.760    

Slack (MET) :             47.804ns  (required time - arrival time)
  Source:                 Inputr_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0_1 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 0.456ns (22.656%)  route 1.557ns (77.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 48.553 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.622    -0.845    clk20MHz
    SLICE_X58Y57         FDRE                                         r  Inputr_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  Inputr_reg[33]/Q
                         net (fo=2, routed)           1.557     1.168    waveform_data_next[2][1]
    SLICE_X58Y55         FDRE                                         r  Inputr_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.580    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    45.376 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    46.957    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.048 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          1.505    48.553    clk20MHz
    SLICE_X58Y55         FDRE                                         r  Inputr_reg[34]/C
                         clock pessimism              0.578    49.131    
                         clock uncertainty           -0.098    49.033    
    SLICE_X58Y55         FDRE (Setup_fdre_C_D)       -0.061    48.972    Inputr_reg[34]
  -------------------------------------------------------------------
                         required time                         48.972    
                         arrival time                          -1.168    
  -------------------------------------------------------------------
                         slack                                 47.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Inputr_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.780%)  route 0.137ns (49.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X62Y58         FDRE                                         r  Inputr_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  Inputr_reg[62]/Q
                         net (fo=2, routed)           0.137    -0.279    waveform_data_next[3][14]
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.859    -0.796    clk20MHz
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[63]/C
                         clock pessimism              0.274    -0.522    
                         clock uncertainty            0.098    -0.424    
    SLICE_X60Y58         FDRE (Hold_fdre_C_D)         0.064    -0.360    Inputr_reg[63]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Inputr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.933%)  route 0.129ns (44.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X60Y56         FDRE                                         r  Inputr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  Inputr_reg[20]/Q
                         net (fo=2, routed)           0.129    -0.264    waveform_data_next[1][4]
    SLICE_X62Y56         FDRE                                         r  Inputr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.861    -0.793    clk20MHz
    SLICE_X62Y56         FDRE                                         r  Inputr_reg[21]/C
                         clock pessimism              0.274    -0.519    
                         clock uncertainty            0.098    -0.421    
    SLICE_X62Y56         FDRE (Hold_fdre_C_D)         0.070    -0.351    Inputr_reg[21]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Inputr_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.911%)  route 0.131ns (48.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.589    -0.558    clk20MHz
    SLICE_X58Y59         FDRE                                         r  Inputr_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  Inputr_reg[46]/Q
                         net (fo=2, routed)           0.131    -0.287    waveform_data_next[2][14]
    SLICE_X58Y59         FDRE                                         r  Inputr_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.859    -0.796    clk20MHz
    SLICE_X58Y59         FDRE                                         r  Inputr_reg[47]/C
                         clock pessimism              0.238    -0.558    
                         clock uncertainty            0.098    -0.460    
    SLICE_X58Y59         FDRE (Hold_fdre_C_D)         0.075    -0.385    Inputr_reg[47]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Inputr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.498%)  route 0.121ns (42.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X64Y58         FDRE                                         r  Inputr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  Inputr_reg[25]/Q
                         net (fo=2, routed)           0.121    -0.272    waveform_data_next[1][9]
    SLICE_X62Y58         FDRE                                         r  Inputr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.860    -0.794    clk20MHz
    SLICE_X62Y58         FDRE                                         r  Inputr_reg[26]/C
                         clock pessimism              0.253    -0.541    
                         clock uncertainty            0.098    -0.443    
    SLICE_X62Y58         FDRE (Hold_fdre_C_D)         0.070    -0.373    Inputr_reg[26]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Inputr_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.814%)  route 0.136ns (49.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.590    -0.557    clk20MHz
    SLICE_X62Y57         FDRE                                         r  Inputr_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  Inputr_reg[52]/Q
                         net (fo=2, routed)           0.136    -0.280    waveform_data_next[3][4]
    SLICE_X62Y57         FDRE                                         r  Inputr_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.860    -0.794    clk20MHz
    SLICE_X62Y57         FDRE                                         r  Inputr_reg[53]/C
                         clock pessimism              0.237    -0.557    
                         clock uncertainty            0.098    -0.459    
    SLICE_X62Y57         FDRE (Hold_fdre_C_D)         0.075    -0.384    Inputr_reg[53]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Inputr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.814%)  route 0.136ns (49.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.591    -0.556    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  Inputr_reg[5]/Q
                         net (fo=2, routed)           0.136    -0.279    Inputr_reg_n_0_[5]
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.861    -0.793    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[6]/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.098    -0.458    
    SLICE_X62Y55         FDRE (Hold_fdre_C_D)         0.075    -0.383    Inputr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Inputr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.132%)  route 0.128ns (43.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.591    -0.556    clk20MHz
    SLICE_X64Y56         FDRE                                         r  Inputr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  Inputr_reg[24]/Q
                         net (fo=2, routed)           0.128    -0.264    waveform_data_next[1][8]
    SLICE_X64Y58         FDRE                                         r  Inputr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.860    -0.794    clk20MHz
    SLICE_X64Y58         FDRE                                         r  Inputr_reg[25]/C
                         clock pessimism              0.253    -0.541    
                         clock uncertainty            0.098    -0.443    
    SLICE_X64Y58         FDRE (Hold_fdre_C_D)         0.059    -0.384    Inputr_reg[25]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Inputr_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.847%)  route 0.132ns (47.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.589    -0.558    clk20MHz
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.148    -0.410 r  Inputr_reg[51]/Q
                         net (fo=2, routed)           0.132    -0.278    waveform_data_next[3][3]
    SLICE_X62Y57         FDRE                                         r  Inputr_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.860    -0.794    clk20MHz
    SLICE_X62Y57         FDRE                                         r  Inputr_reg[52]/C
                         clock pessimism              0.274    -0.520    
                         clock uncertainty            0.098    -0.422    
    SLICE_X62Y57         FDRE (Hold_fdre_C_D)         0.018    -0.404    Inputr_reg[52]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Inputr_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.658%)  route 0.125ns (49.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.589    -0.558    clk20MHz
    SLICE_X58Y59         FDRE                                         r  Inputr_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.430 r  Inputr_reg[48]/Q
                         net (fo=2, routed)           0.125    -0.305    waveform_data_next[3][0]
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.859    -0.796    clk20MHz
    SLICE_X60Y58         FDRE                                         r  Inputr_reg[49]/C
                         clock pessimism              0.254    -0.542    
                         clock uncertainty            0.098    -0.444    
    SLICE_X60Y58         FDRE (Hold_fdre_C_D)         0.010    -0.434    Inputr_reg[49]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Inputr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inputr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.875%)  route 0.136ns (49.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.591    -0.556    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  Inputr_reg[4]/Q
                         net (fo=2, routed)           0.136    -0.279    Inputr_reg_n_0_[4]
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    clk_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_gen/inst/clkout2_buf/O
                         net (fo=65, routed)          0.861    -0.793    clk20MHz
    SLICE_X62Y55         FDRE                                         r  Inputr_reg[5]/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.098    -0.458    
    SLICE_X62Y55         FDRE (Hold_fdre_C_D)         0.047    -0.411    Inputr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.132    





