D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/Angel.sv {1 {vlog -work work -sv -stats=none D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/Angel.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Angel

Top level modules:
	Angel

} {} {}} D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/spi2axi_wrap.sv {2 {vlog -work work -sv -stats=none D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/spi2axi_wrap.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
** Warning: D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/spi2axi_wrap.sv(11): (vlog-13314) Defaulting port 'axii_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling package spi2axi_wrap_sv_unit
-- Importing package axi_pkg
-- Compiling module spi2axi_wrap
** Warning: D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/spi2axi_wrap.sv(11): (vlog-13314) Defaulting port 'axii_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	spi2axi_wrap

} {} {}} D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/Herzel.sv {1 {vlog -work work -sv -stats=none D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/Herzel.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Herzel

Top level modules:
	Herzel

} {} {}} D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/DataScale.sv {1 {vlog -work work -sv -stats=none D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/DataScale.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module DataScale

Top level modules:
	DataScale

} {} {}} D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/mult_sign.sv {1 {vlog -work work -sv -stats=none D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/mult_sign.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mult_sign

Top level modules:
	mult_sign

} {} {}} D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/resync_nrst.sv {1 {vlog -work work -sv -stats=none D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/resync_nrst.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module resync_nrst

Top level modules:
	resync_nrst

} {} {}} D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/HerzelRegs.sv {2 {vlog -work work -sv -stats=none D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/HerzelRegs.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
** Warning: D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/HerzelRegs.sv(22): (vlog-13314) Defaulting port 'axio_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling package HerzelRegs_sv_unit
-- Importing package axi_pkg
-- Compiling module HerzelRegs
** Warning: D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/HerzelRegs.sv(22): (vlog-13314) Defaulting port 'axio_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	HerzelRegs

} {} {}} D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/axi_pkg.sv {1 {vlog -work work -sv -stats=none D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/axi_pkg.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package axi_pkg

Top level modules:
	--none--

} {} {}} D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/clk_div.sv {1 {vlog -work work -sv -stats=none D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/clk_div.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module clk_div

Top level modules:
	clk_div

} {} {}} D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/Cordic.sv {1 {vlog -work work -sv -stats=none D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/Cordic.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Cordic

Top level modules:
	Cordic

} {} {}} D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/resync_data.sv {1 {vlog -work work -sv -stats=none D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/resync_data.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module resync_data

Top level modules:
	resync_data

} {} {}} D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/sim/FourierTransformAM.sv {1 {vlog -work work -sv -stats=none D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/sim/FourierTransformAM.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package FourierTransformAM_sv_unit

Top level modules:
	--none--

} {} {}} D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/FourierTransform.sv {1 {vlog -work work -sv -stats=none D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/FourierTransform.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package FourierTransform_sv_unit
-- Importing package axi_pkg
-- Compiling module FourierTransform

Top level modules:
	FourierTransform

} {} {}} D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/spi2axi.sv {1 {vlog -work work -sv -stats=none D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/spi2axi.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module spi2axi

Top level modules:
	spi2axi

} {} {}} D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/divu.sv {1 {vlog -work work -sv -stats=none D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/divu.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module divu

Top level modules:
	divu

} {} {}} D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/sim/spi_if.sv {1 {vlog -work work -sv -stats=none D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/sim/spi_if.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling interface spi_if

Top level modules:
	--none--

} {} {}} D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/div_all.sv {1 {vlog -work work -sv -stats=none D:/Desktop/Study_now/SRW/GoertzelAlgorithm/src/div_all.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module div_all

Top level modules:
	div_all

} {} {}}
