library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity fsmd is 
	generic (n : integer := 27 );
	port (
	clk		: in std_logic;
	trig		: in std_logic;
	dvsr		: in std_logic_vector(n - 1 downto 0);
	gate		: out std_logic;
	);
end fsmd;

architecture arch of fsmd is
	signal count		: unsigned( n - 1 downto 0);
	