<stg><name>KeySchedule</name>


<trans_list>

<trans id="203" from="1" to="2">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="2" to="3">
<condition id="38">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="2" to="5">
<condition id="46">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="3" to="4">
<condition id="39">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="3" to="2">
<condition id="44">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="4" to="3">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="5" to="6">
<condition id="48">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="5" to="8">
<condition id="47">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="6" to="7">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="7" to="10">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="8" to="9">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="9" to="10">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="10" to="11">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="11" to="12">
<condition id="57">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="11" to="5">
<condition id="62">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="12" to="11">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit:0  %j = phi i3 [ 0, %0 ], [ %j_4, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:1  %exitcond3 = icmp eq i3 %j, -4

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %j_4 = add i3 %j, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond3, label %.preheader.preheader, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="3">
<![CDATA[
.preheader4.preheader:0  %tmp_46 = trunc i3 %j to i2

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader4.preheader:1  %tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_46, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:2  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader4:0  %i = phi i3 [ %i_1, %1 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader4:1  %tmp_45 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %i, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="10">
<![CDATA[
.preheader4:2  %p_shl_cast = zext i10 %tmp_45 to i11

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader4:3  %tmp_47 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="6">
<![CDATA[
.preheader4:4  %p_shl5_cast = zext i6 %tmp_47 to i11

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader4:5  %tmp_48 = sub i11 %p_shl_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="11">
<![CDATA[
.preheader4:6  %tmp_49 = trunc i11 %tmp_48 to i3

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4:7  %tmp_50 = or i3 %tmp_49, %j

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader4:8  %tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %tmp_48, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader4:9  %tmp_52 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_51, i3 %tmp_50)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="11">
<![CDATA[
.preheader4:10  %tmp_53 = sext i11 %tmp_52 to i32

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader4:11  %word_addr = getelementptr [480 x i32]* @word, i32 0, i32 %tmp_53

]]></Node>
<StgValue><ssdm name="word_addr"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="3">
<![CDATA[
.preheader4:12  %i_cast = zext i3 %i to i4

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4:13  %exitcond2 = icmp eq i3 %i, -4

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:14  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4:15  %i_1 = add i3 1, %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:16  br i1 %exitcond2, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %sum = add i4 %i_cast, %tmp

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="4">
<![CDATA[
:1  %sum_cast = zext i4 %sum to i32

]]></Node>
<StgValue><ssdm name="sum_cast"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %key_addr = getelementptr [32 x i32]* %key, i32 0, i32 %sum_cast

]]></Node>
<StgValue><ssdm name="key_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="5">
<![CDATA[
:3  %key_load = load i32* %key_addr, align 4

]]></Node>
<StgValue><ssdm name="key_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="45" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="5">
<![CDATA[
:3  %key_load = load i32* %key_addr, align 4

]]></Node>
<StgValue><ssdm name="key_load"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:4  store i32 %key_load, i32* %word_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:0  %j_1 = phi i6 [ %j_5, %5 ], [ 4, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="6">
<![CDATA[
.preheader:1  %j_1_cast2_cast = zext i6 %j_1 to i10

]]></Node>
<StgValue><ssdm name="j_1_cast2_cast"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:2  %exitcond1 = icmp eq i6 %j_1, -20

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 40, i64 40, i64 40)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond1, label %6, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="6">
<![CDATA[
:0  %tmp_54 = trunc i6 %j_1 to i2

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %tmp_s = icmp eq i2 %tmp_54, 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %tmp_33 = add i6 -1, %j_1

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="6">
<![CDATA[
:3  %tmp_50_cast = zext i6 %tmp_33 to i32

]]></Node>
<StgValue><ssdm name="tmp_50_cast"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="6">
<![CDATA[
:4  %tmp_50_cast_cast1 = zext i6 %tmp_33 to i9

]]></Node>
<StgValue><ssdm name="tmp_50_cast_cast1"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="6">
<![CDATA[
:5  %tmp_50_cast_cast = zext i6 %tmp_33 to i8

]]></Node>
<StgValue><ssdm name="tmp_50_cast_cast"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %tmp_55 = add i8 120, %tmp_50_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="8">
<![CDATA[
:7  %tmp_58_cast = zext i8 %tmp_55 to i32

]]></Node>
<StgValue><ssdm name="tmp_58_cast"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %word_addr_4 = getelementptr [480 x i32]* @word, i32 0, i32 %tmp_58_cast

]]></Node>
<StgValue><ssdm name="word_addr_4"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:9  %tmp_56 = add i9 240, %tmp_50_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="9">
<![CDATA[
:10  %tmp_59_cast = zext i9 %tmp_56 to i32

]]></Node>
<StgValue><ssdm name="tmp_59_cast"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %word_addr_5 = getelementptr [480 x i32]* @word, i32 0, i32 %tmp_59_cast

]]></Node>
<StgValue><ssdm name="word_addr_5"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:12  %tmp_57 = add i9 -152, %tmp_50_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="9">
<![CDATA[
:13  %tmp_60_cast = zext i9 %tmp_57 to i32

]]></Node>
<StgValue><ssdm name="tmp_60_cast"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %word_addr_6 = getelementptr [480 x i32]* @word, i32 0, i32 %tmp_60_cast

]]></Node>
<StgValue><ssdm name="word_addr_6"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %word_addr_7 = getelementptr [480 x i32]* @word, i32 0, i32 %tmp_50_cast

]]></Node>
<StgValue><ssdm name="word_addr_7"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16  br i1 %tmp_s, label %._crit_edge, label %.critedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="9">
<![CDATA[
.critedge:0  %temp_0_1 = load i32* %word_addr_7, align 4

]]></Node>
<StgValue><ssdm name="temp_0_1"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="9">
<![CDATA[
.critedge:1  %temp_1_1 = load i32* %word_addr_4, align 4

]]></Node>
<StgValue><ssdm name="temp_1_1"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge:0  %word_load_5 = load i32* %word_addr_4, align 4

]]></Node>
<StgValue><ssdm name="word_load_5"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge:25  %word_load_6 = load i32* %word_addr_5, align 4

]]></Node>
<StgValue><ssdm name="word_load_6"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="75" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="9">
<![CDATA[
.critedge:0  %temp_0_1 = load i32* %word_addr_7, align 4

]]></Node>
<StgValue><ssdm name="temp_0_1"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="9">
<![CDATA[
.critedge:1  %temp_1_1 = load i32* %word_addr_4, align 4

]]></Node>
<StgValue><ssdm name="temp_1_1"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="9">
<![CDATA[
.critedge:2  %temp_2_1 = load i32* %word_addr_5, align 4

]]></Node>
<StgValue><ssdm name="temp_2_1"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="9">
<![CDATA[
.critedge:3  %word_load = load i32* %word_addr_6, align 4

]]></Node>
<StgValue><ssdm name="word_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="79" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="9">
<![CDATA[
.critedge:2  %temp_2_1 = load i32* %word_addr_5, align 4

]]></Node>
<StgValue><ssdm name="temp_2_1"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="9">
<![CDATA[
.critedge:3  %word_load = load i32* %word_addr_6, align 4

]]></Node>
<StgValue><ssdm name="word_load"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
.critedge:4  br label %._crit_edge5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="82" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge:0  %word_load_5 = load i32* %word_addr_4, align 4

]]></Node>
<StgValue><ssdm name="word_load_5"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:1  %tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_load_5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="32">
<![CDATA[
._crit_edge:2  %tmp_59 = trunc i32 %word_load_5 to i4

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:3  %p_neg1 = sub i32 0, %word_load_5

]]></Node>
<StgValue><ssdm name="p_neg1"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="32">
<![CDATA[
._crit_edge:4  %tmp_60 = trunc i32 %p_neg1 to i4

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge:5  %tmp_61 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %tmp_60)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge:6  %tmp_62 = sub i10 0, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge:7  %tmp_63 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %tmp_59)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge:8  %tmp_64 = select i1 %tmp_58, i10 %tmp_62, i10 %tmp_63

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:9  %p_lshr_i_cast = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %p_neg1, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="p_lshr_i_cast"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge:10  %p_neg_t_i = sub i6 0, %p_lshr_i_cast

]]></Node>
<StgValue><ssdm name="p_neg_t_i"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:11  %tmp_65 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %word_load_5, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge:12  %tmp_66 = select i1 %tmp_58, i6 %p_neg_t_i, i6 %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge:13  %tmp_67_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_66, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_67_cast"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge:14  %tmp_67 = add i10 %tmp_67_cast, %tmp_64

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="10">
<![CDATA[
._crit_edge:15  %tmp_68_cast = zext i10 %tmp_67 to i32

]]></Node>
<StgValue><ssdm name="tmp_68_cast"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:16  %Sbox_addr = getelementptr [256 x i8]* @Sbox, i32 0, i32 %tmp_68_cast

]]></Node>
<StgValue><ssdm name="Sbox_addr"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:17  %Sbox_load = load i8* %Sbox_addr, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge:25  %word_load_6 = load i32* %word_addr_5, align 4

]]></Node>
<StgValue><ssdm name="word_load_6"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:26  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_load_6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="32">
<![CDATA[
._crit_edge:27  %tmp_69 = trunc i32 %word_load_6 to i4

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:28  %p_neg2 = sub i32 0, %word_load_6

]]></Node>
<StgValue><ssdm name="p_neg2"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="32">
<![CDATA[
._crit_edge:29  %tmp_70 = trunc i32 %p_neg2 to i4

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge:30  %tmp_71 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %tmp_70)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge:31  %tmp_72 = sub i10 0, %tmp_71

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge:32  %tmp_73 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %tmp_69)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge:33  %tmp_74 = select i1 %tmp_68, i10 %tmp_72, i10 %tmp_73

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:34  %p_lshr_i1_cast = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %p_neg2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="p_lshr_i1_cast"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge:35  %p_neg_t_i1 = sub i6 0, %p_lshr_i1_cast

]]></Node>
<StgValue><ssdm name="p_neg_t_i1"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:36  %tmp_75 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %word_load_6, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge:37  %tmp_77 = select i1 %tmp_68, i6 %p_neg_t_i1, i6 %tmp_75

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge:38  %tmp_75_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_77, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_75_cast"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge:39  %tmp_76 = add i10 %tmp_75_cast, %tmp_74

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="10">
<![CDATA[
._crit_edge:40  %tmp_76_cast = zext i10 %tmp_76 to i32

]]></Node>
<StgValue><ssdm name="tmp_76_cast"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:41  %Sbox_addr_1 = getelementptr [256 x i8]* @Sbox, i32 0, i32 %tmp_76_cast

]]></Node>
<StgValue><ssdm name="Sbox_addr_1"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:42  %temp_1 = load i8* %Sbox_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge:44  %word_load_7 = load i32* %word_addr_6, align 4

]]></Node>
<StgValue><ssdm name="word_load_7"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge:63  %word_load_8 = load i32* %word_addr_7, align 4

]]></Node>
<StgValue><ssdm name="word_load_8"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="120" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:17  %Sbox_load = load i8* %Sbox_addr, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:18  %p_lshr_f_cast = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %j_1, i32 2, i32 5)

]]></Node>
<StgValue><ssdm name="p_lshr_f_cast"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:19  %addconv = add i4 -1, %p_lshr_f_cast

]]></Node>
<StgValue><ssdm name="addconv"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge:20  %tmp_34 = zext i4 %addconv to i32

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:21  %Rcon0_addr = getelementptr [30 x i8]* @Rcon0, i32 0, i32 %tmp_34

]]></Node>
<StgValue><ssdm name="Rcon0_addr"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge:22  %Rcon0_load = load i8* %Rcon0_addr, align 1

]]></Node>
<StgValue><ssdm name="Rcon0_load"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:42  %temp_1 = load i8* %Sbox_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge:44  %word_load_7 = load i32* %word_addr_6, align 4

]]></Node>
<StgValue><ssdm name="word_load_7"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:45  %tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_load_7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="32">
<![CDATA[
._crit_edge:46  %tmp_79 = trunc i32 %word_load_7 to i4

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:47  %p_neg9 = sub i32 0, %word_load_7

]]></Node>
<StgValue><ssdm name="p_neg9"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="32">
<![CDATA[
._crit_edge:48  %tmp_80 = trunc i32 %p_neg9 to i4

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge:49  %tmp_81 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %tmp_80)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge:50  %tmp_82 = sub i10 0, %tmp_81

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge:51  %tmp_83 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %tmp_79)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge:52  %tmp_85 = select i1 %tmp_78, i10 %tmp_82, i10 %tmp_83

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:53  %p_lshr_i2_cast = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %p_neg9, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="p_lshr_i2_cast"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge:54  %p_neg_t_i2 = sub i6 0, %p_lshr_i2_cast

]]></Node>
<StgValue><ssdm name="p_neg_t_i2"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:55  %tmp_86 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %word_load_7, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge:56  %tmp_87 = select i1 %tmp_78, i6 %p_neg_t_i2, i6 %tmp_86

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge:57  %tmp_83_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_87, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_83_cast"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge:58  %tmp_84 = add i10 %tmp_83_cast, %tmp_85

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="10">
<![CDATA[
._crit_edge:59  %tmp_84_cast = zext i10 %tmp_84 to i32

]]></Node>
<StgValue><ssdm name="tmp_84_cast"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:60  %Sbox_addr_2 = getelementptr [256 x i8]* @Sbox, i32 0, i32 %tmp_84_cast

]]></Node>
<StgValue><ssdm name="Sbox_addr_2"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:61  %temp_2 = load i8* %Sbox_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge:63  %word_load_8 = load i32* %word_addr_7, align 4

]]></Node>
<StgValue><ssdm name="word_load_8"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:64  %tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_load_8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="32">
<![CDATA[
._crit_edge:65  %tmp_89 = trunc i32 %word_load_8 to i4

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:66  %p_neg = sub i32 0, %word_load_8

]]></Node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="32">
<![CDATA[
._crit_edge:67  %tmp_90 = trunc i32 %p_neg to i4

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge:68  %tmp_91 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %tmp_90)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge:69  %tmp_98 = sub i10 0, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge:70  %tmp_99 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %tmp_89)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge:71  %tmp_100 = select i1 %tmp_88, i10 %tmp_98, i10 %tmp_99

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:72  %p_lshr_i3_cast = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %p_neg, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="p_lshr_i3_cast"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge:73  %p_neg_t_i3 = sub i6 0, %p_lshr_i3_cast

]]></Node>
<StgValue><ssdm name="p_neg_t_i3"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:74  %tmp_101 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %word_load_8, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge:75  %tmp_102 = select i1 %tmp_88, i6 %p_neg_t_i3, i6 %tmp_101

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge:76  %tmp_91_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_102, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_91_cast"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge:77  %tmp_92 = add i10 %tmp_91_cast, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="10">
<![CDATA[
._crit_edge:78  %tmp_92_cast = zext i10 %tmp_92 to i32

]]></Node>
<StgValue><ssdm name="tmp_92_cast"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:79  %Sbox_addr_3 = getelementptr [256 x i8]* @Sbox, i32 0, i32 %tmp_92_cast

]]></Node>
<StgValue><ssdm name="Sbox_addr_3"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:80  %Sbox_load_3 = load i8* %Sbox_addr_3, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="163" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge:22  %Rcon0_load = load i8* %Rcon0_addr, align 1

]]></Node>
<StgValue><ssdm name="Rcon0_load"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:23  %temp_0 = xor i8 %Rcon0_load, %Sbox_load

]]></Node>
<StgValue><ssdm name="temp_0"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge:24  %temp_0_1_cast = zext i8 %temp_0 to i32

]]></Node>
<StgValue><ssdm name="temp_0_1_cast"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge:43  %temp_1_cast = zext i8 %temp_1 to i32

]]></Node>
<StgValue><ssdm name="temp_1_cast"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:61  %temp_2 = load i8* %Sbox_addr_2, align 1

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge:62  %temp_2_cast = zext i8 %temp_2 to i32

]]></Node>
<StgValue><ssdm name="temp_2_cast"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:80  %Sbox_load_3 = load i8* %Sbox_addr_3, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_3"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge:81  %Sbox_load_3_cast = zext i8 %Sbox_load_3 to i32

]]></Node>
<StgValue><ssdm name="Sbox_load_3_cast"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:82  br label %._crit_edge5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge5:0  %temp_22 = phi i32 [ %temp_2_cast, %._crit_edge ], [ %temp_2_1, %.critedge ]

]]></Node>
<StgValue><ssdm name="temp_22"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge5:1  %temp_12 = phi i32 [ %temp_1_cast, %._crit_edge ], [ %temp_1_1, %.critedge ]

]]></Node>
<StgValue><ssdm name="temp_12"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge5:2  %temp_02 = phi i32 [ %temp_0_1_cast, %._crit_edge ], [ %temp_0_1, %.critedge ]

]]></Node>
<StgValue><ssdm name="temp_02"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge5:3  %temp_3 = phi i32 [ %Sbox_load_3_cast, %._crit_edge ], [ %word_load, %.critedge ]

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge5:4  %tmp_35 = add i6 %j_1, -4

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="6">
<![CDATA[
._crit_edge5:5  %tmp_52_cast_cast = zext i6 %tmp_35 to i10

]]></Node>
<StgValue><ssdm name="tmp_52_cast_cast"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge5:6  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %i_2 = phi i3 [ 0, %._crit_edge5 ], [ %i_3, %4 ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
:1  %tmp_93 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %i_2, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:2  %tmp_94 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="6">
<![CDATA[
:3  %p_shl2_cast = zext i6 %tmp_94 to i10

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %tmp_95 = sub i10 %tmp_93, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %tmp_96 = add i10 %tmp_95, %tmp_52_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="10">
<![CDATA[
:6  %tmp_96_cast = sext i10 %tmp_96 to i32

]]></Node>
<StgValue><ssdm name="tmp_96_cast"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %word_addr_8 = getelementptr [480 x i32]* @word, i32 0, i32 %tmp_96_cast

]]></Node>
<StgValue><ssdm name="word_addr_8"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %tmp_97 = add i10 %tmp_95, %j_1_cast2_cast

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="10">
<![CDATA[
:9  %tmp_97_cast = sext i10 %tmp_97 to i32

]]></Node>
<StgValue><ssdm name="tmp_97_cast"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %word_addr_9 = getelementptr [480 x i32]* @word, i32 0, i32 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="word_addr_9"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:11  %exitcond = icmp eq i3 %i_2, -4

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:12  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:13  %i_3 = add i3 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %exitcond, label %5, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="9">
<![CDATA[
:0  %word_load_4 = load i32* %word_addr_8, align 4

]]></Node>
<StgValue><ssdm name="word_load_4"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="2" op_0_bw="3">
<![CDATA[
:1  %tmp_103 = trunc i3 %i_2 to i2

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
:2  %tmp_13 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %temp_02, i32 %temp_12, i32 %temp_22, i32 %temp_3, i2 %tmp_103)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %j_5 = add i6 %j_1, 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="199" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="9">
<![CDATA[
:0  %word_load_4 = load i32* %word_addr_8, align 4

]]></Node>
<StgValue><ssdm name="word_load_4"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_36 = xor i32 %word_load_4, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:4  store i32 %tmp_36, i32* %word_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
