read_verilog -sv processor/hazard_unit.sv

proc; opt;        # Process and optimize the design
hierarchy -top hazard_unit
proc; opt;
clean
show hazard_unit
