
encript.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008944  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08008acc  08008acc  00018acc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008af4  08008af4  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  08008af4  08008af4  00018af4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008afc  08008afc  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008afc  08008afc  00018afc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008b00  08008b00  00018b00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08008b04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020090  2**0
                  CONTENTS
 10 .bss          0000085c  20000090  20000090  00020090  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200008ec  200008ec  00020090  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   000159cd  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000036f7  00000000  00000000  00035a8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001118  00000000  00000000  00039188  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000fa8  00000000  00000000  0003a2a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023669  00000000  00000000  0003b248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000171cc  00000000  00000000  0005e8b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cb536  00000000  00000000  00075a7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00140fb3  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000048e0  00000000  00000000  00141004  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000090 	.word	0x20000090
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008ab4 	.word	0x08008ab4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000094 	.word	0x20000094
 80001c4:	08008ab4 	.word	0x08008ab4

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b974 	b.w	80004c8 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468e      	mov	lr, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14d      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000206:	428a      	cmp	r2, r1
 8000208:	4694      	mov	ip, r2
 800020a:	d969      	bls.n	80002e0 <__udivmoddi4+0xe8>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b152      	cbz	r2, 8000228 <__udivmoddi4+0x30>
 8000212:	fa01 f302 	lsl.w	r3, r1, r2
 8000216:	f1c2 0120 	rsb	r1, r2, #32
 800021a:	fa20 f101 	lsr.w	r1, r0, r1
 800021e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000222:	ea41 0e03 	orr.w	lr, r1, r3
 8000226:	4094      	lsls	r4, r2
 8000228:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800022c:	0c21      	lsrs	r1, r4, #16
 800022e:	fbbe f6f8 	udiv	r6, lr, r8
 8000232:	fa1f f78c 	uxth.w	r7, ip
 8000236:	fb08 e316 	mls	r3, r8, r6, lr
 800023a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800023e:	fb06 f107 	mul.w	r1, r6, r7
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f106 30ff 	add.w	r0, r6, #4294967295
 800024e:	f080 811f 	bcs.w	8000490 <__udivmoddi4+0x298>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 811c 	bls.w	8000490 <__udivmoddi4+0x298>
 8000258:	3e02      	subs	r6, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a5b      	subs	r3, r3, r1
 800025e:	b2a4      	uxth	r4, r4
 8000260:	fbb3 f0f8 	udiv	r0, r3, r8
 8000264:	fb08 3310 	mls	r3, r8, r0, r3
 8000268:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800026c:	fb00 f707 	mul.w	r7, r0, r7
 8000270:	42a7      	cmp	r7, r4
 8000272:	d90a      	bls.n	800028a <__udivmoddi4+0x92>
 8000274:	eb1c 0404 	adds.w	r4, ip, r4
 8000278:	f100 33ff 	add.w	r3, r0, #4294967295
 800027c:	f080 810a 	bcs.w	8000494 <__udivmoddi4+0x29c>
 8000280:	42a7      	cmp	r7, r4
 8000282:	f240 8107 	bls.w	8000494 <__udivmoddi4+0x29c>
 8000286:	4464      	add	r4, ip
 8000288:	3802      	subs	r0, #2
 800028a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800028e:	1be4      	subs	r4, r4, r7
 8000290:	2600      	movs	r6, #0
 8000292:	b11d      	cbz	r5, 800029c <__udivmoddi4+0xa4>
 8000294:	40d4      	lsrs	r4, r2
 8000296:	2300      	movs	r3, #0
 8000298:	e9c5 4300 	strd	r4, r3, [r5]
 800029c:	4631      	mov	r1, r6
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0xc2>
 80002a6:	2d00      	cmp	r5, #0
 80002a8:	f000 80ef 	beq.w	800048a <__udivmoddi4+0x292>
 80002ac:	2600      	movs	r6, #0
 80002ae:	e9c5 0100 	strd	r0, r1, [r5]
 80002b2:	4630      	mov	r0, r6
 80002b4:	4631      	mov	r1, r6
 80002b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ba:	fab3 f683 	clz	r6, r3
 80002be:	2e00      	cmp	r6, #0
 80002c0:	d14a      	bne.n	8000358 <__udivmoddi4+0x160>
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xd4>
 80002c6:	4282      	cmp	r2, r0
 80002c8:	f200 80f9 	bhi.w	80004be <__udivmoddi4+0x2c6>
 80002cc:	1a84      	subs	r4, r0, r2
 80002ce:	eb61 0303 	sbc.w	r3, r1, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	469e      	mov	lr, r3
 80002d6:	2d00      	cmp	r5, #0
 80002d8:	d0e0      	beq.n	800029c <__udivmoddi4+0xa4>
 80002da:	e9c5 4e00 	strd	r4, lr, [r5]
 80002de:	e7dd      	b.n	800029c <__udivmoddi4+0xa4>
 80002e0:	b902      	cbnz	r2, 80002e4 <__udivmoddi4+0xec>
 80002e2:	deff      	udf	#255	; 0xff
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	2a00      	cmp	r2, #0
 80002ea:	f040 8092 	bne.w	8000412 <__udivmoddi4+0x21a>
 80002ee:	eba1 010c 	sub.w	r1, r1, ip
 80002f2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f6:	fa1f fe8c 	uxth.w	lr, ip
 80002fa:	2601      	movs	r6, #1
 80002fc:	0c20      	lsrs	r0, r4, #16
 80002fe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000302:	fb07 1113 	mls	r1, r7, r3, r1
 8000306:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800030a:	fb0e f003 	mul.w	r0, lr, r3
 800030e:	4288      	cmp	r0, r1
 8000310:	d908      	bls.n	8000324 <__udivmoddi4+0x12c>
 8000312:	eb1c 0101 	adds.w	r1, ip, r1
 8000316:	f103 38ff 	add.w	r8, r3, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0x12a>
 800031c:	4288      	cmp	r0, r1
 800031e:	f200 80cb 	bhi.w	80004b8 <__udivmoddi4+0x2c0>
 8000322:	4643      	mov	r3, r8
 8000324:	1a09      	subs	r1, r1, r0
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb1 f0f7 	udiv	r0, r1, r7
 800032c:	fb07 1110 	mls	r1, r7, r0, r1
 8000330:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000334:	fb0e fe00 	mul.w	lr, lr, r0
 8000338:	45a6      	cmp	lr, r4
 800033a:	d908      	bls.n	800034e <__udivmoddi4+0x156>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 31ff 	add.w	r1, r0, #4294967295
 8000344:	d202      	bcs.n	800034c <__udivmoddi4+0x154>
 8000346:	45a6      	cmp	lr, r4
 8000348:	f200 80bb 	bhi.w	80004c2 <__udivmoddi4+0x2ca>
 800034c:	4608      	mov	r0, r1
 800034e:	eba4 040e 	sub.w	r4, r4, lr
 8000352:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000356:	e79c      	b.n	8000292 <__udivmoddi4+0x9a>
 8000358:	f1c6 0720 	rsb	r7, r6, #32
 800035c:	40b3      	lsls	r3, r6
 800035e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000362:	ea4c 0c03 	orr.w	ip, ip, r3
 8000366:	fa20 f407 	lsr.w	r4, r0, r7
 800036a:	fa01 f306 	lsl.w	r3, r1, r6
 800036e:	431c      	orrs	r4, r3
 8000370:	40f9      	lsrs	r1, r7
 8000372:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000376:	fa00 f306 	lsl.w	r3, r0, r6
 800037a:	fbb1 f8f9 	udiv	r8, r1, r9
 800037e:	0c20      	lsrs	r0, r4, #16
 8000380:	fa1f fe8c 	uxth.w	lr, ip
 8000384:	fb09 1118 	mls	r1, r9, r8, r1
 8000388:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800038c:	fb08 f00e 	mul.w	r0, r8, lr
 8000390:	4288      	cmp	r0, r1
 8000392:	fa02 f206 	lsl.w	r2, r2, r6
 8000396:	d90b      	bls.n	80003b0 <__udivmoddi4+0x1b8>
 8000398:	eb1c 0101 	adds.w	r1, ip, r1
 800039c:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a0:	f080 8088 	bcs.w	80004b4 <__udivmoddi4+0x2bc>
 80003a4:	4288      	cmp	r0, r1
 80003a6:	f240 8085 	bls.w	80004b4 <__udivmoddi4+0x2bc>
 80003aa:	f1a8 0802 	sub.w	r8, r8, #2
 80003ae:	4461      	add	r1, ip
 80003b0:	1a09      	subs	r1, r1, r0
 80003b2:	b2a4      	uxth	r4, r4
 80003b4:	fbb1 f0f9 	udiv	r0, r1, r9
 80003b8:	fb09 1110 	mls	r1, r9, r0, r1
 80003bc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003c0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003c4:	458e      	cmp	lr, r1
 80003c6:	d908      	bls.n	80003da <__udivmoddi4+0x1e2>
 80003c8:	eb1c 0101 	adds.w	r1, ip, r1
 80003cc:	f100 34ff 	add.w	r4, r0, #4294967295
 80003d0:	d26c      	bcs.n	80004ac <__udivmoddi4+0x2b4>
 80003d2:	458e      	cmp	lr, r1
 80003d4:	d96a      	bls.n	80004ac <__udivmoddi4+0x2b4>
 80003d6:	3802      	subs	r0, #2
 80003d8:	4461      	add	r1, ip
 80003da:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003de:	fba0 9402 	umull	r9, r4, r0, r2
 80003e2:	eba1 010e 	sub.w	r1, r1, lr
 80003e6:	42a1      	cmp	r1, r4
 80003e8:	46c8      	mov	r8, r9
 80003ea:	46a6      	mov	lr, r4
 80003ec:	d356      	bcc.n	800049c <__udivmoddi4+0x2a4>
 80003ee:	d053      	beq.n	8000498 <__udivmoddi4+0x2a0>
 80003f0:	b15d      	cbz	r5, 800040a <__udivmoddi4+0x212>
 80003f2:	ebb3 0208 	subs.w	r2, r3, r8
 80003f6:	eb61 010e 	sbc.w	r1, r1, lr
 80003fa:	fa01 f707 	lsl.w	r7, r1, r7
 80003fe:	fa22 f306 	lsr.w	r3, r2, r6
 8000402:	40f1      	lsrs	r1, r6
 8000404:	431f      	orrs	r7, r3
 8000406:	e9c5 7100 	strd	r7, r1, [r5]
 800040a:	2600      	movs	r6, #0
 800040c:	4631      	mov	r1, r6
 800040e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000412:	f1c2 0320 	rsb	r3, r2, #32
 8000416:	40d8      	lsrs	r0, r3
 8000418:	fa0c fc02 	lsl.w	ip, ip, r2
 800041c:	fa21 f303 	lsr.w	r3, r1, r3
 8000420:	4091      	lsls	r1, r2
 8000422:	4301      	orrs	r1, r0
 8000424:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000430:	fb07 3610 	mls	r6, r7, r0, r3
 8000434:	0c0b      	lsrs	r3, r1, #16
 8000436:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800043a:	fb00 f60e 	mul.w	r6, r0, lr
 800043e:	429e      	cmp	r6, r3
 8000440:	fa04 f402 	lsl.w	r4, r4, r2
 8000444:	d908      	bls.n	8000458 <__udivmoddi4+0x260>
 8000446:	eb1c 0303 	adds.w	r3, ip, r3
 800044a:	f100 38ff 	add.w	r8, r0, #4294967295
 800044e:	d22f      	bcs.n	80004b0 <__udivmoddi4+0x2b8>
 8000450:	429e      	cmp	r6, r3
 8000452:	d92d      	bls.n	80004b0 <__udivmoddi4+0x2b8>
 8000454:	3802      	subs	r0, #2
 8000456:	4463      	add	r3, ip
 8000458:	1b9b      	subs	r3, r3, r6
 800045a:	b289      	uxth	r1, r1
 800045c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000460:	fb07 3316 	mls	r3, r7, r6, r3
 8000464:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000468:	fb06 f30e 	mul.w	r3, r6, lr
 800046c:	428b      	cmp	r3, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x28a>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f106 38ff 	add.w	r8, r6, #4294967295
 8000478:	d216      	bcs.n	80004a8 <__udivmoddi4+0x2b0>
 800047a:	428b      	cmp	r3, r1
 800047c:	d914      	bls.n	80004a8 <__udivmoddi4+0x2b0>
 800047e:	3e02      	subs	r6, #2
 8000480:	4461      	add	r1, ip
 8000482:	1ac9      	subs	r1, r1, r3
 8000484:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000488:	e738      	b.n	80002fc <__udivmoddi4+0x104>
 800048a:	462e      	mov	r6, r5
 800048c:	4628      	mov	r0, r5
 800048e:	e705      	b.n	800029c <__udivmoddi4+0xa4>
 8000490:	4606      	mov	r6, r0
 8000492:	e6e3      	b.n	800025c <__udivmoddi4+0x64>
 8000494:	4618      	mov	r0, r3
 8000496:	e6f8      	b.n	800028a <__udivmoddi4+0x92>
 8000498:	454b      	cmp	r3, r9
 800049a:	d2a9      	bcs.n	80003f0 <__udivmoddi4+0x1f8>
 800049c:	ebb9 0802 	subs.w	r8, r9, r2
 80004a0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004a4:	3801      	subs	r0, #1
 80004a6:	e7a3      	b.n	80003f0 <__udivmoddi4+0x1f8>
 80004a8:	4646      	mov	r6, r8
 80004aa:	e7ea      	b.n	8000482 <__udivmoddi4+0x28a>
 80004ac:	4620      	mov	r0, r4
 80004ae:	e794      	b.n	80003da <__udivmoddi4+0x1e2>
 80004b0:	4640      	mov	r0, r8
 80004b2:	e7d1      	b.n	8000458 <__udivmoddi4+0x260>
 80004b4:	46d0      	mov	r8, sl
 80004b6:	e77b      	b.n	80003b0 <__udivmoddi4+0x1b8>
 80004b8:	3b02      	subs	r3, #2
 80004ba:	4461      	add	r1, ip
 80004bc:	e732      	b.n	8000324 <__udivmoddi4+0x12c>
 80004be:	4630      	mov	r0, r6
 80004c0:	e709      	b.n	80002d6 <__udivmoddi4+0xde>
 80004c2:	4464      	add	r4, ip
 80004c4:	3802      	subs	r0, #2
 80004c6:	e742      	b.n	800034e <__udivmoddi4+0x156>

080004c8 <__aeabi_idiv0>:
 80004c8:	4770      	bx	lr
 80004ca:	bf00      	nop

080004cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b090      	sub	sp, #64	; 0x40
 80004d0:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
HAL_StatusTypeDef ret1;
HAL_StatusTypeDef ret2;
HAL_StatusTypeDef ret3;
HAL_StatusTypeDef ret4;
uint8_t end = 0x64;
 80004d2:	2364      	movs	r3, #100	; 0x64
 80004d4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004d8:	f000 fce6 	bl	8000ea8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004dc:	f000 f87e 	bl	80005dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004e0:	f000 f9a8 	bl	8000834 <MX_GPIO_Init>
  MX_I2S3_Init();
 80004e4:	f000 f940 	bl	8000768 <MX_I2S3_Init>
  MX_SPI1_Init();
 80004e8:	f000 f96e 	bl	80007c8 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80004ec:	f007 fe9a 	bl	8008224 <MX_USB_HOST_Init>
  MX_I2C3_Init();
 80004f0:	f000 f90c 	bl	800070c <MX_I2C3_Init>
  MX_I2C1_Init();
 80004f4:	f000 f8dc 	bl	80006b0 <MX_I2C1_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 80004f8:	f007 feba 	bl	8008270 <MX_USB_HOST_Process>
		//HAL_I2C_Master_Transmit(hi2c, DevAddress, pData, Size, Timeout);
    //	HAL_Delay(10);
	//  ret1 = HAL_I2C_Master_Receive(&hi2c1, (0xC8 >> 1), use, 1, HAL_MAX_DELAY);

    // wake-up
    uint8_t data = 0;
 80004fc:	2300      	movs	r3, #0
 80004fe:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
    ret1 = HAL_I2C_Master_Receive(&hi2c1, 0xFE, &data, sizeof(data), 1000); // Ver onde fala do 0XFE
 8000502:	f107 0232 	add.w	r2, r7, #50	; 0x32
 8000506:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800050a:	9300      	str	r3, [sp, #0]
 800050c:	2301      	movs	r3, #1
 800050e:	21fe      	movs	r1, #254	; 0xfe
 8000510:	4830      	ldr	r0, [pc, #192]	; (80005d4 <main+0x108>)
 8000512:	f002 fe73 	bl	80031fc <HAL_I2C_Master_Receive>
 8000516:	4603      	mov	r3, r0
 8000518:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    HAL_Delay(10); // 2.5 ms para acordar; 45 ms para entrar em sleep
 800051c:	200a      	movs	r0, #10
 800051e:	f000 fd35 	bl	8000f8c <HAL_Delay>

    // first read: 0 byte read - should receive an ACK
    ret2 = HAL_I2C_Master_Receive(&hi2c1, 0xC8, &data, 1, 1000);
 8000522:	f107 0232 	add.w	r2, r7, #50	; 0x32
 8000526:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800052a:	9300      	str	r3, [sp, #0]
 800052c:	2301      	movs	r3, #1
 800052e:	21c8      	movs	r1, #200	; 0xc8
 8000530:	4828      	ldr	r0, [pc, #160]	; (80005d4 <main+0x108>)
 8000532:	f002 fe63 	bl	80031fc <HAL_I2C_Master_Receive>
 8000536:	4603      	mov	r3, r0
 8000538:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    // CRC https://www.scadacore.com/tools/programming-calculators/online-checksum-calculator/
    // Zone encoding table 8-5

    //CRC
   // uint8_t readCommand[10] = {0x03, 0x07, 0x02, 0x00, 0x00, 0x00, 0x1E, 0x2D}; // inverter os últimos 2 bytes de CRC?
    uint8_t readCommand[10] = {0x03, 0x07, 0x02, 0x80, 0x00, 0x00, 0x09, 0xAD};
 800053c:	4a26      	ldr	r2, [pc, #152]	; (80005d8 <main+0x10c>)
 800053e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000542:	ca07      	ldmia	r2, {r0, r1, r2}
 8000544:	c303      	stmia	r3!, {r0, r1}
 8000546:	701a      	strb	r2, [r3, #0]
 8000548:	2300      	movs	r3, #0
 800054a:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
   // HAL_Delay(5);
    ret4 = HAL_I2C_Master_Receive(&hi2c1, 0xC8, reply, 20, 1000);
    HAL_Delay(10);
*/
    uint8_t reply[4];
    HAL_Delay(5);
 800054e:	2005      	movs	r0, #5
 8000550:	f000 fd1c 	bl	8000f8c <HAL_Delay>
    ret3 = HAL_I2C_Master_Transmit(&hi2c1, 0xC8, &data, sizeof(data), 1000); // Tem que enviar 1 byte
 8000554:	f107 0232 	add.w	r2, r7, #50	; 0x32
 8000558:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800055c:	9300      	str	r3, [sp, #0]
 800055e:	2301      	movs	r3, #1
 8000560:	21c8      	movs	r1, #200	; 0xc8
 8000562:	481c      	ldr	r0, [pc, #112]	; (80005d4 <main+0x108>)
 8000564:	f002 fd4c 	bl	8003000 <HAL_I2C_Master_Transmit>
 8000568:	4603      	mov	r3, r0
 800056a:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    HAL_Delay(5);
 800056e:	2005      	movs	r0, #5
 8000570:	f000 fd0c 	bl	8000f8c <HAL_Delay>
    ret3 = HAL_I2C_Master_Receive(&hi2c1, 0xC8, reply, 4, 1000); // tem que receber 0x04 0x11 0x33 0x43
 8000574:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8000578:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800057c:	9300      	str	r3, [sp, #0]
 800057e:	2304      	movs	r3, #4
 8000580:	21c8      	movs	r1, #200	; 0xc8
 8000582:	4814      	ldr	r0, [pc, #80]	; (80005d4 <main+0x108>)
 8000584:	f002 fe3a 	bl	80031fc <HAL_I2C_Master_Receive>
 8000588:	4603      	mov	r3, r0
 800058a:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    HAL_Delay(5);
 800058e:	2005      	movs	r0, #5
 8000590:	f000 fcfc 	bl	8000f8c <HAL_Delay>
    uint8_t reply1[32];
    ret4 = HAL_I2C_Master_Transmit(&hi2c1, 0xC8, readCommand, 8, 1000); // enviar o comando de leitura
 8000594:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000598:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800059c:	9300      	str	r3, [sp, #0]
 800059e:	2308      	movs	r3, #8
 80005a0:	21c8      	movs	r1, #200	; 0xc8
 80005a2:	480c      	ldr	r0, [pc, #48]	; (80005d4 <main+0x108>)
 80005a4:	f002 fd2c 	bl	8003000 <HAL_I2C_Master_Transmit>
 80005a8:	4603      	mov	r3, r0
 80005aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    HAL_Delay(5);
 80005ae:	2005      	movs	r0, #5
 80005b0:	f000 fcec 	bl	8000f8c <HAL_Delay>
    ret4 = HAL_I2C_Master_Receive(&hi2c1, 0xC8, reply1, 35, 1000); // tem que receber (byte de tamanho, 35 em decimal) .. 0x01 0x23 ...
 80005b4:	1d3a      	adds	r2, r7, #4
 80005b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ba:	9300      	str	r3, [sp, #0]
 80005bc:	2323      	movs	r3, #35	; 0x23
 80005be:	21c8      	movs	r1, #200	; 0xc8
 80005c0:	4804      	ldr	r0, [pc, #16]	; (80005d4 <main+0x108>)
 80005c2:	f002 fe1b 	bl	80031fc <HAL_I2C_Master_Receive>
 80005c6:	4603      	mov	r3, r0
 80005c8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    HAL_Delay(5);
 80005cc:	2005      	movs	r0, #5
 80005ce:	f000 fcdd 	bl	8000f8c <HAL_Delay>
  {
 80005d2:	e791      	b.n	80004f8 <main+0x2c>
 80005d4:	200000ac 	.word	0x200000ac
 80005d8:	08008acc 	.word	0x08008acc

080005dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b094      	sub	sp, #80	; 0x50
 80005e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005e2:	f107 0320 	add.w	r3, r7, #32
 80005e6:	2230      	movs	r2, #48	; 0x30
 80005e8:	2100      	movs	r1, #0
 80005ea:	4618      	mov	r0, r3
 80005ec:	f008 f95c 	bl	80088a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005f0:	f107 030c 	add.w	r3, r7, #12
 80005f4:	2200      	movs	r2, #0
 80005f6:	601a      	str	r2, [r3, #0]
 80005f8:	605a      	str	r2, [r3, #4]
 80005fa:	609a      	str	r2, [r3, #8]
 80005fc:	60da      	str	r2, [r3, #12]
 80005fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000600:	2300      	movs	r3, #0
 8000602:	60bb      	str	r3, [r7, #8]
 8000604:	4b28      	ldr	r3, [pc, #160]	; (80006a8 <SystemClock_Config+0xcc>)
 8000606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000608:	4a27      	ldr	r2, [pc, #156]	; (80006a8 <SystemClock_Config+0xcc>)
 800060a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800060e:	6413      	str	r3, [r2, #64]	; 0x40
 8000610:	4b25      	ldr	r3, [pc, #148]	; (80006a8 <SystemClock_Config+0xcc>)
 8000612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000614:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000618:	60bb      	str	r3, [r7, #8]
 800061a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800061c:	2300      	movs	r3, #0
 800061e:	607b      	str	r3, [r7, #4]
 8000620:	4b22      	ldr	r3, [pc, #136]	; (80006ac <SystemClock_Config+0xd0>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	4a21      	ldr	r2, [pc, #132]	; (80006ac <SystemClock_Config+0xd0>)
 8000626:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800062a:	6013      	str	r3, [r2, #0]
 800062c:	4b1f      	ldr	r3, [pc, #124]	; (80006ac <SystemClock_Config+0xd0>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000634:	607b      	str	r3, [r7, #4]
 8000636:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000638:	2301      	movs	r3, #1
 800063a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800063c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000640:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000642:	2302      	movs	r3, #2
 8000644:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000646:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800064a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800064c:	2308      	movs	r3, #8
 800064e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000650:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000654:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000656:	2302      	movs	r3, #2
 8000658:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800065a:	2307      	movs	r3, #7
 800065c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800065e:	f107 0320 	add.w	r3, r7, #32
 8000662:	4618      	mov	r0, r3
 8000664:	f003 ffbe 	bl	80045e4 <HAL_RCC_OscConfig>
 8000668:	4603      	mov	r3, r0
 800066a:	2b00      	cmp	r3, #0
 800066c:	d001      	beq.n	8000672 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800066e:	f000 f9df 	bl	8000a30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000672:	230f      	movs	r3, #15
 8000674:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000676:	2302      	movs	r3, #2
 8000678:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800067a:	2300      	movs	r3, #0
 800067c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800067e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000682:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000684:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000688:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800068a:	f107 030c 	add.w	r3, r7, #12
 800068e:	2105      	movs	r1, #5
 8000690:	4618      	mov	r0, r3
 8000692:	f004 fa1f 	bl	8004ad4 <HAL_RCC_ClockConfig>
 8000696:	4603      	mov	r3, r0
 8000698:	2b00      	cmp	r3, #0
 800069a:	d001      	beq.n	80006a0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800069c:	f000 f9c8 	bl	8000a30 <Error_Handler>
  }
}
 80006a0:	bf00      	nop
 80006a2:	3750      	adds	r7, #80	; 0x50
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	40023800 	.word	0x40023800
 80006ac:	40007000 	.word	0x40007000

080006b0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006b4:	4b12      	ldr	r3, [pc, #72]	; (8000700 <MX_I2C1_Init+0x50>)
 80006b6:	4a13      	ldr	r2, [pc, #76]	; (8000704 <MX_I2C1_Init+0x54>)
 80006b8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80006ba:	4b11      	ldr	r3, [pc, #68]	; (8000700 <MX_I2C1_Init+0x50>)
 80006bc:	4a12      	ldr	r2, [pc, #72]	; (8000708 <MX_I2C1_Init+0x58>)
 80006be:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80006c0:	4b0f      	ldr	r3, [pc, #60]	; (8000700 <MX_I2C1_Init+0x50>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80006c6:	4b0e      	ldr	r3, [pc, #56]	; (8000700 <MX_I2C1_Init+0x50>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006cc:	4b0c      	ldr	r3, [pc, #48]	; (8000700 <MX_I2C1_Init+0x50>)
 80006ce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80006d2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006d4:	4b0a      	ldr	r3, [pc, #40]	; (8000700 <MX_I2C1_Init+0x50>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80006da:	4b09      	ldr	r3, [pc, #36]	; (8000700 <MX_I2C1_Init+0x50>)
 80006dc:	2200      	movs	r2, #0
 80006de:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006e0:	4b07      	ldr	r3, [pc, #28]	; (8000700 <MX_I2C1_Init+0x50>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006e6:	4b06      	ldr	r3, [pc, #24]	; (8000700 <MX_I2C1_Init+0x50>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006ec:	4804      	ldr	r0, [pc, #16]	; (8000700 <MX_I2C1_Init+0x50>)
 80006ee:	f002 fb43 	bl	8002d78 <HAL_I2C_Init>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d001      	beq.n	80006fc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80006f8:	f000 f99a 	bl	8000a30 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006fc:	bf00      	nop
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	200000ac 	.word	0x200000ac
 8000704:	40005400 	.word	0x40005400
 8000708:	000186a0 	.word	0x000186a0

0800070c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000710:	4b12      	ldr	r3, [pc, #72]	; (800075c <MX_I2C3_Init+0x50>)
 8000712:	4a13      	ldr	r2, [pc, #76]	; (8000760 <MX_I2C3_Init+0x54>)
 8000714:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8000716:	4b11      	ldr	r3, [pc, #68]	; (800075c <MX_I2C3_Init+0x50>)
 8000718:	4a12      	ldr	r2, [pc, #72]	; (8000764 <MX_I2C3_Init+0x58>)
 800071a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800071c:	4b0f      	ldr	r3, [pc, #60]	; (800075c <MX_I2C3_Init+0x50>)
 800071e:	2200      	movs	r2, #0
 8000720:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8000722:	4b0e      	ldr	r3, [pc, #56]	; (800075c <MX_I2C3_Init+0x50>)
 8000724:	2200      	movs	r2, #0
 8000726:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000728:	4b0c      	ldr	r3, [pc, #48]	; (800075c <MX_I2C3_Init+0x50>)
 800072a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800072e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000730:	4b0a      	ldr	r3, [pc, #40]	; (800075c <MX_I2C3_Init+0x50>)
 8000732:	2200      	movs	r2, #0
 8000734:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8000736:	4b09      	ldr	r3, [pc, #36]	; (800075c <MX_I2C3_Init+0x50>)
 8000738:	2200      	movs	r2, #0
 800073a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800073c:	4b07      	ldr	r3, [pc, #28]	; (800075c <MX_I2C3_Init+0x50>)
 800073e:	2200      	movs	r2, #0
 8000740:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000742:	4b06      	ldr	r3, [pc, #24]	; (800075c <MX_I2C3_Init+0x50>)
 8000744:	2200      	movs	r2, #0
 8000746:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000748:	4804      	ldr	r0, [pc, #16]	; (800075c <MX_I2C3_Init+0x50>)
 800074a:	f002 fb15 	bl	8002d78 <HAL_I2C_Init>
 800074e:	4603      	mov	r3, r0
 8000750:	2b00      	cmp	r3, #0
 8000752:	d001      	beq.n	8000758 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8000754:	f000 f96c 	bl	8000a30 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000758:	bf00      	nop
 800075a:	bd80      	pop	{r7, pc}
 800075c:	20000100 	.word	0x20000100
 8000760:	40005c00 	.word	0x40005c00
 8000764:	000186a0 	.word	0x000186a0

08000768 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 800076c:	4b13      	ldr	r3, [pc, #76]	; (80007bc <MX_I2S3_Init+0x54>)
 800076e:	4a14      	ldr	r2, [pc, #80]	; (80007c0 <MX_I2S3_Init+0x58>)
 8000770:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000772:	4b12      	ldr	r3, [pc, #72]	; (80007bc <MX_I2S3_Init+0x54>)
 8000774:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000778:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800077a:	4b10      	ldr	r3, [pc, #64]	; (80007bc <MX_I2S3_Init+0x54>)
 800077c:	2200      	movs	r2, #0
 800077e:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000780:	4b0e      	ldr	r3, [pc, #56]	; (80007bc <MX_I2S3_Init+0x54>)
 8000782:	2200      	movs	r2, #0
 8000784:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000786:	4b0d      	ldr	r3, [pc, #52]	; (80007bc <MX_I2S3_Init+0x54>)
 8000788:	f44f 7200 	mov.w	r2, #512	; 0x200
 800078c:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800078e:	4b0b      	ldr	r3, [pc, #44]	; (80007bc <MX_I2S3_Init+0x54>)
 8000790:	4a0c      	ldr	r2, [pc, #48]	; (80007c4 <MX_I2S3_Init+0x5c>)
 8000792:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000794:	4b09      	ldr	r3, [pc, #36]	; (80007bc <MX_I2S3_Init+0x54>)
 8000796:	2200      	movs	r2, #0
 8000798:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800079a:	4b08      	ldr	r3, [pc, #32]	; (80007bc <MX_I2S3_Init+0x54>)
 800079c:	2200      	movs	r2, #0
 800079e:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80007a0:	4b06      	ldr	r3, [pc, #24]	; (80007bc <MX_I2S3_Init+0x54>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80007a6:	4805      	ldr	r0, [pc, #20]	; (80007bc <MX_I2S3_Init+0x54>)
 80007a8:	f003 fa7c 	bl	8003ca4 <HAL_I2S_Init>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80007b2:	f000 f93d 	bl	8000a30 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80007b6:	bf00      	nop
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	20000154 	.word	0x20000154
 80007c0:	40003c00 	.word	0x40003c00
 80007c4:	00017700 	.word	0x00017700

080007c8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80007cc:	4b17      	ldr	r3, [pc, #92]	; (800082c <MX_SPI1_Init+0x64>)
 80007ce:	4a18      	ldr	r2, [pc, #96]	; (8000830 <MX_SPI1_Init+0x68>)
 80007d0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80007d2:	4b16      	ldr	r3, [pc, #88]	; (800082c <MX_SPI1_Init+0x64>)
 80007d4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80007d8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80007da:	4b14      	ldr	r3, [pc, #80]	; (800082c <MX_SPI1_Init+0x64>)
 80007dc:	2200      	movs	r2, #0
 80007de:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80007e0:	4b12      	ldr	r3, [pc, #72]	; (800082c <MX_SPI1_Init+0x64>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007e6:	4b11      	ldr	r3, [pc, #68]	; (800082c <MX_SPI1_Init+0x64>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007ec:	4b0f      	ldr	r3, [pc, #60]	; (800082c <MX_SPI1_Init+0x64>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80007f2:	4b0e      	ldr	r3, [pc, #56]	; (800082c <MX_SPI1_Init+0x64>)
 80007f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80007f8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80007fa:	4b0c      	ldr	r3, [pc, #48]	; (800082c <MX_SPI1_Init+0x64>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000800:	4b0a      	ldr	r3, [pc, #40]	; (800082c <MX_SPI1_Init+0x64>)
 8000802:	2200      	movs	r2, #0
 8000804:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000806:	4b09      	ldr	r3, [pc, #36]	; (800082c <MX_SPI1_Init+0x64>)
 8000808:	2200      	movs	r2, #0
 800080a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800080c:	4b07      	ldr	r3, [pc, #28]	; (800082c <MX_SPI1_Init+0x64>)
 800080e:	2200      	movs	r2, #0
 8000810:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000812:	4b06      	ldr	r3, [pc, #24]	; (800082c <MX_SPI1_Init+0x64>)
 8000814:	220a      	movs	r2, #10
 8000816:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000818:	4804      	ldr	r0, [pc, #16]	; (800082c <MX_SPI1_Init+0x64>)
 800081a:	f004 fca7 	bl	800516c <HAL_SPI_Init>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d001      	beq.n	8000828 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000824:	f000 f904 	bl	8000a30 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000828:	bf00      	nop
 800082a:	bd80      	pop	{r7, pc}
 800082c:	2000019c 	.word	0x2000019c
 8000830:	40013000 	.word	0x40013000

08000834 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b08c      	sub	sp, #48	; 0x30
 8000838:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800083a:	f107 031c 	add.w	r3, r7, #28
 800083e:	2200      	movs	r2, #0
 8000840:	601a      	str	r2, [r3, #0]
 8000842:	605a      	str	r2, [r3, #4]
 8000844:	609a      	str	r2, [r3, #8]
 8000846:	60da      	str	r2, [r3, #12]
 8000848:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800084a:	2300      	movs	r3, #0
 800084c:	61bb      	str	r3, [r7, #24]
 800084e:	4b72      	ldr	r3, [pc, #456]	; (8000a18 <MX_GPIO_Init+0x1e4>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000852:	4a71      	ldr	r2, [pc, #452]	; (8000a18 <MX_GPIO_Init+0x1e4>)
 8000854:	f043 0310 	orr.w	r3, r3, #16
 8000858:	6313      	str	r3, [r2, #48]	; 0x30
 800085a:	4b6f      	ldr	r3, [pc, #444]	; (8000a18 <MX_GPIO_Init+0x1e4>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085e:	f003 0310 	and.w	r3, r3, #16
 8000862:	61bb      	str	r3, [r7, #24]
 8000864:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000866:	2300      	movs	r3, #0
 8000868:	617b      	str	r3, [r7, #20]
 800086a:	4b6b      	ldr	r3, [pc, #428]	; (8000a18 <MX_GPIO_Init+0x1e4>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086e:	4a6a      	ldr	r2, [pc, #424]	; (8000a18 <MX_GPIO_Init+0x1e4>)
 8000870:	f043 0304 	orr.w	r3, r3, #4
 8000874:	6313      	str	r3, [r2, #48]	; 0x30
 8000876:	4b68      	ldr	r3, [pc, #416]	; (8000a18 <MX_GPIO_Init+0x1e4>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087a:	f003 0304 	and.w	r3, r3, #4
 800087e:	617b      	str	r3, [r7, #20]
 8000880:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000882:	2300      	movs	r3, #0
 8000884:	613b      	str	r3, [r7, #16]
 8000886:	4b64      	ldr	r3, [pc, #400]	; (8000a18 <MX_GPIO_Init+0x1e4>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088a:	4a63      	ldr	r2, [pc, #396]	; (8000a18 <MX_GPIO_Init+0x1e4>)
 800088c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000890:	6313      	str	r3, [r2, #48]	; 0x30
 8000892:	4b61      	ldr	r3, [pc, #388]	; (8000a18 <MX_GPIO_Init+0x1e4>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000896:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800089a:	613b      	str	r3, [r7, #16]
 800089c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800089e:	2300      	movs	r3, #0
 80008a0:	60fb      	str	r3, [r7, #12]
 80008a2:	4b5d      	ldr	r3, [pc, #372]	; (8000a18 <MX_GPIO_Init+0x1e4>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a6:	4a5c      	ldr	r2, [pc, #368]	; (8000a18 <MX_GPIO_Init+0x1e4>)
 80008a8:	f043 0301 	orr.w	r3, r3, #1
 80008ac:	6313      	str	r3, [r2, #48]	; 0x30
 80008ae:	4b5a      	ldr	r3, [pc, #360]	; (8000a18 <MX_GPIO_Init+0x1e4>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b2:	f003 0301 	and.w	r3, r3, #1
 80008b6:	60fb      	str	r3, [r7, #12]
 80008b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ba:	2300      	movs	r3, #0
 80008bc:	60bb      	str	r3, [r7, #8]
 80008be:	4b56      	ldr	r3, [pc, #344]	; (8000a18 <MX_GPIO_Init+0x1e4>)
 80008c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c2:	4a55      	ldr	r2, [pc, #340]	; (8000a18 <MX_GPIO_Init+0x1e4>)
 80008c4:	f043 0302 	orr.w	r3, r3, #2
 80008c8:	6313      	str	r3, [r2, #48]	; 0x30
 80008ca:	4b53      	ldr	r3, [pc, #332]	; (8000a18 <MX_GPIO_Init+0x1e4>)
 80008cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ce:	f003 0302 	and.w	r3, r3, #2
 80008d2:	60bb      	str	r3, [r7, #8]
 80008d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008d6:	2300      	movs	r3, #0
 80008d8:	607b      	str	r3, [r7, #4]
 80008da:	4b4f      	ldr	r3, [pc, #316]	; (8000a18 <MX_GPIO_Init+0x1e4>)
 80008dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008de:	4a4e      	ldr	r2, [pc, #312]	; (8000a18 <MX_GPIO_Init+0x1e4>)
 80008e0:	f043 0308 	orr.w	r3, r3, #8
 80008e4:	6313      	str	r3, [r2, #48]	; 0x30
 80008e6:	4b4c      	ldr	r3, [pc, #304]	; (8000a18 <MX_GPIO_Init+0x1e4>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ea:	f003 0308 	and.w	r3, r3, #8
 80008ee:	607b      	str	r3, [r7, #4]
 80008f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80008f2:	2200      	movs	r2, #0
 80008f4:	2108      	movs	r1, #8
 80008f6:	4849      	ldr	r0, [pc, #292]	; (8000a1c <MX_GPIO_Init+0x1e8>)
 80008f8:	f000 fe1a 	bl	8001530 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80008fc:	2201      	movs	r2, #1
 80008fe:	2101      	movs	r1, #1
 8000900:	4847      	ldr	r0, [pc, #284]	; (8000a20 <MX_GPIO_Init+0x1ec>)
 8000902:	f000 fe15 	bl	8001530 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11|LD4_Pin|LD3_Pin|LD5_Pin
 8000906:	2200      	movs	r2, #0
 8000908:	f64f 0110 	movw	r1, #63504	; 0xf810
 800090c:	4845      	ldr	r0, [pc, #276]	; (8000a24 <MX_GPIO_Init+0x1f0>)
 800090e:	f000 fe0f 	bl	8001530 <HAL_GPIO_WritePin>
                          |LD6_Pin|Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000912:	2308      	movs	r3, #8
 8000914:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000916:	2301      	movs	r3, #1
 8000918:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091a:	2300      	movs	r3, #0
 800091c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800091e:	2300      	movs	r3, #0
 8000920:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000922:	f107 031c 	add.w	r3, r7, #28
 8000926:	4619      	mov	r1, r3
 8000928:	483c      	ldr	r0, [pc, #240]	; (8000a1c <MX_GPIO_Init+0x1e8>)
 800092a:	f000 fc65 	bl	80011f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800092e:	2301      	movs	r3, #1
 8000930:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000932:	2301      	movs	r3, #1
 8000934:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000936:	2300      	movs	r3, #0
 8000938:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800093a:	2300      	movs	r3, #0
 800093c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800093e:	f107 031c 	add.w	r3, r7, #28
 8000942:	4619      	mov	r1, r3
 8000944:	4836      	ldr	r0, [pc, #216]	; (8000a20 <MX_GPIO_Init+0x1ec>)
 8000946:	f000 fc57 	bl	80011f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800094a:	2308      	movs	r3, #8
 800094c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800094e:	2302      	movs	r3, #2
 8000950:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000952:	2300      	movs	r3, #0
 8000954:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000956:	2300      	movs	r3, #0
 8000958:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800095a:	2305      	movs	r3, #5
 800095c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800095e:	f107 031c 	add.w	r3, r7, #28
 8000962:	4619      	mov	r1, r3
 8000964:	482e      	ldr	r0, [pc, #184]	; (8000a20 <MX_GPIO_Init+0x1ec>)
 8000966:	f000 fc47 	bl	80011f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800096a:	2301      	movs	r3, #1
 800096c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800096e:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000972:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000974:	2300      	movs	r3, #0
 8000976:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000978:	f107 031c 	add.w	r3, r7, #28
 800097c:	4619      	mov	r1, r3
 800097e:	482a      	ldr	r0, [pc, #168]	; (8000a28 <MX_GPIO_Init+0x1f4>)
 8000980:	f000 fc3a 	bl	80011f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000984:	2304      	movs	r3, #4
 8000986:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000988:	2300      	movs	r3, #0
 800098a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098c:	2300      	movs	r3, #0
 800098e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000990:	f107 031c 	add.w	r3, r7, #28
 8000994:	4619      	mov	r1, r3
 8000996:	4825      	ldr	r0, [pc, #148]	; (8000a2c <MX_GPIO_Init+0x1f8>)
 8000998:	f000 fc2e 	bl	80011f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800099c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80009a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009a2:	2302      	movs	r3, #2
 80009a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a6:	2300      	movs	r3, #0
 80009a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009aa:	2300      	movs	r3, #0
 80009ac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80009ae:	2305      	movs	r3, #5
 80009b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80009b2:	f107 031c 	add.w	r3, r7, #28
 80009b6:	4619      	mov	r1, r3
 80009b8:	481c      	ldr	r0, [pc, #112]	; (8000a2c <MX_GPIO_Init+0x1f8>)
 80009ba:	f000 fc1d 	bl	80011f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD11 LD4_Pin LD3_Pin LD5_Pin
                           LD6_Pin Audio_RST_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_11|LD4_Pin|LD3_Pin|LD5_Pin
 80009be:	f64f 0310 	movw	r3, #63504	; 0xf810
 80009c2:	61fb      	str	r3, [r7, #28]
                          |LD6_Pin|Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009c4:	2301      	movs	r3, #1
 80009c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c8:	2300      	movs	r3, #0
 80009ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009cc:	2300      	movs	r3, #0
 80009ce:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009d0:	f107 031c 	add.w	r3, r7, #28
 80009d4:	4619      	mov	r1, r3
 80009d6:	4813      	ldr	r0, [pc, #76]	; (8000a24 <MX_GPIO_Init+0x1f0>)
 80009d8:	f000 fc0e 	bl	80011f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80009dc:	2320      	movs	r3, #32
 80009de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009e0:	2300      	movs	r3, #0
 80009e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e4:	2300      	movs	r3, #0
 80009e6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80009e8:	f107 031c 	add.w	r3, r7, #28
 80009ec:	4619      	mov	r1, r3
 80009ee:	480d      	ldr	r0, [pc, #52]	; (8000a24 <MX_GPIO_Init+0x1f0>)
 80009f0:	f000 fc02 	bl	80011f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80009f4:	2302      	movs	r3, #2
 80009f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009f8:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80009fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fe:	2300      	movs	r3, #0
 8000a00:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000a02:	f107 031c 	add.w	r3, r7, #28
 8000a06:	4619      	mov	r1, r3
 8000a08:	4804      	ldr	r0, [pc, #16]	; (8000a1c <MX_GPIO_Init+0x1e8>)
 8000a0a:	f000 fbf5 	bl	80011f8 <HAL_GPIO_Init>

}
 8000a0e:	bf00      	nop
 8000a10:	3730      	adds	r7, #48	; 0x30
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	40023800 	.word	0x40023800
 8000a1c:	40021000 	.word	0x40021000
 8000a20:	40020800 	.word	0x40020800
 8000a24:	40020c00 	.word	0x40020c00
 8000a28:	40020000 	.word	0x40020000
 8000a2c:	40020400 	.word	0x40020400

08000a30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a34:	b672      	cpsid	i
}
 8000a36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a38:	e7fe      	b.n	8000a38 <Error_Handler+0x8>
	...

08000a3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b082      	sub	sp, #8
 8000a40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a42:	2300      	movs	r3, #0
 8000a44:	607b      	str	r3, [r7, #4]
 8000a46:	4b10      	ldr	r3, [pc, #64]	; (8000a88 <HAL_MspInit+0x4c>)
 8000a48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a4a:	4a0f      	ldr	r2, [pc, #60]	; (8000a88 <HAL_MspInit+0x4c>)
 8000a4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a50:	6453      	str	r3, [r2, #68]	; 0x44
 8000a52:	4b0d      	ldr	r3, [pc, #52]	; (8000a88 <HAL_MspInit+0x4c>)
 8000a54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a5a:	607b      	str	r3, [r7, #4]
 8000a5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a5e:	2300      	movs	r3, #0
 8000a60:	603b      	str	r3, [r7, #0]
 8000a62:	4b09      	ldr	r3, [pc, #36]	; (8000a88 <HAL_MspInit+0x4c>)
 8000a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a66:	4a08      	ldr	r2, [pc, #32]	; (8000a88 <HAL_MspInit+0x4c>)
 8000a68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a6c:	6413      	str	r3, [r2, #64]	; 0x40
 8000a6e:	4b06      	ldr	r3, [pc, #24]	; (8000a88 <HAL_MspInit+0x4c>)
 8000a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a76:	603b      	str	r3, [r7, #0]
 8000a78:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000a7a:	2007      	movs	r0, #7
 8000a7c:	f000 fb7a 	bl	8001174 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a80:	bf00      	nop
 8000a82:	3708      	adds	r7, #8
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	40023800 	.word	0x40023800

08000a8c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b08c      	sub	sp, #48	; 0x30
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a94:	f107 031c 	add.w	r3, r7, #28
 8000a98:	2200      	movs	r2, #0
 8000a9a:	601a      	str	r2, [r3, #0]
 8000a9c:	605a      	str	r2, [r3, #4]
 8000a9e:	609a      	str	r2, [r3, #8]
 8000aa0:	60da      	str	r2, [r3, #12]
 8000aa2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	4a42      	ldr	r2, [pc, #264]	; (8000bb4 <HAL_I2C_MspInit+0x128>)
 8000aaa:	4293      	cmp	r3, r2
 8000aac:	d12d      	bne.n	8000b0a <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aae:	2300      	movs	r3, #0
 8000ab0:	61bb      	str	r3, [r7, #24]
 8000ab2:	4b41      	ldr	r3, [pc, #260]	; (8000bb8 <HAL_I2C_MspInit+0x12c>)
 8000ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ab6:	4a40      	ldr	r2, [pc, #256]	; (8000bb8 <HAL_I2C_MspInit+0x12c>)
 8000ab8:	f043 0302 	orr.w	r3, r3, #2
 8000abc:	6313      	str	r3, [r2, #48]	; 0x30
 8000abe:	4b3e      	ldr	r3, [pc, #248]	; (8000bb8 <HAL_I2C_MspInit+0x12c>)
 8000ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac2:	f003 0302 	and.w	r3, r3, #2
 8000ac6:	61bb      	str	r3, [r7, #24]
 8000ac8:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000aca:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000ace:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ad0:	2312      	movs	r3, #18
 8000ad2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ad8:	2303      	movs	r3, #3
 8000ada:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000adc:	2304      	movs	r3, #4
 8000ade:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ae0:	f107 031c 	add.w	r3, r7, #28
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	4835      	ldr	r0, [pc, #212]	; (8000bbc <HAL_I2C_MspInit+0x130>)
 8000ae8:	f000 fb86 	bl	80011f8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000aec:	2300      	movs	r3, #0
 8000aee:	617b      	str	r3, [r7, #20]
 8000af0:	4b31      	ldr	r3, [pc, #196]	; (8000bb8 <HAL_I2C_MspInit+0x12c>)
 8000af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000af4:	4a30      	ldr	r2, [pc, #192]	; (8000bb8 <HAL_I2C_MspInit+0x12c>)
 8000af6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000afa:	6413      	str	r3, [r2, #64]	; 0x40
 8000afc:	4b2e      	ldr	r3, [pc, #184]	; (8000bb8 <HAL_I2C_MspInit+0x12c>)
 8000afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b00:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b04:	617b      	str	r3, [r7, #20]
 8000b06:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8000b08:	e050      	b.n	8000bac <HAL_I2C_MspInit+0x120>
  else if(hi2c->Instance==I2C3)
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	4a2c      	ldr	r2, [pc, #176]	; (8000bc0 <HAL_I2C_MspInit+0x134>)
 8000b10:	4293      	cmp	r3, r2
 8000b12:	d14b      	bne.n	8000bac <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b14:	2300      	movs	r3, #0
 8000b16:	613b      	str	r3, [r7, #16]
 8000b18:	4b27      	ldr	r3, [pc, #156]	; (8000bb8 <HAL_I2C_MspInit+0x12c>)
 8000b1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b1c:	4a26      	ldr	r2, [pc, #152]	; (8000bb8 <HAL_I2C_MspInit+0x12c>)
 8000b1e:	f043 0304 	orr.w	r3, r3, #4
 8000b22:	6313      	str	r3, [r2, #48]	; 0x30
 8000b24:	4b24      	ldr	r3, [pc, #144]	; (8000bb8 <HAL_I2C_MspInit+0x12c>)
 8000b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b28:	f003 0304 	and.w	r3, r3, #4
 8000b2c:	613b      	str	r3, [r7, #16]
 8000b2e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b30:	2300      	movs	r3, #0
 8000b32:	60fb      	str	r3, [r7, #12]
 8000b34:	4b20      	ldr	r3, [pc, #128]	; (8000bb8 <HAL_I2C_MspInit+0x12c>)
 8000b36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b38:	4a1f      	ldr	r2, [pc, #124]	; (8000bb8 <HAL_I2C_MspInit+0x12c>)
 8000b3a:	f043 0301 	orr.w	r3, r3, #1
 8000b3e:	6313      	str	r3, [r2, #48]	; 0x30
 8000b40:	4b1d      	ldr	r3, [pc, #116]	; (8000bb8 <HAL_I2C_MspInit+0x12c>)
 8000b42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b44:	f003 0301 	and.w	r3, r3, #1
 8000b48:	60fb      	str	r3, [r7, #12]
 8000b4a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000b4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b52:	2312      	movs	r3, #18
 8000b54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b56:	2300      	movs	r3, #0
 8000b58:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b5a:	2303      	movs	r3, #3
 8000b5c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000b5e:	2304      	movs	r3, #4
 8000b60:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b62:	f107 031c 	add.w	r3, r7, #28
 8000b66:	4619      	mov	r1, r3
 8000b68:	4816      	ldr	r0, [pc, #88]	; (8000bc4 <HAL_I2C_MspInit+0x138>)
 8000b6a:	f000 fb45 	bl	80011f8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000b6e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b74:	2312      	movs	r3, #18
 8000b76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b7c:	2303      	movs	r3, #3
 8000b7e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000b80:	2304      	movs	r3, #4
 8000b82:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b84:	f107 031c 	add.w	r3, r7, #28
 8000b88:	4619      	mov	r1, r3
 8000b8a:	480f      	ldr	r0, [pc, #60]	; (8000bc8 <HAL_I2C_MspInit+0x13c>)
 8000b8c:	f000 fb34 	bl	80011f8 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8000b90:	2300      	movs	r3, #0
 8000b92:	60bb      	str	r3, [r7, #8]
 8000b94:	4b08      	ldr	r3, [pc, #32]	; (8000bb8 <HAL_I2C_MspInit+0x12c>)
 8000b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b98:	4a07      	ldr	r2, [pc, #28]	; (8000bb8 <HAL_I2C_MspInit+0x12c>)
 8000b9a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000b9e:	6413      	str	r3, [r2, #64]	; 0x40
 8000ba0:	4b05      	ldr	r3, [pc, #20]	; (8000bb8 <HAL_I2C_MspInit+0x12c>)
 8000ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ba4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000ba8:	60bb      	str	r3, [r7, #8]
 8000baa:	68bb      	ldr	r3, [r7, #8]
}
 8000bac:	bf00      	nop
 8000bae:	3730      	adds	r7, #48	; 0x30
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd80      	pop	{r7, pc}
 8000bb4:	40005400 	.word	0x40005400
 8000bb8:	40023800 	.word	0x40023800
 8000bbc:	40020400 	.word	0x40020400
 8000bc0:	40005c00 	.word	0x40005c00
 8000bc4:	40020800 	.word	0x40020800
 8000bc8:	40020000 	.word	0x40020000

08000bcc <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b08e      	sub	sp, #56	; 0x38
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bd8:	2200      	movs	r2, #0
 8000bda:	601a      	str	r2, [r3, #0]
 8000bdc:	605a      	str	r2, [r3, #4]
 8000bde:	609a      	str	r2, [r3, #8]
 8000be0:	60da      	str	r2, [r3, #12]
 8000be2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000be4:	f107 0314 	add.w	r3, r7, #20
 8000be8:	2200      	movs	r2, #0
 8000bea:	601a      	str	r2, [r3, #0]
 8000bec:	605a      	str	r2, [r3, #4]
 8000bee:	609a      	str	r2, [r3, #8]
 8000bf0:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	4a31      	ldr	r2, [pc, #196]	; (8000cbc <HAL_I2S_MspInit+0xf0>)
 8000bf8:	4293      	cmp	r3, r2
 8000bfa:	d15a      	bne.n	8000cb2 <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000c00:	23c0      	movs	r3, #192	; 0xc0
 8000c02:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000c04:	2302      	movs	r3, #2
 8000c06:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c08:	f107 0314 	add.w	r3, r7, #20
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f004 f96d 	bl	8004eec <HAL_RCCEx_PeriphCLKConfig>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d001      	beq.n	8000c1c <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000c18:	f7ff ff0a 	bl	8000a30 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	613b      	str	r3, [r7, #16]
 8000c20:	4b27      	ldr	r3, [pc, #156]	; (8000cc0 <HAL_I2S_MspInit+0xf4>)
 8000c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c24:	4a26      	ldr	r2, [pc, #152]	; (8000cc0 <HAL_I2S_MspInit+0xf4>)
 8000c26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000c2a:	6413      	str	r3, [r2, #64]	; 0x40
 8000c2c:	4b24      	ldr	r3, [pc, #144]	; (8000cc0 <HAL_I2S_MspInit+0xf4>)
 8000c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c30:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000c34:	613b      	str	r3, [r7, #16]
 8000c36:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c38:	2300      	movs	r3, #0
 8000c3a:	60fb      	str	r3, [r7, #12]
 8000c3c:	4b20      	ldr	r3, [pc, #128]	; (8000cc0 <HAL_I2S_MspInit+0xf4>)
 8000c3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c40:	4a1f      	ldr	r2, [pc, #124]	; (8000cc0 <HAL_I2S_MspInit+0xf4>)
 8000c42:	f043 0301 	orr.w	r3, r3, #1
 8000c46:	6313      	str	r3, [r2, #48]	; 0x30
 8000c48:	4b1d      	ldr	r3, [pc, #116]	; (8000cc0 <HAL_I2S_MspInit+0xf4>)
 8000c4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4c:	f003 0301 	and.w	r3, r3, #1
 8000c50:	60fb      	str	r3, [r7, #12]
 8000c52:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c54:	2300      	movs	r3, #0
 8000c56:	60bb      	str	r3, [r7, #8]
 8000c58:	4b19      	ldr	r3, [pc, #100]	; (8000cc0 <HAL_I2S_MspInit+0xf4>)
 8000c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5c:	4a18      	ldr	r2, [pc, #96]	; (8000cc0 <HAL_I2S_MspInit+0xf4>)
 8000c5e:	f043 0304 	orr.w	r3, r3, #4
 8000c62:	6313      	str	r3, [r2, #48]	; 0x30
 8000c64:	4b16      	ldr	r3, [pc, #88]	; (8000cc0 <HAL_I2S_MspInit+0xf4>)
 8000c66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c68:	f003 0304 	and.w	r3, r3, #4
 8000c6c:	60bb      	str	r3, [r7, #8]
 8000c6e:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000c70:	2310      	movs	r3, #16
 8000c72:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c74:	2302      	movs	r3, #2
 8000c76:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000c80:	2306      	movs	r3, #6
 8000c82:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000c84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c88:	4619      	mov	r1, r3
 8000c8a:	480e      	ldr	r0, [pc, #56]	; (8000cc4 <HAL_I2S_MspInit+0xf8>)
 8000c8c:	f000 fab4 	bl	80011f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000c90:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000c94:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c96:	2302      	movs	r3, #2
 8000c98:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000ca2:	2306      	movs	r3, #6
 8000ca4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ca6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000caa:	4619      	mov	r1, r3
 8000cac:	4806      	ldr	r0, [pc, #24]	; (8000cc8 <HAL_I2S_MspInit+0xfc>)
 8000cae:	f000 faa3 	bl	80011f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000cb2:	bf00      	nop
 8000cb4:	3738      	adds	r7, #56	; 0x38
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	40003c00 	.word	0x40003c00
 8000cc0:	40023800 	.word	0x40023800
 8000cc4:	40020000 	.word	0x40020000
 8000cc8:	40020800 	.word	0x40020800

08000ccc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b08a      	sub	sp, #40	; 0x28
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd4:	f107 0314 	add.w	r3, r7, #20
 8000cd8:	2200      	movs	r2, #0
 8000cda:	601a      	str	r2, [r3, #0]
 8000cdc:	605a      	str	r2, [r3, #4]
 8000cde:	609a      	str	r2, [r3, #8]
 8000ce0:	60da      	str	r2, [r3, #12]
 8000ce2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4a19      	ldr	r2, [pc, #100]	; (8000d50 <HAL_SPI_MspInit+0x84>)
 8000cea:	4293      	cmp	r3, r2
 8000cec:	d12b      	bne.n	8000d46 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000cee:	2300      	movs	r3, #0
 8000cf0:	613b      	str	r3, [r7, #16]
 8000cf2:	4b18      	ldr	r3, [pc, #96]	; (8000d54 <HAL_SPI_MspInit+0x88>)
 8000cf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cf6:	4a17      	ldr	r2, [pc, #92]	; (8000d54 <HAL_SPI_MspInit+0x88>)
 8000cf8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000cfc:	6453      	str	r3, [r2, #68]	; 0x44
 8000cfe:	4b15      	ldr	r3, [pc, #84]	; (8000d54 <HAL_SPI_MspInit+0x88>)
 8000d00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d02:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000d06:	613b      	str	r3, [r7, #16]
 8000d08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	60fb      	str	r3, [r7, #12]
 8000d0e:	4b11      	ldr	r3, [pc, #68]	; (8000d54 <HAL_SPI_MspInit+0x88>)
 8000d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d12:	4a10      	ldr	r2, [pc, #64]	; (8000d54 <HAL_SPI_MspInit+0x88>)
 8000d14:	f043 0301 	orr.w	r3, r3, #1
 8000d18:	6313      	str	r3, [r2, #48]	; 0x30
 8000d1a:	4b0e      	ldr	r3, [pc, #56]	; (8000d54 <HAL_SPI_MspInit+0x88>)
 8000d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d1e:	f003 0301 	and.w	r3, r3, #1
 8000d22:	60fb      	str	r3, [r7, #12]
 8000d24:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000d26:	23e0      	movs	r3, #224	; 0xe0
 8000d28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d2a:	2302      	movs	r3, #2
 8000d2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d32:	2300      	movs	r3, #0
 8000d34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000d36:	2305      	movs	r3, #5
 8000d38:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d3a:	f107 0314 	add.w	r3, r7, #20
 8000d3e:	4619      	mov	r1, r3
 8000d40:	4805      	ldr	r0, [pc, #20]	; (8000d58 <HAL_SPI_MspInit+0x8c>)
 8000d42:	f000 fa59 	bl	80011f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000d46:	bf00      	nop
 8000d48:	3728      	adds	r7, #40	; 0x28
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	40013000 	.word	0x40013000
 8000d54:	40023800 	.word	0x40023800
 8000d58:	40020000 	.word	0x40020000

08000d5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d60:	e7fe      	b.n	8000d60 <NMI_Handler+0x4>

08000d62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d62:	b480      	push	{r7}
 8000d64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d66:	e7fe      	b.n	8000d66 <HardFault_Handler+0x4>

08000d68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d6c:	e7fe      	b.n	8000d6c <MemManage_Handler+0x4>

08000d6e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d6e:	b480      	push	{r7}
 8000d70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d72:	e7fe      	b.n	8000d72 <BusFault_Handler+0x4>

08000d74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d78:	e7fe      	b.n	8000d78 <UsageFault_Handler+0x4>

08000d7a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d7a:	b480      	push	{r7}
 8000d7c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d7e:	bf00      	nop
 8000d80:	46bd      	mov	sp, r7
 8000d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d86:	4770      	bx	lr

08000d88 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d8c:	bf00      	nop
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr

08000d96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d96:	b480      	push	{r7}
 8000d98:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d9a:	bf00      	nop
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da2:	4770      	bx	lr

08000da4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000da8:	f000 f8d0 	bl	8000f4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dac:	bf00      	nop
 8000dae:	bd80      	pop	{r7, pc}

08000db0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000db4:	4802      	ldr	r0, [pc, #8]	; (8000dc0 <OTG_FS_IRQHandler+0x10>)
 8000db6:	f000 fe3f 	bl	8001a38 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000dba:	bf00      	nop
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	200005d8 	.word	0x200005d8

08000dc4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b086      	sub	sp, #24
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000dcc:	4a14      	ldr	r2, [pc, #80]	; (8000e20 <_sbrk+0x5c>)
 8000dce:	4b15      	ldr	r3, [pc, #84]	; (8000e24 <_sbrk+0x60>)
 8000dd0:	1ad3      	subs	r3, r2, r3
 8000dd2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000dd8:	4b13      	ldr	r3, [pc, #76]	; (8000e28 <_sbrk+0x64>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d102      	bne.n	8000de6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000de0:	4b11      	ldr	r3, [pc, #68]	; (8000e28 <_sbrk+0x64>)
 8000de2:	4a12      	ldr	r2, [pc, #72]	; (8000e2c <_sbrk+0x68>)
 8000de4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000de6:	4b10      	ldr	r3, [pc, #64]	; (8000e28 <_sbrk+0x64>)
 8000de8:	681a      	ldr	r2, [r3, #0]
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	4413      	add	r3, r2
 8000dee:	693a      	ldr	r2, [r7, #16]
 8000df0:	429a      	cmp	r2, r3
 8000df2:	d207      	bcs.n	8000e04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000df4:	f007 fd1e 	bl	8008834 <__errno>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	220c      	movs	r2, #12
 8000dfc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000dfe:	f04f 33ff 	mov.w	r3, #4294967295
 8000e02:	e009      	b.n	8000e18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e04:	4b08      	ldr	r3, [pc, #32]	; (8000e28 <_sbrk+0x64>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e0a:	4b07      	ldr	r3, [pc, #28]	; (8000e28 <_sbrk+0x64>)
 8000e0c:	681a      	ldr	r2, [r3, #0]
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	4413      	add	r3, r2
 8000e12:	4a05      	ldr	r2, [pc, #20]	; (8000e28 <_sbrk+0x64>)
 8000e14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e16:	68fb      	ldr	r3, [r7, #12]
}
 8000e18:	4618      	mov	r0, r3
 8000e1a:	3718      	adds	r7, #24
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	20020000 	.word	0x20020000
 8000e24:	00000400 	.word	0x00000400
 8000e28:	200001f4 	.word	0x200001f4
 8000e2c:	200008f0 	.word	0x200008f0

08000e30 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e34:	4b06      	ldr	r3, [pc, #24]	; (8000e50 <SystemInit+0x20>)
 8000e36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e3a:	4a05      	ldr	r2, [pc, #20]	; (8000e50 <SystemInit+0x20>)
 8000e3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e40:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e44:	bf00      	nop
 8000e46:	46bd      	mov	sp, r7
 8000e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop
 8000e50:	e000ed00 	.word	0xe000ed00

08000e54 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000e54:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e8c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e58:	480d      	ldr	r0, [pc, #52]	; (8000e90 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000e5a:	490e      	ldr	r1, [pc, #56]	; (8000e94 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000e5c:	4a0e      	ldr	r2, [pc, #56]	; (8000e98 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000e5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e60:	e002      	b.n	8000e68 <LoopCopyDataInit>

08000e62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e66:	3304      	adds	r3, #4

08000e68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e6c:	d3f9      	bcc.n	8000e62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e6e:	4a0b      	ldr	r2, [pc, #44]	; (8000e9c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000e70:	4c0b      	ldr	r4, [pc, #44]	; (8000ea0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000e72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e74:	e001      	b.n	8000e7a <LoopFillZerobss>

08000e76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e78:	3204      	adds	r2, #4

08000e7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e7c:	d3fb      	bcc.n	8000e76 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000e7e:	f7ff ffd7 	bl	8000e30 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e82:	f007 fcdd 	bl	8008840 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e86:	f7ff fb21 	bl	80004cc <main>
  bx  lr    
 8000e8a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000e8c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e94:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8000e98:	08008b04 	.word	0x08008b04
  ldr r2, =_sbss
 8000e9c:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8000ea0:	200008ec 	.word	0x200008ec

08000ea4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ea4:	e7fe      	b.n	8000ea4 <ADC_IRQHandler>
	...

08000ea8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000eac:	4b0e      	ldr	r3, [pc, #56]	; (8000ee8 <HAL_Init+0x40>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	4a0d      	ldr	r2, [pc, #52]	; (8000ee8 <HAL_Init+0x40>)
 8000eb2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000eb6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000eb8:	4b0b      	ldr	r3, [pc, #44]	; (8000ee8 <HAL_Init+0x40>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	4a0a      	ldr	r2, [pc, #40]	; (8000ee8 <HAL_Init+0x40>)
 8000ebe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ec2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ec4:	4b08      	ldr	r3, [pc, #32]	; (8000ee8 <HAL_Init+0x40>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	4a07      	ldr	r2, [pc, #28]	; (8000ee8 <HAL_Init+0x40>)
 8000eca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ece:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ed0:	2003      	movs	r0, #3
 8000ed2:	f000 f94f 	bl	8001174 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ed6:	2000      	movs	r0, #0
 8000ed8:	f000 f808 	bl	8000eec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000edc:	f7ff fdae 	bl	8000a3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ee0:	2300      	movs	r3, #0
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	40023c00 	.word	0x40023c00

08000eec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b082      	sub	sp, #8
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ef4:	4b12      	ldr	r3, [pc, #72]	; (8000f40 <HAL_InitTick+0x54>)
 8000ef6:	681a      	ldr	r2, [r3, #0]
 8000ef8:	4b12      	ldr	r3, [pc, #72]	; (8000f44 <HAL_InitTick+0x58>)
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	4619      	mov	r1, r3
 8000efe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f02:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f000 f967 	bl	80011de <HAL_SYSTICK_Config>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d001      	beq.n	8000f1a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f16:	2301      	movs	r3, #1
 8000f18:	e00e      	b.n	8000f38 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	2b0f      	cmp	r3, #15
 8000f1e:	d80a      	bhi.n	8000f36 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f20:	2200      	movs	r2, #0
 8000f22:	6879      	ldr	r1, [r7, #4]
 8000f24:	f04f 30ff 	mov.w	r0, #4294967295
 8000f28:	f000 f92f 	bl	800118a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f2c:	4a06      	ldr	r2, [pc, #24]	; (8000f48 <HAL_InitTick+0x5c>)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f32:	2300      	movs	r3, #0
 8000f34:	e000      	b.n	8000f38 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f36:	2301      	movs	r3, #1
}
 8000f38:	4618      	mov	r0, r3
 8000f3a:	3708      	adds	r7, #8
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	20000000 	.word	0x20000000
 8000f44:	20000008 	.word	0x20000008
 8000f48:	20000004 	.word	0x20000004

08000f4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f50:	4b06      	ldr	r3, [pc, #24]	; (8000f6c <HAL_IncTick+0x20>)
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	461a      	mov	r2, r3
 8000f56:	4b06      	ldr	r3, [pc, #24]	; (8000f70 <HAL_IncTick+0x24>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	4413      	add	r3, r2
 8000f5c:	4a04      	ldr	r2, [pc, #16]	; (8000f70 <HAL_IncTick+0x24>)
 8000f5e:	6013      	str	r3, [r2, #0]
}
 8000f60:	bf00      	nop
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop
 8000f6c:	20000008 	.word	0x20000008
 8000f70:	200001f8 	.word	0x200001f8

08000f74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
  return uwTick;
 8000f78:	4b03      	ldr	r3, [pc, #12]	; (8000f88 <HAL_GetTick+0x14>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	200001f8 	.word	0x200001f8

08000f8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b084      	sub	sp, #16
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f94:	f7ff ffee 	bl	8000f74 <HAL_GetTick>
 8000f98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fa4:	d005      	beq.n	8000fb2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fa6:	4b0a      	ldr	r3, [pc, #40]	; (8000fd0 <HAL_Delay+0x44>)
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	461a      	mov	r2, r3
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	4413      	add	r3, r2
 8000fb0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000fb2:	bf00      	nop
 8000fb4:	f7ff ffde 	bl	8000f74 <HAL_GetTick>
 8000fb8:	4602      	mov	r2, r0
 8000fba:	68bb      	ldr	r3, [r7, #8]
 8000fbc:	1ad3      	subs	r3, r2, r3
 8000fbe:	68fa      	ldr	r2, [r7, #12]
 8000fc0:	429a      	cmp	r2, r3
 8000fc2:	d8f7      	bhi.n	8000fb4 <HAL_Delay+0x28>
  {
  }
}
 8000fc4:	bf00      	nop
 8000fc6:	bf00      	nop
 8000fc8:	3710      	adds	r7, #16
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	20000008 	.word	0x20000008

08000fd4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	b085      	sub	sp, #20
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	f003 0307 	and.w	r3, r3, #7
 8000fe2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fe4:	4b0c      	ldr	r3, [pc, #48]	; (8001018 <__NVIC_SetPriorityGrouping+0x44>)
 8000fe6:	68db      	ldr	r3, [r3, #12]
 8000fe8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fea:	68ba      	ldr	r2, [r7, #8]
 8000fec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ff0:	4013      	ands	r3, r2
 8000ff2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ff8:	68bb      	ldr	r3, [r7, #8]
 8000ffa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ffc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001000:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001004:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001006:	4a04      	ldr	r2, [pc, #16]	; (8001018 <__NVIC_SetPriorityGrouping+0x44>)
 8001008:	68bb      	ldr	r3, [r7, #8]
 800100a:	60d3      	str	r3, [r2, #12]
}
 800100c:	bf00      	nop
 800100e:	3714      	adds	r7, #20
 8001010:	46bd      	mov	sp, r7
 8001012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001016:	4770      	bx	lr
 8001018:	e000ed00 	.word	0xe000ed00

0800101c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001020:	4b04      	ldr	r3, [pc, #16]	; (8001034 <__NVIC_GetPriorityGrouping+0x18>)
 8001022:	68db      	ldr	r3, [r3, #12]
 8001024:	0a1b      	lsrs	r3, r3, #8
 8001026:	f003 0307 	and.w	r3, r3, #7
}
 800102a:	4618      	mov	r0, r3
 800102c:	46bd      	mov	sp, r7
 800102e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001032:	4770      	bx	lr
 8001034:	e000ed00 	.word	0xe000ed00

08001038 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001038:	b480      	push	{r7}
 800103a:	b083      	sub	sp, #12
 800103c:	af00      	add	r7, sp, #0
 800103e:	4603      	mov	r3, r0
 8001040:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001046:	2b00      	cmp	r3, #0
 8001048:	db0b      	blt.n	8001062 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800104a:	79fb      	ldrb	r3, [r7, #7]
 800104c:	f003 021f 	and.w	r2, r3, #31
 8001050:	4907      	ldr	r1, [pc, #28]	; (8001070 <__NVIC_EnableIRQ+0x38>)
 8001052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001056:	095b      	lsrs	r3, r3, #5
 8001058:	2001      	movs	r0, #1
 800105a:	fa00 f202 	lsl.w	r2, r0, r2
 800105e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001062:	bf00      	nop
 8001064:	370c      	adds	r7, #12
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	e000e100 	.word	0xe000e100

08001074 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001074:	b480      	push	{r7}
 8001076:	b083      	sub	sp, #12
 8001078:	af00      	add	r7, sp, #0
 800107a:	4603      	mov	r3, r0
 800107c:	6039      	str	r1, [r7, #0]
 800107e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001080:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001084:	2b00      	cmp	r3, #0
 8001086:	db0a      	blt.n	800109e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	b2da      	uxtb	r2, r3
 800108c:	490c      	ldr	r1, [pc, #48]	; (80010c0 <__NVIC_SetPriority+0x4c>)
 800108e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001092:	0112      	lsls	r2, r2, #4
 8001094:	b2d2      	uxtb	r2, r2
 8001096:	440b      	add	r3, r1
 8001098:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800109c:	e00a      	b.n	80010b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	b2da      	uxtb	r2, r3
 80010a2:	4908      	ldr	r1, [pc, #32]	; (80010c4 <__NVIC_SetPriority+0x50>)
 80010a4:	79fb      	ldrb	r3, [r7, #7]
 80010a6:	f003 030f 	and.w	r3, r3, #15
 80010aa:	3b04      	subs	r3, #4
 80010ac:	0112      	lsls	r2, r2, #4
 80010ae:	b2d2      	uxtb	r2, r2
 80010b0:	440b      	add	r3, r1
 80010b2:	761a      	strb	r2, [r3, #24]
}
 80010b4:	bf00      	nop
 80010b6:	370c      	adds	r7, #12
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr
 80010c0:	e000e100 	.word	0xe000e100
 80010c4:	e000ed00 	.word	0xe000ed00

080010c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b089      	sub	sp, #36	; 0x24
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	60f8      	str	r0, [r7, #12]
 80010d0:	60b9      	str	r1, [r7, #8]
 80010d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	f003 0307 	and.w	r3, r3, #7
 80010da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010dc:	69fb      	ldr	r3, [r7, #28]
 80010de:	f1c3 0307 	rsb	r3, r3, #7
 80010e2:	2b04      	cmp	r3, #4
 80010e4:	bf28      	it	cs
 80010e6:	2304      	movcs	r3, #4
 80010e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010ea:	69fb      	ldr	r3, [r7, #28]
 80010ec:	3304      	adds	r3, #4
 80010ee:	2b06      	cmp	r3, #6
 80010f0:	d902      	bls.n	80010f8 <NVIC_EncodePriority+0x30>
 80010f2:	69fb      	ldr	r3, [r7, #28]
 80010f4:	3b03      	subs	r3, #3
 80010f6:	e000      	b.n	80010fa <NVIC_EncodePriority+0x32>
 80010f8:	2300      	movs	r3, #0
 80010fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010fc:	f04f 32ff 	mov.w	r2, #4294967295
 8001100:	69bb      	ldr	r3, [r7, #24]
 8001102:	fa02 f303 	lsl.w	r3, r2, r3
 8001106:	43da      	mvns	r2, r3
 8001108:	68bb      	ldr	r3, [r7, #8]
 800110a:	401a      	ands	r2, r3
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001110:	f04f 31ff 	mov.w	r1, #4294967295
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	fa01 f303 	lsl.w	r3, r1, r3
 800111a:	43d9      	mvns	r1, r3
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001120:	4313      	orrs	r3, r2
         );
}
 8001122:	4618      	mov	r0, r3
 8001124:	3724      	adds	r7, #36	; 0x24
 8001126:	46bd      	mov	sp, r7
 8001128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112c:	4770      	bx	lr
	...

08001130 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	3b01      	subs	r3, #1
 800113c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001140:	d301      	bcc.n	8001146 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001142:	2301      	movs	r3, #1
 8001144:	e00f      	b.n	8001166 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001146:	4a0a      	ldr	r2, [pc, #40]	; (8001170 <SysTick_Config+0x40>)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	3b01      	subs	r3, #1
 800114c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800114e:	210f      	movs	r1, #15
 8001150:	f04f 30ff 	mov.w	r0, #4294967295
 8001154:	f7ff ff8e 	bl	8001074 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001158:	4b05      	ldr	r3, [pc, #20]	; (8001170 <SysTick_Config+0x40>)
 800115a:	2200      	movs	r2, #0
 800115c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800115e:	4b04      	ldr	r3, [pc, #16]	; (8001170 <SysTick_Config+0x40>)
 8001160:	2207      	movs	r2, #7
 8001162:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001164:	2300      	movs	r3, #0
}
 8001166:	4618      	mov	r0, r3
 8001168:	3708      	adds	r7, #8
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	e000e010 	.word	0xe000e010

08001174 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800117c:	6878      	ldr	r0, [r7, #4]
 800117e:	f7ff ff29 	bl	8000fd4 <__NVIC_SetPriorityGrouping>
}
 8001182:	bf00      	nop
 8001184:	3708      	adds	r7, #8
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}

0800118a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800118a:	b580      	push	{r7, lr}
 800118c:	b086      	sub	sp, #24
 800118e:	af00      	add	r7, sp, #0
 8001190:	4603      	mov	r3, r0
 8001192:	60b9      	str	r1, [r7, #8]
 8001194:	607a      	str	r2, [r7, #4]
 8001196:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001198:	2300      	movs	r3, #0
 800119a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800119c:	f7ff ff3e 	bl	800101c <__NVIC_GetPriorityGrouping>
 80011a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011a2:	687a      	ldr	r2, [r7, #4]
 80011a4:	68b9      	ldr	r1, [r7, #8]
 80011a6:	6978      	ldr	r0, [r7, #20]
 80011a8:	f7ff ff8e 	bl	80010c8 <NVIC_EncodePriority>
 80011ac:	4602      	mov	r2, r0
 80011ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011b2:	4611      	mov	r1, r2
 80011b4:	4618      	mov	r0, r3
 80011b6:	f7ff ff5d 	bl	8001074 <__NVIC_SetPriority>
}
 80011ba:	bf00      	nop
 80011bc:	3718      	adds	r7, #24
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}

080011c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011c2:	b580      	push	{r7, lr}
 80011c4:	b082      	sub	sp, #8
 80011c6:	af00      	add	r7, sp, #0
 80011c8:	4603      	mov	r3, r0
 80011ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011d0:	4618      	mov	r0, r3
 80011d2:	f7ff ff31 	bl	8001038 <__NVIC_EnableIRQ>
}
 80011d6:	bf00      	nop
 80011d8:	3708      	adds	r7, #8
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}

080011de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011de:	b580      	push	{r7, lr}
 80011e0:	b082      	sub	sp, #8
 80011e2:	af00      	add	r7, sp, #0
 80011e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011e6:	6878      	ldr	r0, [r7, #4]
 80011e8:	f7ff ffa2 	bl	8001130 <SysTick_Config>
 80011ec:	4603      	mov	r3, r0
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	3708      	adds	r7, #8
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
	...

080011f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b089      	sub	sp, #36	; 0x24
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
 8001200:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001202:	2300      	movs	r3, #0
 8001204:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001206:	2300      	movs	r3, #0
 8001208:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800120a:	2300      	movs	r3, #0
 800120c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800120e:	2300      	movs	r3, #0
 8001210:	61fb      	str	r3, [r7, #28]
 8001212:	e16b      	b.n	80014ec <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001214:	2201      	movs	r2, #1
 8001216:	69fb      	ldr	r3, [r7, #28]
 8001218:	fa02 f303 	lsl.w	r3, r2, r3
 800121c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	697a      	ldr	r2, [r7, #20]
 8001224:	4013      	ands	r3, r2
 8001226:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001228:	693a      	ldr	r2, [r7, #16]
 800122a:	697b      	ldr	r3, [r7, #20]
 800122c:	429a      	cmp	r2, r3
 800122e:	f040 815a 	bne.w	80014e6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	f003 0303 	and.w	r3, r3, #3
 800123a:	2b01      	cmp	r3, #1
 800123c:	d005      	beq.n	800124a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001246:	2b02      	cmp	r3, #2
 8001248:	d130      	bne.n	80012ac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	689b      	ldr	r3, [r3, #8]
 800124e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001250:	69fb      	ldr	r3, [r7, #28]
 8001252:	005b      	lsls	r3, r3, #1
 8001254:	2203      	movs	r2, #3
 8001256:	fa02 f303 	lsl.w	r3, r2, r3
 800125a:	43db      	mvns	r3, r3
 800125c:	69ba      	ldr	r2, [r7, #24]
 800125e:	4013      	ands	r3, r2
 8001260:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	68da      	ldr	r2, [r3, #12]
 8001266:	69fb      	ldr	r3, [r7, #28]
 8001268:	005b      	lsls	r3, r3, #1
 800126a:	fa02 f303 	lsl.w	r3, r2, r3
 800126e:	69ba      	ldr	r2, [r7, #24]
 8001270:	4313      	orrs	r3, r2
 8001272:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	69ba      	ldr	r2, [r7, #24]
 8001278:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001280:	2201      	movs	r2, #1
 8001282:	69fb      	ldr	r3, [r7, #28]
 8001284:	fa02 f303 	lsl.w	r3, r2, r3
 8001288:	43db      	mvns	r3, r3
 800128a:	69ba      	ldr	r2, [r7, #24]
 800128c:	4013      	ands	r3, r2
 800128e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	091b      	lsrs	r3, r3, #4
 8001296:	f003 0201 	and.w	r2, r3, #1
 800129a:	69fb      	ldr	r3, [r7, #28]
 800129c:	fa02 f303 	lsl.w	r3, r2, r3
 80012a0:	69ba      	ldr	r2, [r7, #24]
 80012a2:	4313      	orrs	r3, r2
 80012a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	69ba      	ldr	r2, [r7, #24]
 80012aa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	f003 0303 	and.w	r3, r3, #3
 80012b4:	2b03      	cmp	r3, #3
 80012b6:	d017      	beq.n	80012e8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	68db      	ldr	r3, [r3, #12]
 80012bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80012be:	69fb      	ldr	r3, [r7, #28]
 80012c0:	005b      	lsls	r3, r3, #1
 80012c2:	2203      	movs	r2, #3
 80012c4:	fa02 f303 	lsl.w	r3, r2, r3
 80012c8:	43db      	mvns	r3, r3
 80012ca:	69ba      	ldr	r2, [r7, #24]
 80012cc:	4013      	ands	r3, r2
 80012ce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	689a      	ldr	r2, [r3, #8]
 80012d4:	69fb      	ldr	r3, [r7, #28]
 80012d6:	005b      	lsls	r3, r3, #1
 80012d8:	fa02 f303 	lsl.w	r3, r2, r3
 80012dc:	69ba      	ldr	r2, [r7, #24]
 80012de:	4313      	orrs	r3, r2
 80012e0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	69ba      	ldr	r2, [r7, #24]
 80012e6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	f003 0303 	and.w	r3, r3, #3
 80012f0:	2b02      	cmp	r3, #2
 80012f2:	d123      	bne.n	800133c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80012f4:	69fb      	ldr	r3, [r7, #28]
 80012f6:	08da      	lsrs	r2, r3, #3
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	3208      	adds	r2, #8
 80012fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001300:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001302:	69fb      	ldr	r3, [r7, #28]
 8001304:	f003 0307 	and.w	r3, r3, #7
 8001308:	009b      	lsls	r3, r3, #2
 800130a:	220f      	movs	r2, #15
 800130c:	fa02 f303 	lsl.w	r3, r2, r3
 8001310:	43db      	mvns	r3, r3
 8001312:	69ba      	ldr	r2, [r7, #24]
 8001314:	4013      	ands	r3, r2
 8001316:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	691a      	ldr	r2, [r3, #16]
 800131c:	69fb      	ldr	r3, [r7, #28]
 800131e:	f003 0307 	and.w	r3, r3, #7
 8001322:	009b      	lsls	r3, r3, #2
 8001324:	fa02 f303 	lsl.w	r3, r2, r3
 8001328:	69ba      	ldr	r2, [r7, #24]
 800132a:	4313      	orrs	r3, r2
 800132c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800132e:	69fb      	ldr	r3, [r7, #28]
 8001330:	08da      	lsrs	r2, r3, #3
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	3208      	adds	r2, #8
 8001336:	69b9      	ldr	r1, [r7, #24]
 8001338:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001342:	69fb      	ldr	r3, [r7, #28]
 8001344:	005b      	lsls	r3, r3, #1
 8001346:	2203      	movs	r2, #3
 8001348:	fa02 f303 	lsl.w	r3, r2, r3
 800134c:	43db      	mvns	r3, r3
 800134e:	69ba      	ldr	r2, [r7, #24]
 8001350:	4013      	ands	r3, r2
 8001352:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	f003 0203 	and.w	r2, r3, #3
 800135c:	69fb      	ldr	r3, [r7, #28]
 800135e:	005b      	lsls	r3, r3, #1
 8001360:	fa02 f303 	lsl.w	r3, r2, r3
 8001364:	69ba      	ldr	r2, [r7, #24]
 8001366:	4313      	orrs	r3, r2
 8001368:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	69ba      	ldr	r2, [r7, #24]
 800136e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001378:	2b00      	cmp	r3, #0
 800137a:	f000 80b4 	beq.w	80014e6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800137e:	2300      	movs	r3, #0
 8001380:	60fb      	str	r3, [r7, #12]
 8001382:	4b60      	ldr	r3, [pc, #384]	; (8001504 <HAL_GPIO_Init+0x30c>)
 8001384:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001386:	4a5f      	ldr	r2, [pc, #380]	; (8001504 <HAL_GPIO_Init+0x30c>)
 8001388:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800138c:	6453      	str	r3, [r2, #68]	; 0x44
 800138e:	4b5d      	ldr	r3, [pc, #372]	; (8001504 <HAL_GPIO_Init+0x30c>)
 8001390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001392:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001396:	60fb      	str	r3, [r7, #12]
 8001398:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800139a:	4a5b      	ldr	r2, [pc, #364]	; (8001508 <HAL_GPIO_Init+0x310>)
 800139c:	69fb      	ldr	r3, [r7, #28]
 800139e:	089b      	lsrs	r3, r3, #2
 80013a0:	3302      	adds	r3, #2
 80013a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80013a8:	69fb      	ldr	r3, [r7, #28]
 80013aa:	f003 0303 	and.w	r3, r3, #3
 80013ae:	009b      	lsls	r3, r3, #2
 80013b0:	220f      	movs	r2, #15
 80013b2:	fa02 f303 	lsl.w	r3, r2, r3
 80013b6:	43db      	mvns	r3, r3
 80013b8:	69ba      	ldr	r2, [r7, #24]
 80013ba:	4013      	ands	r3, r2
 80013bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	4a52      	ldr	r2, [pc, #328]	; (800150c <HAL_GPIO_Init+0x314>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d02b      	beq.n	800141e <HAL_GPIO_Init+0x226>
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	4a51      	ldr	r2, [pc, #324]	; (8001510 <HAL_GPIO_Init+0x318>)
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d025      	beq.n	800141a <HAL_GPIO_Init+0x222>
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	4a50      	ldr	r2, [pc, #320]	; (8001514 <HAL_GPIO_Init+0x31c>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d01f      	beq.n	8001416 <HAL_GPIO_Init+0x21e>
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	4a4f      	ldr	r2, [pc, #316]	; (8001518 <HAL_GPIO_Init+0x320>)
 80013da:	4293      	cmp	r3, r2
 80013dc:	d019      	beq.n	8001412 <HAL_GPIO_Init+0x21a>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	4a4e      	ldr	r2, [pc, #312]	; (800151c <HAL_GPIO_Init+0x324>)
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d013      	beq.n	800140e <HAL_GPIO_Init+0x216>
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	4a4d      	ldr	r2, [pc, #308]	; (8001520 <HAL_GPIO_Init+0x328>)
 80013ea:	4293      	cmp	r3, r2
 80013ec:	d00d      	beq.n	800140a <HAL_GPIO_Init+0x212>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	4a4c      	ldr	r2, [pc, #304]	; (8001524 <HAL_GPIO_Init+0x32c>)
 80013f2:	4293      	cmp	r3, r2
 80013f4:	d007      	beq.n	8001406 <HAL_GPIO_Init+0x20e>
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	4a4b      	ldr	r2, [pc, #300]	; (8001528 <HAL_GPIO_Init+0x330>)
 80013fa:	4293      	cmp	r3, r2
 80013fc:	d101      	bne.n	8001402 <HAL_GPIO_Init+0x20a>
 80013fe:	2307      	movs	r3, #7
 8001400:	e00e      	b.n	8001420 <HAL_GPIO_Init+0x228>
 8001402:	2308      	movs	r3, #8
 8001404:	e00c      	b.n	8001420 <HAL_GPIO_Init+0x228>
 8001406:	2306      	movs	r3, #6
 8001408:	e00a      	b.n	8001420 <HAL_GPIO_Init+0x228>
 800140a:	2305      	movs	r3, #5
 800140c:	e008      	b.n	8001420 <HAL_GPIO_Init+0x228>
 800140e:	2304      	movs	r3, #4
 8001410:	e006      	b.n	8001420 <HAL_GPIO_Init+0x228>
 8001412:	2303      	movs	r3, #3
 8001414:	e004      	b.n	8001420 <HAL_GPIO_Init+0x228>
 8001416:	2302      	movs	r3, #2
 8001418:	e002      	b.n	8001420 <HAL_GPIO_Init+0x228>
 800141a:	2301      	movs	r3, #1
 800141c:	e000      	b.n	8001420 <HAL_GPIO_Init+0x228>
 800141e:	2300      	movs	r3, #0
 8001420:	69fa      	ldr	r2, [r7, #28]
 8001422:	f002 0203 	and.w	r2, r2, #3
 8001426:	0092      	lsls	r2, r2, #2
 8001428:	4093      	lsls	r3, r2
 800142a:	69ba      	ldr	r2, [r7, #24]
 800142c:	4313      	orrs	r3, r2
 800142e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001430:	4935      	ldr	r1, [pc, #212]	; (8001508 <HAL_GPIO_Init+0x310>)
 8001432:	69fb      	ldr	r3, [r7, #28]
 8001434:	089b      	lsrs	r3, r3, #2
 8001436:	3302      	adds	r3, #2
 8001438:	69ba      	ldr	r2, [r7, #24]
 800143a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800143e:	4b3b      	ldr	r3, [pc, #236]	; (800152c <HAL_GPIO_Init+0x334>)
 8001440:	689b      	ldr	r3, [r3, #8]
 8001442:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001444:	693b      	ldr	r3, [r7, #16]
 8001446:	43db      	mvns	r3, r3
 8001448:	69ba      	ldr	r2, [r7, #24]
 800144a:	4013      	ands	r3, r2
 800144c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001456:	2b00      	cmp	r3, #0
 8001458:	d003      	beq.n	8001462 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800145a:	69ba      	ldr	r2, [r7, #24]
 800145c:	693b      	ldr	r3, [r7, #16]
 800145e:	4313      	orrs	r3, r2
 8001460:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001462:	4a32      	ldr	r2, [pc, #200]	; (800152c <HAL_GPIO_Init+0x334>)
 8001464:	69bb      	ldr	r3, [r7, #24]
 8001466:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001468:	4b30      	ldr	r3, [pc, #192]	; (800152c <HAL_GPIO_Init+0x334>)
 800146a:	68db      	ldr	r3, [r3, #12]
 800146c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800146e:	693b      	ldr	r3, [r7, #16]
 8001470:	43db      	mvns	r3, r3
 8001472:	69ba      	ldr	r2, [r7, #24]
 8001474:	4013      	ands	r3, r2
 8001476:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001480:	2b00      	cmp	r3, #0
 8001482:	d003      	beq.n	800148c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001484:	69ba      	ldr	r2, [r7, #24]
 8001486:	693b      	ldr	r3, [r7, #16]
 8001488:	4313      	orrs	r3, r2
 800148a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800148c:	4a27      	ldr	r2, [pc, #156]	; (800152c <HAL_GPIO_Init+0x334>)
 800148e:	69bb      	ldr	r3, [r7, #24]
 8001490:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001492:	4b26      	ldr	r3, [pc, #152]	; (800152c <HAL_GPIO_Init+0x334>)
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	43db      	mvns	r3, r3
 800149c:	69ba      	ldr	r2, [r7, #24]
 800149e:	4013      	ands	r3, r2
 80014a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d003      	beq.n	80014b6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80014ae:	69ba      	ldr	r2, [r7, #24]
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	4313      	orrs	r3, r2
 80014b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80014b6:	4a1d      	ldr	r2, [pc, #116]	; (800152c <HAL_GPIO_Init+0x334>)
 80014b8:	69bb      	ldr	r3, [r7, #24]
 80014ba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014bc:	4b1b      	ldr	r3, [pc, #108]	; (800152c <HAL_GPIO_Init+0x334>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	43db      	mvns	r3, r3
 80014c6:	69ba      	ldr	r2, [r7, #24]
 80014c8:	4013      	ands	r3, r2
 80014ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d003      	beq.n	80014e0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80014d8:	69ba      	ldr	r2, [r7, #24]
 80014da:	693b      	ldr	r3, [r7, #16]
 80014dc:	4313      	orrs	r3, r2
 80014de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80014e0:	4a12      	ldr	r2, [pc, #72]	; (800152c <HAL_GPIO_Init+0x334>)
 80014e2:	69bb      	ldr	r3, [r7, #24]
 80014e4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014e6:	69fb      	ldr	r3, [r7, #28]
 80014e8:	3301      	adds	r3, #1
 80014ea:	61fb      	str	r3, [r7, #28]
 80014ec:	69fb      	ldr	r3, [r7, #28]
 80014ee:	2b0f      	cmp	r3, #15
 80014f0:	f67f ae90 	bls.w	8001214 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80014f4:	bf00      	nop
 80014f6:	bf00      	nop
 80014f8:	3724      	adds	r7, #36	; 0x24
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr
 8001502:	bf00      	nop
 8001504:	40023800 	.word	0x40023800
 8001508:	40013800 	.word	0x40013800
 800150c:	40020000 	.word	0x40020000
 8001510:	40020400 	.word	0x40020400
 8001514:	40020800 	.word	0x40020800
 8001518:	40020c00 	.word	0x40020c00
 800151c:	40021000 	.word	0x40021000
 8001520:	40021400 	.word	0x40021400
 8001524:	40021800 	.word	0x40021800
 8001528:	40021c00 	.word	0x40021c00
 800152c:	40013c00 	.word	0x40013c00

08001530 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001530:	b480      	push	{r7}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
 8001538:	460b      	mov	r3, r1
 800153a:	807b      	strh	r3, [r7, #2]
 800153c:	4613      	mov	r3, r2
 800153e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001540:	787b      	ldrb	r3, [r7, #1]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d003      	beq.n	800154e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001546:	887a      	ldrh	r2, [r7, #2]
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800154c:	e003      	b.n	8001556 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800154e:	887b      	ldrh	r3, [r7, #2]
 8001550:	041a      	lsls	r2, r3, #16
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	619a      	str	r2, [r3, #24]
}
 8001556:	bf00      	nop
 8001558:	370c      	adds	r7, #12
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr

08001562 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8001562:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001564:	b08f      	sub	sp, #60	; 0x3c
 8001566:	af0a      	add	r7, sp, #40	; 0x28
 8001568:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d101      	bne.n	8001574 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001570:	2301      	movs	r3, #1
 8001572:	e054      	b.n	800161e <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8001580:	b2db      	uxtb	r3, r3
 8001582:	2b00      	cmp	r3, #0
 8001584:	d106      	bne.n	8001594 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2200      	movs	r2, #0
 800158a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800158e:	6878      	ldr	r0, [r7, #4]
 8001590:	f006 fea6 	bl	80082e0 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2203      	movs	r2, #3
 8001598:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d102      	bne.n	80015ae <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	2200      	movs	r2, #0
 80015ac:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	4618      	mov	r0, r3
 80015b4:	f003 fed5 	bl	8005362 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	603b      	str	r3, [r7, #0]
 80015be:	687e      	ldr	r6, [r7, #4]
 80015c0:	466d      	mov	r5, sp
 80015c2:	f106 0410 	add.w	r4, r6, #16
 80015c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015ce:	e894 0003 	ldmia.w	r4, {r0, r1}
 80015d2:	e885 0003 	stmia.w	r5, {r0, r1}
 80015d6:	1d33      	adds	r3, r6, #4
 80015d8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015da:	6838      	ldr	r0, [r7, #0]
 80015dc:	f003 fe4f 	bl	800527e <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	2101      	movs	r1, #1
 80015e6:	4618      	mov	r0, r3
 80015e8:	f003 fecc 	bl	8005384 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	603b      	str	r3, [r7, #0]
 80015f2:	687e      	ldr	r6, [r7, #4]
 80015f4:	466d      	mov	r5, sp
 80015f6:	f106 0410 	add.w	r4, r6, #16
 80015fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015fc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001600:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001602:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001606:	e885 0003 	stmia.w	r5, {r0, r1}
 800160a:	1d33      	adds	r3, r6, #4
 800160c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800160e:	6838      	ldr	r0, [r7, #0]
 8001610:	f004 f854 	bl	80056bc <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	2201      	movs	r2, #1
 8001618:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 800161c:	2300      	movs	r3, #0
}
 800161e:	4618      	mov	r0, r3
 8001620:	3714      	adds	r7, #20
 8001622:	46bd      	mov	sp, r7
 8001624:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001626 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8001626:	b590      	push	{r4, r7, lr}
 8001628:	b089      	sub	sp, #36	; 0x24
 800162a:	af04      	add	r7, sp, #16
 800162c:	6078      	str	r0, [r7, #4]
 800162e:	4608      	mov	r0, r1
 8001630:	4611      	mov	r1, r2
 8001632:	461a      	mov	r2, r3
 8001634:	4603      	mov	r3, r0
 8001636:	70fb      	strb	r3, [r7, #3]
 8001638:	460b      	mov	r3, r1
 800163a:	70bb      	strb	r3, [r7, #2]
 800163c:	4613      	mov	r3, r2
 800163e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001646:	2b01      	cmp	r3, #1
 8001648:	d101      	bne.n	800164e <HAL_HCD_HC_Init+0x28>
 800164a:	2302      	movs	r3, #2
 800164c:	e076      	b.n	800173c <HAL_HCD_HC_Init+0x116>
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	2201      	movs	r2, #1
 8001652:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8001656:	78fb      	ldrb	r3, [r7, #3]
 8001658:	687a      	ldr	r2, [r7, #4]
 800165a:	212c      	movs	r1, #44	; 0x2c
 800165c:	fb01 f303 	mul.w	r3, r1, r3
 8001660:	4413      	add	r3, r2
 8001662:	333d      	adds	r3, #61	; 0x3d
 8001664:	2200      	movs	r2, #0
 8001666:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001668:	78fb      	ldrb	r3, [r7, #3]
 800166a:	687a      	ldr	r2, [r7, #4]
 800166c:	212c      	movs	r1, #44	; 0x2c
 800166e:	fb01 f303 	mul.w	r3, r1, r3
 8001672:	4413      	add	r3, r2
 8001674:	3338      	adds	r3, #56	; 0x38
 8001676:	787a      	ldrb	r2, [r7, #1]
 8001678:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 800167a:	78fb      	ldrb	r3, [r7, #3]
 800167c:	687a      	ldr	r2, [r7, #4]
 800167e:	212c      	movs	r1, #44	; 0x2c
 8001680:	fb01 f303 	mul.w	r3, r1, r3
 8001684:	4413      	add	r3, r2
 8001686:	3340      	adds	r3, #64	; 0x40
 8001688:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800168a:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800168c:	78fb      	ldrb	r3, [r7, #3]
 800168e:	687a      	ldr	r2, [r7, #4]
 8001690:	212c      	movs	r1, #44	; 0x2c
 8001692:	fb01 f303 	mul.w	r3, r1, r3
 8001696:	4413      	add	r3, r2
 8001698:	3339      	adds	r3, #57	; 0x39
 800169a:	78fa      	ldrb	r2, [r7, #3]
 800169c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 800169e:	78fb      	ldrb	r3, [r7, #3]
 80016a0:	687a      	ldr	r2, [r7, #4]
 80016a2:	212c      	movs	r1, #44	; 0x2c
 80016a4:	fb01 f303 	mul.w	r3, r1, r3
 80016a8:	4413      	add	r3, r2
 80016aa:	333f      	adds	r3, #63	; 0x3f
 80016ac:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80016b0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80016b2:	78fb      	ldrb	r3, [r7, #3]
 80016b4:	78ba      	ldrb	r2, [r7, #2]
 80016b6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80016ba:	b2d0      	uxtb	r0, r2
 80016bc:	687a      	ldr	r2, [r7, #4]
 80016be:	212c      	movs	r1, #44	; 0x2c
 80016c0:	fb01 f303 	mul.w	r3, r1, r3
 80016c4:	4413      	add	r3, r2
 80016c6:	333a      	adds	r3, #58	; 0x3a
 80016c8:	4602      	mov	r2, r0
 80016ca:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 80016cc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	da09      	bge.n	80016e8 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80016d4:	78fb      	ldrb	r3, [r7, #3]
 80016d6:	687a      	ldr	r2, [r7, #4]
 80016d8:	212c      	movs	r1, #44	; 0x2c
 80016da:	fb01 f303 	mul.w	r3, r1, r3
 80016de:	4413      	add	r3, r2
 80016e0:	333b      	adds	r3, #59	; 0x3b
 80016e2:	2201      	movs	r2, #1
 80016e4:	701a      	strb	r2, [r3, #0]
 80016e6:	e008      	b.n	80016fa <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80016e8:	78fb      	ldrb	r3, [r7, #3]
 80016ea:	687a      	ldr	r2, [r7, #4]
 80016ec:	212c      	movs	r1, #44	; 0x2c
 80016ee:	fb01 f303 	mul.w	r3, r1, r3
 80016f2:	4413      	add	r3, r2
 80016f4:	333b      	adds	r3, #59	; 0x3b
 80016f6:	2200      	movs	r2, #0
 80016f8:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 80016fa:	78fb      	ldrb	r3, [r7, #3]
 80016fc:	687a      	ldr	r2, [r7, #4]
 80016fe:	212c      	movs	r1, #44	; 0x2c
 8001700:	fb01 f303 	mul.w	r3, r1, r3
 8001704:	4413      	add	r3, r2
 8001706:	333c      	adds	r3, #60	; 0x3c
 8001708:	f897 2020 	ldrb.w	r2, [r7, #32]
 800170c:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6818      	ldr	r0, [r3, #0]
 8001712:	787c      	ldrb	r4, [r7, #1]
 8001714:	78ba      	ldrb	r2, [r7, #2]
 8001716:	78f9      	ldrb	r1, [r7, #3]
 8001718:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800171a:	9302      	str	r3, [sp, #8]
 800171c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001720:	9301      	str	r3, [sp, #4]
 8001722:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001726:	9300      	str	r3, [sp, #0]
 8001728:	4623      	mov	r3, r4
 800172a:	f004 f94d 	bl	80059c8 <USB_HC_Init>
 800172e:	4603      	mov	r3, r0
 8001730:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	2200      	movs	r2, #0
 8001736:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 800173a:	7bfb      	ldrb	r3, [r7, #15]
}
 800173c:	4618      	mov	r0, r3
 800173e:	3714      	adds	r7, #20
 8001740:	46bd      	mov	sp, r7
 8001742:	bd90      	pop	{r4, r7, pc}

08001744 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b084      	sub	sp, #16
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
 800174c:	460b      	mov	r3, r1
 800174e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8001750:	2300      	movs	r3, #0
 8001752:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800175a:	2b01      	cmp	r3, #1
 800175c:	d101      	bne.n	8001762 <HAL_HCD_HC_Halt+0x1e>
 800175e:	2302      	movs	r3, #2
 8001760:	e00f      	b.n	8001782 <HAL_HCD_HC_Halt+0x3e>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	2201      	movs	r2, #1
 8001766:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	78fa      	ldrb	r2, [r7, #3]
 8001770:	4611      	mov	r1, r2
 8001772:	4618      	mov	r0, r3
 8001774:	f004 fb9d 	bl	8005eb2 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2200      	movs	r2, #0
 800177c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8001780:	7bfb      	ldrb	r3, [r7, #15]
}
 8001782:	4618      	mov	r0, r3
 8001784:	3710      	adds	r7, #16
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
	...

0800178c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b082      	sub	sp, #8
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
 8001794:	4608      	mov	r0, r1
 8001796:	4611      	mov	r1, r2
 8001798:	461a      	mov	r2, r3
 800179a:	4603      	mov	r3, r0
 800179c:	70fb      	strb	r3, [r7, #3]
 800179e:	460b      	mov	r3, r1
 80017a0:	70bb      	strb	r3, [r7, #2]
 80017a2:	4613      	mov	r3, r2
 80017a4:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80017a6:	78fb      	ldrb	r3, [r7, #3]
 80017a8:	687a      	ldr	r2, [r7, #4]
 80017aa:	212c      	movs	r1, #44	; 0x2c
 80017ac:	fb01 f303 	mul.w	r3, r1, r3
 80017b0:	4413      	add	r3, r2
 80017b2:	333b      	adds	r3, #59	; 0x3b
 80017b4:	78ba      	ldrb	r2, [r7, #2]
 80017b6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80017b8:	78fb      	ldrb	r3, [r7, #3]
 80017ba:	687a      	ldr	r2, [r7, #4]
 80017bc:	212c      	movs	r1, #44	; 0x2c
 80017be:	fb01 f303 	mul.w	r3, r1, r3
 80017c2:	4413      	add	r3, r2
 80017c4:	333f      	adds	r3, #63	; 0x3f
 80017c6:	787a      	ldrb	r2, [r7, #1]
 80017c8:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80017ca:	7c3b      	ldrb	r3, [r7, #16]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d112      	bne.n	80017f6 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80017d0:	78fb      	ldrb	r3, [r7, #3]
 80017d2:	687a      	ldr	r2, [r7, #4]
 80017d4:	212c      	movs	r1, #44	; 0x2c
 80017d6:	fb01 f303 	mul.w	r3, r1, r3
 80017da:	4413      	add	r3, r2
 80017dc:	3342      	adds	r3, #66	; 0x42
 80017de:	2203      	movs	r2, #3
 80017e0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80017e2:	78fb      	ldrb	r3, [r7, #3]
 80017e4:	687a      	ldr	r2, [r7, #4]
 80017e6:	212c      	movs	r1, #44	; 0x2c
 80017e8:	fb01 f303 	mul.w	r3, r1, r3
 80017ec:	4413      	add	r3, r2
 80017ee:	333d      	adds	r3, #61	; 0x3d
 80017f0:	7f3a      	ldrb	r2, [r7, #28]
 80017f2:	701a      	strb	r2, [r3, #0]
 80017f4:	e008      	b.n	8001808 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80017f6:	78fb      	ldrb	r3, [r7, #3]
 80017f8:	687a      	ldr	r2, [r7, #4]
 80017fa:	212c      	movs	r1, #44	; 0x2c
 80017fc:	fb01 f303 	mul.w	r3, r1, r3
 8001800:	4413      	add	r3, r2
 8001802:	3342      	adds	r3, #66	; 0x42
 8001804:	2202      	movs	r2, #2
 8001806:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001808:	787b      	ldrb	r3, [r7, #1]
 800180a:	2b03      	cmp	r3, #3
 800180c:	f200 80c6 	bhi.w	800199c <HAL_HCD_HC_SubmitRequest+0x210>
 8001810:	a201      	add	r2, pc, #4	; (adr r2, 8001818 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8001812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001816:	bf00      	nop
 8001818:	08001829 	.word	0x08001829
 800181c:	08001989 	.word	0x08001989
 8001820:	0800188d 	.word	0x0800188d
 8001824:	0800190b 	.word	0x0800190b
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8001828:	7c3b      	ldrb	r3, [r7, #16]
 800182a:	2b01      	cmp	r3, #1
 800182c:	f040 80b8 	bne.w	80019a0 <HAL_HCD_HC_SubmitRequest+0x214>
 8001830:	78bb      	ldrb	r3, [r7, #2]
 8001832:	2b00      	cmp	r3, #0
 8001834:	f040 80b4 	bne.w	80019a0 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8001838:	8b3b      	ldrh	r3, [r7, #24]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d108      	bne.n	8001850 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 800183e:	78fb      	ldrb	r3, [r7, #3]
 8001840:	687a      	ldr	r2, [r7, #4]
 8001842:	212c      	movs	r1, #44	; 0x2c
 8001844:	fb01 f303 	mul.w	r3, r1, r3
 8001848:	4413      	add	r3, r2
 800184a:	3355      	adds	r3, #85	; 0x55
 800184c:	2201      	movs	r2, #1
 800184e:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001850:	78fb      	ldrb	r3, [r7, #3]
 8001852:	687a      	ldr	r2, [r7, #4]
 8001854:	212c      	movs	r1, #44	; 0x2c
 8001856:	fb01 f303 	mul.w	r3, r1, r3
 800185a:	4413      	add	r3, r2
 800185c:	3355      	adds	r3, #85	; 0x55
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d109      	bne.n	8001878 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001864:	78fb      	ldrb	r3, [r7, #3]
 8001866:	687a      	ldr	r2, [r7, #4]
 8001868:	212c      	movs	r1, #44	; 0x2c
 800186a:	fb01 f303 	mul.w	r3, r1, r3
 800186e:	4413      	add	r3, r2
 8001870:	3342      	adds	r3, #66	; 0x42
 8001872:	2200      	movs	r2, #0
 8001874:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001876:	e093      	b.n	80019a0 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001878:	78fb      	ldrb	r3, [r7, #3]
 800187a:	687a      	ldr	r2, [r7, #4]
 800187c:	212c      	movs	r1, #44	; 0x2c
 800187e:	fb01 f303 	mul.w	r3, r1, r3
 8001882:	4413      	add	r3, r2
 8001884:	3342      	adds	r3, #66	; 0x42
 8001886:	2202      	movs	r2, #2
 8001888:	701a      	strb	r2, [r3, #0]
      break;
 800188a:	e089      	b.n	80019a0 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 800188c:	78bb      	ldrb	r3, [r7, #2]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d11d      	bne.n	80018ce <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001892:	78fb      	ldrb	r3, [r7, #3]
 8001894:	687a      	ldr	r2, [r7, #4]
 8001896:	212c      	movs	r1, #44	; 0x2c
 8001898:	fb01 f303 	mul.w	r3, r1, r3
 800189c:	4413      	add	r3, r2
 800189e:	3355      	adds	r3, #85	; 0x55
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d109      	bne.n	80018ba <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80018a6:	78fb      	ldrb	r3, [r7, #3]
 80018a8:	687a      	ldr	r2, [r7, #4]
 80018aa:	212c      	movs	r1, #44	; 0x2c
 80018ac:	fb01 f303 	mul.w	r3, r1, r3
 80018b0:	4413      	add	r3, r2
 80018b2:	3342      	adds	r3, #66	; 0x42
 80018b4:	2200      	movs	r2, #0
 80018b6:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80018b8:	e073      	b.n	80019a2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80018ba:	78fb      	ldrb	r3, [r7, #3]
 80018bc:	687a      	ldr	r2, [r7, #4]
 80018be:	212c      	movs	r1, #44	; 0x2c
 80018c0:	fb01 f303 	mul.w	r3, r1, r3
 80018c4:	4413      	add	r3, r2
 80018c6:	3342      	adds	r3, #66	; 0x42
 80018c8:	2202      	movs	r2, #2
 80018ca:	701a      	strb	r2, [r3, #0]
      break;
 80018cc:	e069      	b.n	80019a2 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80018ce:	78fb      	ldrb	r3, [r7, #3]
 80018d0:	687a      	ldr	r2, [r7, #4]
 80018d2:	212c      	movs	r1, #44	; 0x2c
 80018d4:	fb01 f303 	mul.w	r3, r1, r3
 80018d8:	4413      	add	r3, r2
 80018da:	3354      	adds	r3, #84	; 0x54
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d109      	bne.n	80018f6 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80018e2:	78fb      	ldrb	r3, [r7, #3]
 80018e4:	687a      	ldr	r2, [r7, #4]
 80018e6:	212c      	movs	r1, #44	; 0x2c
 80018e8:	fb01 f303 	mul.w	r3, r1, r3
 80018ec:	4413      	add	r3, r2
 80018ee:	3342      	adds	r3, #66	; 0x42
 80018f0:	2200      	movs	r2, #0
 80018f2:	701a      	strb	r2, [r3, #0]
      break;
 80018f4:	e055      	b.n	80019a2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80018f6:	78fb      	ldrb	r3, [r7, #3]
 80018f8:	687a      	ldr	r2, [r7, #4]
 80018fa:	212c      	movs	r1, #44	; 0x2c
 80018fc:	fb01 f303 	mul.w	r3, r1, r3
 8001900:	4413      	add	r3, r2
 8001902:	3342      	adds	r3, #66	; 0x42
 8001904:	2202      	movs	r2, #2
 8001906:	701a      	strb	r2, [r3, #0]
      break;
 8001908:	e04b      	b.n	80019a2 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800190a:	78bb      	ldrb	r3, [r7, #2]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d11d      	bne.n	800194c <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001910:	78fb      	ldrb	r3, [r7, #3]
 8001912:	687a      	ldr	r2, [r7, #4]
 8001914:	212c      	movs	r1, #44	; 0x2c
 8001916:	fb01 f303 	mul.w	r3, r1, r3
 800191a:	4413      	add	r3, r2
 800191c:	3355      	adds	r3, #85	; 0x55
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d109      	bne.n	8001938 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001924:	78fb      	ldrb	r3, [r7, #3]
 8001926:	687a      	ldr	r2, [r7, #4]
 8001928:	212c      	movs	r1, #44	; 0x2c
 800192a:	fb01 f303 	mul.w	r3, r1, r3
 800192e:	4413      	add	r3, r2
 8001930:	3342      	adds	r3, #66	; 0x42
 8001932:	2200      	movs	r2, #0
 8001934:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001936:	e034      	b.n	80019a2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001938:	78fb      	ldrb	r3, [r7, #3]
 800193a:	687a      	ldr	r2, [r7, #4]
 800193c:	212c      	movs	r1, #44	; 0x2c
 800193e:	fb01 f303 	mul.w	r3, r1, r3
 8001942:	4413      	add	r3, r2
 8001944:	3342      	adds	r3, #66	; 0x42
 8001946:	2202      	movs	r2, #2
 8001948:	701a      	strb	r2, [r3, #0]
      break;
 800194a:	e02a      	b.n	80019a2 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800194c:	78fb      	ldrb	r3, [r7, #3]
 800194e:	687a      	ldr	r2, [r7, #4]
 8001950:	212c      	movs	r1, #44	; 0x2c
 8001952:	fb01 f303 	mul.w	r3, r1, r3
 8001956:	4413      	add	r3, r2
 8001958:	3354      	adds	r3, #84	; 0x54
 800195a:	781b      	ldrb	r3, [r3, #0]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d109      	bne.n	8001974 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001960:	78fb      	ldrb	r3, [r7, #3]
 8001962:	687a      	ldr	r2, [r7, #4]
 8001964:	212c      	movs	r1, #44	; 0x2c
 8001966:	fb01 f303 	mul.w	r3, r1, r3
 800196a:	4413      	add	r3, r2
 800196c:	3342      	adds	r3, #66	; 0x42
 800196e:	2200      	movs	r2, #0
 8001970:	701a      	strb	r2, [r3, #0]
      break;
 8001972:	e016      	b.n	80019a2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001974:	78fb      	ldrb	r3, [r7, #3]
 8001976:	687a      	ldr	r2, [r7, #4]
 8001978:	212c      	movs	r1, #44	; 0x2c
 800197a:	fb01 f303 	mul.w	r3, r1, r3
 800197e:	4413      	add	r3, r2
 8001980:	3342      	adds	r3, #66	; 0x42
 8001982:	2202      	movs	r2, #2
 8001984:	701a      	strb	r2, [r3, #0]
      break;
 8001986:	e00c      	b.n	80019a2 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001988:	78fb      	ldrb	r3, [r7, #3]
 800198a:	687a      	ldr	r2, [r7, #4]
 800198c:	212c      	movs	r1, #44	; 0x2c
 800198e:	fb01 f303 	mul.w	r3, r1, r3
 8001992:	4413      	add	r3, r2
 8001994:	3342      	adds	r3, #66	; 0x42
 8001996:	2200      	movs	r2, #0
 8001998:	701a      	strb	r2, [r3, #0]
      break;
 800199a:	e002      	b.n	80019a2 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 800199c:	bf00      	nop
 800199e:	e000      	b.n	80019a2 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 80019a0:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80019a2:	78fb      	ldrb	r3, [r7, #3]
 80019a4:	687a      	ldr	r2, [r7, #4]
 80019a6:	212c      	movs	r1, #44	; 0x2c
 80019a8:	fb01 f303 	mul.w	r3, r1, r3
 80019ac:	4413      	add	r3, r2
 80019ae:	3344      	adds	r3, #68	; 0x44
 80019b0:	697a      	ldr	r2, [r7, #20]
 80019b2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80019b4:	78fb      	ldrb	r3, [r7, #3]
 80019b6:	8b3a      	ldrh	r2, [r7, #24]
 80019b8:	6879      	ldr	r1, [r7, #4]
 80019ba:	202c      	movs	r0, #44	; 0x2c
 80019bc:	fb00 f303 	mul.w	r3, r0, r3
 80019c0:	440b      	add	r3, r1
 80019c2:	334c      	adds	r3, #76	; 0x4c
 80019c4:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80019c6:	78fb      	ldrb	r3, [r7, #3]
 80019c8:	687a      	ldr	r2, [r7, #4]
 80019ca:	212c      	movs	r1, #44	; 0x2c
 80019cc:	fb01 f303 	mul.w	r3, r1, r3
 80019d0:	4413      	add	r3, r2
 80019d2:	3360      	adds	r3, #96	; 0x60
 80019d4:	2200      	movs	r2, #0
 80019d6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80019d8:	78fb      	ldrb	r3, [r7, #3]
 80019da:	687a      	ldr	r2, [r7, #4]
 80019dc:	212c      	movs	r1, #44	; 0x2c
 80019de:	fb01 f303 	mul.w	r3, r1, r3
 80019e2:	4413      	add	r3, r2
 80019e4:	3350      	adds	r3, #80	; 0x50
 80019e6:	2200      	movs	r2, #0
 80019e8:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80019ea:	78fb      	ldrb	r3, [r7, #3]
 80019ec:	687a      	ldr	r2, [r7, #4]
 80019ee:	212c      	movs	r1, #44	; 0x2c
 80019f0:	fb01 f303 	mul.w	r3, r1, r3
 80019f4:	4413      	add	r3, r2
 80019f6:	3339      	adds	r3, #57	; 0x39
 80019f8:	78fa      	ldrb	r2, [r7, #3]
 80019fa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80019fc:	78fb      	ldrb	r3, [r7, #3]
 80019fe:	687a      	ldr	r2, [r7, #4]
 8001a00:	212c      	movs	r1, #44	; 0x2c
 8001a02:	fb01 f303 	mul.w	r3, r1, r3
 8001a06:	4413      	add	r3, r2
 8001a08:	3361      	adds	r3, #97	; 0x61
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6818      	ldr	r0, [r3, #0]
 8001a12:	78fb      	ldrb	r3, [r7, #3]
 8001a14:	222c      	movs	r2, #44	; 0x2c
 8001a16:	fb02 f303 	mul.w	r3, r2, r3
 8001a1a:	3338      	adds	r3, #56	; 0x38
 8001a1c:	687a      	ldr	r2, [r7, #4]
 8001a1e:	18d1      	adds	r1, r2, r3
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	691b      	ldr	r3, [r3, #16]
 8001a24:	b2db      	uxtb	r3, r3
 8001a26:	461a      	mov	r2, r3
 8001a28:	f004 f8f0 	bl	8005c0c <USB_HC_StartXfer>
 8001a2c:	4603      	mov	r3, r0
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	3708      	adds	r7, #8
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop

08001a38 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b086      	sub	sp, #24
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001a46:	693b      	ldr	r3, [r7, #16]
 8001a48:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f003 fdf1 	bl	8005636 <USB_GetMode>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b01      	cmp	r3, #1
 8001a58:	f040 80f6 	bne.w	8001c48 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4618      	mov	r0, r3
 8001a62:	f003 fdd5 	bl	8005610 <USB_ReadInterrupts>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	f000 80ec 	beq.w	8001c46 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4618      	mov	r0, r3
 8001a74:	f003 fdcc 	bl	8005610 <USB_ReadInterrupts>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a7e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001a82:	d104      	bne.n	8001a8e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001a8c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4618      	mov	r0, r3
 8001a94:	f003 fdbc 	bl	8005610 <USB_ReadInterrupts>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a9e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001aa2:	d104      	bne.n	8001aae <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001aac:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f003 fdac 	bl	8005610 <USB_ReadInterrupts>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001abe:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001ac2:	d104      	bne.n	8001ace <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001acc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f003 fd9c 	bl	8005610 <USB_ReadInterrupts>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	f003 0302 	and.w	r3, r3, #2
 8001ade:	2b02      	cmp	r3, #2
 8001ae0:	d103      	bne.n	8001aea <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	2202      	movs	r2, #2
 8001ae8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4618      	mov	r0, r3
 8001af0:	f003 fd8e 	bl	8005610 <USB_ReadInterrupts>
 8001af4:	4603      	mov	r3, r0
 8001af6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001afa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001afe:	d11c      	bne.n	8001b3a <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001b08:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f003 0301 	and.w	r3, r3, #1
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d10f      	bne.n	8001b3a <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001b1a:	2110      	movs	r1, #16
 8001b1c:	6938      	ldr	r0, [r7, #16]
 8001b1e:	f003 fc7d 	bl	800541c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001b22:	6938      	ldr	r0, [r7, #16]
 8001b24:	f003 fcae 	bl	8005484 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	2101      	movs	r1, #1
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f003 fe84 	bl	800583c <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001b34:	6878      	ldr	r0, [r7, #4]
 8001b36:	f006 fc51 	bl	80083dc <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f003 fd66 	bl	8005610 <USB_ReadInterrupts>
 8001b44:	4603      	mov	r3, r0
 8001b46:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001b4a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b4e:	d102      	bne.n	8001b56 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8001b50:	6878      	ldr	r0, [r7, #4]
 8001b52:	f001 f89e 	bl	8002c92 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f003 fd58 	bl	8005610 <USB_ReadInterrupts>
 8001b60:	4603      	mov	r3, r0
 8001b62:	f003 0308 	and.w	r3, r3, #8
 8001b66:	2b08      	cmp	r3, #8
 8001b68:	d106      	bne.n	8001b78 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001b6a:	6878      	ldr	r0, [r7, #4]
 8001b6c:	f006 fc1a 	bl	80083a4 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	2208      	movs	r2, #8
 8001b76:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f003 fd47 	bl	8005610 <USB_ReadInterrupts>
 8001b82:	4603      	mov	r3, r0
 8001b84:	f003 0310 	and.w	r3, r3, #16
 8001b88:	2b10      	cmp	r3, #16
 8001b8a:	d101      	bne.n	8001b90 <HAL_HCD_IRQHandler+0x158>
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	e000      	b.n	8001b92 <HAL_HCD_IRQHandler+0x15a>
 8001b90:	2300      	movs	r3, #0
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d012      	beq.n	8001bbc <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	699a      	ldr	r2, [r3, #24]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f022 0210 	bic.w	r2, r2, #16
 8001ba4:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001ba6:	6878      	ldr	r0, [r7, #4]
 8001ba8:	f000 ffa1 	bl	8002aee <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	699a      	ldr	r2, [r3, #24]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f042 0210 	orr.w	r2, r2, #16
 8001bba:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f003 fd25 	bl	8005610 <USB_ReadInterrupts>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bcc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001bd0:	d13a      	bne.n	8001c48 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f004 f95a 	bl	8005e90 <USB_HC_ReadInterrupt>
 8001bdc:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001bde:	2300      	movs	r3, #0
 8001be0:	617b      	str	r3, [r7, #20]
 8001be2:	e025      	b.n	8001c30 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	f003 030f 	and.w	r3, r3, #15
 8001bea:	68ba      	ldr	r2, [r7, #8]
 8001bec:	fa22 f303 	lsr.w	r3, r2, r3
 8001bf0:	f003 0301 	and.w	r3, r3, #1
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d018      	beq.n	8001c2a <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	015a      	lsls	r2, r3, #5
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	4413      	add	r3, r2
 8001c00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001c0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001c0e:	d106      	bne.n	8001c1e <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	b2db      	uxtb	r3, r3
 8001c14:	4619      	mov	r1, r3
 8001c16:	6878      	ldr	r0, [r7, #4]
 8001c18:	f000 f8ab 	bl	8001d72 <HCD_HC_IN_IRQHandler>
 8001c1c:	e005      	b.n	8001c2a <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001c1e:	697b      	ldr	r3, [r7, #20]
 8001c20:	b2db      	uxtb	r3, r3
 8001c22:	4619      	mov	r1, r3
 8001c24:	6878      	ldr	r0, [r7, #4]
 8001c26:	f000 fbf9 	bl	800241c <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001c2a:	697b      	ldr	r3, [r7, #20]
 8001c2c:	3301      	adds	r3, #1
 8001c2e:	617b      	str	r3, [r7, #20]
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	689b      	ldr	r3, [r3, #8]
 8001c34:	697a      	ldr	r2, [r7, #20]
 8001c36:	429a      	cmp	r2, r3
 8001c38:	d3d4      	bcc.n	8001be4 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c42:	615a      	str	r2, [r3, #20]
 8001c44:	e000      	b.n	8001c48 <HAL_HCD_IRQHandler+0x210>
      return;
 8001c46:	bf00      	nop
    }
  }
}
 8001c48:	3718      	adds	r7, #24
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}

08001c4e <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001c4e:	b580      	push	{r7, lr}
 8001c50:	b082      	sub	sp, #8
 8001c52:	af00      	add	r7, sp, #0
 8001c54:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001c5c:	2b01      	cmp	r3, #1
 8001c5e:	d101      	bne.n	8001c64 <HAL_HCD_Start+0x16>
 8001c60:	2302      	movs	r3, #2
 8001c62:	e013      	b.n	8001c8c <HAL_HCD_Start+0x3e>
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2201      	movs	r2, #1
 8001c68:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	2101      	movs	r1, #1
 8001c72:	4618      	mov	r0, r3
 8001c74:	f003 fe46 	bl	8005904 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f003 fb5f 	bl	8005340 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	2200      	movs	r2, #0
 8001c86:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001c8a:	2300      	movs	r3, #0
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	3708      	adds	r7, #8
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}

08001c94 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001ca2:	2b01      	cmp	r3, #1
 8001ca4:	d101      	bne.n	8001caa <HAL_HCD_Stop+0x16>
 8001ca6:	2302      	movs	r3, #2
 8001ca8:	e00d      	b.n	8001cc6 <HAL_HCD_Stop+0x32>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2201      	movs	r2, #1
 8001cae:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f004 fa34 	bl	8006124 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001cc4:	2300      	movs	r3, #0
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	3708      	adds	r7, #8
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}

08001cce <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001cce:	b580      	push	{r7, lr}
 8001cd0:	b082      	sub	sp, #8
 8001cd2:	af00      	add	r7, sp, #0
 8001cd4:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f003 fde8 	bl	80058b0 <USB_ResetPort>
 8001ce0:	4603      	mov	r3, r0
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3708      	adds	r7, #8
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}

08001cea <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001cea:	b480      	push	{r7}
 8001cec:	b083      	sub	sp, #12
 8001cee:	af00      	add	r7, sp, #0
 8001cf0:	6078      	str	r0, [r7, #4]
 8001cf2:	460b      	mov	r3, r1
 8001cf4:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001cf6:	78fb      	ldrb	r3, [r7, #3]
 8001cf8:	687a      	ldr	r2, [r7, #4]
 8001cfa:	212c      	movs	r1, #44	; 0x2c
 8001cfc:	fb01 f303 	mul.w	r3, r1, r3
 8001d00:	4413      	add	r3, r2
 8001d02:	3360      	adds	r3, #96	; 0x60
 8001d04:	781b      	ldrb	r3, [r3, #0]
}
 8001d06:	4618      	mov	r0, r3
 8001d08:	370c      	adds	r7, #12
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr

08001d12 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001d12:	b480      	push	{r7}
 8001d14:	b083      	sub	sp, #12
 8001d16:	af00      	add	r7, sp, #0
 8001d18:	6078      	str	r0, [r7, #4]
 8001d1a:	460b      	mov	r3, r1
 8001d1c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001d1e:	78fb      	ldrb	r3, [r7, #3]
 8001d20:	687a      	ldr	r2, [r7, #4]
 8001d22:	212c      	movs	r1, #44	; 0x2c
 8001d24:	fb01 f303 	mul.w	r3, r1, r3
 8001d28:	4413      	add	r3, r2
 8001d2a:	3350      	adds	r3, #80	; 0x50
 8001d2c:	681b      	ldr	r3, [r3, #0]
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	370c      	adds	r7, #12
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr

08001d3a <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001d3a:	b580      	push	{r7, lr}
 8001d3c:	b082      	sub	sp, #8
 8001d3e:	af00      	add	r7, sp, #0
 8001d40:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4618      	mov	r0, r3
 8001d48:	f003 fe2c 	bl	80059a4 <USB_GetCurrentFrame>
 8001d4c:	4603      	mov	r3, r0
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}

08001d56 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001d56:	b580      	push	{r7, lr}
 8001d58:	b082      	sub	sp, #8
 8001d5a:	af00      	add	r7, sp, #0
 8001d5c:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4618      	mov	r0, r3
 8001d64:	f003 fe07 	bl	8005976 <USB_GetHostSpeed>
 8001d68:	4603      	mov	r3, r0
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	3708      	adds	r7, #8
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}

08001d72 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001d72:	b580      	push	{r7, lr}
 8001d74:	b086      	sub	sp, #24
 8001d76:	af00      	add	r7, sp, #0
 8001d78:	6078      	str	r0, [r7, #4]
 8001d7a:	460b      	mov	r3, r1
 8001d7c:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8001d88:	78fb      	ldrb	r3, [r7, #3]
 8001d8a:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	015a      	lsls	r2, r3, #5
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	4413      	add	r3, r2
 8001d94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d98:	689b      	ldr	r3, [r3, #8]
 8001d9a:	f003 0304 	and.w	r3, r3, #4
 8001d9e:	2b04      	cmp	r3, #4
 8001da0:	d11a      	bne.n	8001dd8 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	015a      	lsls	r2, r3, #5
 8001da6:	693b      	ldr	r3, [r7, #16]
 8001da8:	4413      	add	r3, r2
 8001daa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dae:	461a      	mov	r2, r3
 8001db0:	2304      	movs	r3, #4
 8001db2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001db4:	687a      	ldr	r2, [r7, #4]
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	212c      	movs	r1, #44	; 0x2c
 8001dba:	fb01 f303 	mul.w	r3, r1, r3
 8001dbe:	4413      	add	r3, r2
 8001dc0:	3361      	adds	r3, #97	; 0x61
 8001dc2:	2206      	movs	r2, #6
 8001dc4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	68fa      	ldr	r2, [r7, #12]
 8001dcc:	b2d2      	uxtb	r2, r2
 8001dce:	4611      	mov	r1, r2
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f004 f86e 	bl	8005eb2 <USB_HC_Halt>
 8001dd6:	e0af      	b.n	8001f38 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	015a      	lsls	r2, r3, #5
 8001ddc:	693b      	ldr	r3, [r7, #16]
 8001dde:	4413      	add	r3, r2
 8001de0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001de4:	689b      	ldr	r3, [r3, #8]
 8001de6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001dee:	d11b      	bne.n	8001e28 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	015a      	lsls	r2, r3, #5
 8001df4:	693b      	ldr	r3, [r7, #16]
 8001df6:	4413      	add	r3, r2
 8001df8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dfc:	461a      	mov	r2, r3
 8001dfe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e02:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8001e04:	687a      	ldr	r2, [r7, #4]
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	212c      	movs	r1, #44	; 0x2c
 8001e0a:	fb01 f303 	mul.w	r3, r1, r3
 8001e0e:	4413      	add	r3, r2
 8001e10:	3361      	adds	r3, #97	; 0x61
 8001e12:	2207      	movs	r2, #7
 8001e14:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	68fa      	ldr	r2, [r7, #12]
 8001e1c:	b2d2      	uxtb	r2, r2
 8001e1e:	4611      	mov	r1, r2
 8001e20:	4618      	mov	r0, r3
 8001e22:	f004 f846 	bl	8005eb2 <USB_HC_Halt>
 8001e26:	e087      	b.n	8001f38 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	015a      	lsls	r2, r3, #5
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	4413      	add	r3, r2
 8001e30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e34:	689b      	ldr	r3, [r3, #8]
 8001e36:	f003 0320 	and.w	r3, r3, #32
 8001e3a:	2b20      	cmp	r3, #32
 8001e3c:	d109      	bne.n	8001e52 <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	015a      	lsls	r2, r3, #5
 8001e42:	693b      	ldr	r3, [r7, #16]
 8001e44:	4413      	add	r3, r2
 8001e46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e4a:	461a      	mov	r2, r3
 8001e4c:	2320      	movs	r3, #32
 8001e4e:	6093      	str	r3, [r2, #8]
 8001e50:	e072      	b.n	8001f38 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	015a      	lsls	r2, r3, #5
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	4413      	add	r3, r2
 8001e5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e5e:	689b      	ldr	r3, [r3, #8]
 8001e60:	f003 0308 	and.w	r3, r3, #8
 8001e64:	2b08      	cmp	r3, #8
 8001e66:	d11a      	bne.n	8001e9e <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	015a      	lsls	r2, r3, #5
 8001e6c:	693b      	ldr	r3, [r7, #16]
 8001e6e:	4413      	add	r3, r2
 8001e70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e74:	461a      	mov	r2, r3
 8001e76:	2308      	movs	r3, #8
 8001e78:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8001e7a:	687a      	ldr	r2, [r7, #4]
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	212c      	movs	r1, #44	; 0x2c
 8001e80:	fb01 f303 	mul.w	r3, r1, r3
 8001e84:	4413      	add	r3, r2
 8001e86:	3361      	adds	r3, #97	; 0x61
 8001e88:	2205      	movs	r2, #5
 8001e8a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	68fa      	ldr	r2, [r7, #12]
 8001e92:	b2d2      	uxtb	r2, r2
 8001e94:	4611      	mov	r1, r2
 8001e96:	4618      	mov	r0, r3
 8001e98:	f004 f80b 	bl	8005eb2 <USB_HC_Halt>
 8001e9c:	e04c      	b.n	8001f38 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	015a      	lsls	r2, r3, #5
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	4413      	add	r3, r2
 8001ea6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001eb0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001eb4:	d11b      	bne.n	8001eee <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	015a      	lsls	r2, r3, #5
 8001eba:	693b      	ldr	r3, [r7, #16]
 8001ebc:	4413      	add	r3, r2
 8001ebe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ec2:	461a      	mov	r2, r3
 8001ec4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ec8:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8001eca:	687a      	ldr	r2, [r7, #4]
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	212c      	movs	r1, #44	; 0x2c
 8001ed0:	fb01 f303 	mul.w	r3, r1, r3
 8001ed4:	4413      	add	r3, r2
 8001ed6:	3361      	adds	r3, #97	; 0x61
 8001ed8:	2208      	movs	r2, #8
 8001eda:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	68fa      	ldr	r2, [r7, #12]
 8001ee2:	b2d2      	uxtb	r2, r2
 8001ee4:	4611      	mov	r1, r2
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f003 ffe3 	bl	8005eb2 <USB_HC_Halt>
 8001eec:	e024      	b.n	8001f38 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	015a      	lsls	r2, r3, #5
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	4413      	add	r3, r2
 8001ef6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f00:	2b80      	cmp	r3, #128	; 0x80
 8001f02:	d119      	bne.n	8001f38 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	015a      	lsls	r2, r3, #5
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	4413      	add	r3, r2
 8001f0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f10:	461a      	mov	r2, r3
 8001f12:	2380      	movs	r3, #128	; 0x80
 8001f14:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001f16:	687a      	ldr	r2, [r7, #4]
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	212c      	movs	r1, #44	; 0x2c
 8001f1c:	fb01 f303 	mul.w	r3, r1, r3
 8001f20:	4413      	add	r3, r2
 8001f22:	3361      	adds	r3, #97	; 0x61
 8001f24:	2206      	movs	r2, #6
 8001f26:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	68fa      	ldr	r2, [r7, #12]
 8001f2e:	b2d2      	uxtb	r2, r2
 8001f30:	4611      	mov	r1, r2
 8001f32:	4618      	mov	r0, r3
 8001f34:	f003 ffbd 	bl	8005eb2 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	015a      	lsls	r2, r3, #5
 8001f3c:	693b      	ldr	r3, [r7, #16]
 8001f3e:	4413      	add	r3, r2
 8001f40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f44:	689b      	ldr	r3, [r3, #8]
 8001f46:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001f4a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001f4e:	d112      	bne.n	8001f76 <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	68fa      	ldr	r2, [r7, #12]
 8001f56:	b2d2      	uxtb	r2, r2
 8001f58:	4611      	mov	r1, r2
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f003 ffa9 	bl	8005eb2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	015a      	lsls	r2, r3, #5
 8001f64:	693b      	ldr	r3, [r7, #16]
 8001f66:	4413      	add	r3, r2
 8001f68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f6c:	461a      	mov	r2, r3
 8001f6e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f72:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8001f74:	e24e      	b.n	8002414 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	015a      	lsls	r2, r3, #5
 8001f7a:	693b      	ldr	r3, [r7, #16]
 8001f7c:	4413      	add	r3, r2
 8001f7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	f003 0301 	and.w	r3, r3, #1
 8001f88:	2b01      	cmp	r3, #1
 8001f8a:	f040 80df 	bne.w	800214c <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	691b      	ldr	r3, [r3, #16]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d019      	beq.n	8001fca <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8001f96:	687a      	ldr	r2, [r7, #4]
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	212c      	movs	r1, #44	; 0x2c
 8001f9c:	fb01 f303 	mul.w	r3, r1, r3
 8001fa0:	4413      	add	r3, r2
 8001fa2:	3348      	adds	r3, #72	; 0x48
 8001fa4:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	0159      	lsls	r1, r3, #5
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	440b      	add	r3, r1
 8001fae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fb2:	691b      	ldr	r3, [r3, #16]
 8001fb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8001fb8:	1ad2      	subs	r2, r2, r3
 8001fba:	6879      	ldr	r1, [r7, #4]
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	202c      	movs	r0, #44	; 0x2c
 8001fc0:	fb00 f303 	mul.w	r3, r0, r3
 8001fc4:	440b      	add	r3, r1
 8001fc6:	3350      	adds	r3, #80	; 0x50
 8001fc8:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8001fca:	687a      	ldr	r2, [r7, #4]
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	212c      	movs	r1, #44	; 0x2c
 8001fd0:	fb01 f303 	mul.w	r3, r1, r3
 8001fd4:	4413      	add	r3, r2
 8001fd6:	3361      	adds	r3, #97	; 0x61
 8001fd8:	2201      	movs	r2, #1
 8001fda:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001fdc:	687a      	ldr	r2, [r7, #4]
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	212c      	movs	r1, #44	; 0x2c
 8001fe2:	fb01 f303 	mul.w	r3, r1, r3
 8001fe6:	4413      	add	r3, r2
 8001fe8:	335c      	adds	r3, #92	; 0x5c
 8001fea:	2200      	movs	r2, #0
 8001fec:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	015a      	lsls	r2, r3, #5
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	4413      	add	r3, r2
 8001ff6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ffa:	461a      	mov	r2, r3
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002000:	687a      	ldr	r2, [r7, #4]
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	212c      	movs	r1, #44	; 0x2c
 8002006:	fb01 f303 	mul.w	r3, r1, r3
 800200a:	4413      	add	r3, r2
 800200c:	333f      	adds	r3, #63	; 0x3f
 800200e:	781b      	ldrb	r3, [r3, #0]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d009      	beq.n	8002028 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8002014:	687a      	ldr	r2, [r7, #4]
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	212c      	movs	r1, #44	; 0x2c
 800201a:	fb01 f303 	mul.w	r3, r1, r3
 800201e:	4413      	add	r3, r2
 8002020:	333f      	adds	r3, #63	; 0x3f
 8002022:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002024:	2b02      	cmp	r3, #2
 8002026:	d111      	bne.n	800204c <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	68fa      	ldr	r2, [r7, #12]
 800202e:	b2d2      	uxtb	r2, r2
 8002030:	4611      	mov	r1, r2
 8002032:	4618      	mov	r0, r3
 8002034:	f003 ff3d 	bl	8005eb2 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	015a      	lsls	r2, r3, #5
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	4413      	add	r3, r2
 8002040:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002044:	461a      	mov	r2, r3
 8002046:	2310      	movs	r3, #16
 8002048:	6093      	str	r3, [r2, #8]
 800204a:	e03a      	b.n	80020c2 <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	212c      	movs	r1, #44	; 0x2c
 8002052:	fb01 f303 	mul.w	r3, r1, r3
 8002056:	4413      	add	r3, r2
 8002058:	333f      	adds	r3, #63	; 0x3f
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	2b03      	cmp	r3, #3
 800205e:	d009      	beq.n	8002074 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 8002060:	687a      	ldr	r2, [r7, #4]
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	212c      	movs	r1, #44	; 0x2c
 8002066:	fb01 f303 	mul.w	r3, r1, r3
 800206a:	4413      	add	r3, r2
 800206c:	333f      	adds	r3, #63	; 0x3f
 800206e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8002070:	2b01      	cmp	r3, #1
 8002072:	d126      	bne.n	80020c2 <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	015a      	lsls	r2, r3, #5
 8002078:	693b      	ldr	r3, [r7, #16]
 800207a:	4413      	add	r3, r2
 800207c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	68fa      	ldr	r2, [r7, #12]
 8002084:	0151      	lsls	r1, r2, #5
 8002086:	693a      	ldr	r2, [r7, #16]
 8002088:	440a      	add	r2, r1
 800208a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800208e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002092:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002094:	687a      	ldr	r2, [r7, #4]
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	212c      	movs	r1, #44	; 0x2c
 800209a:	fb01 f303 	mul.w	r3, r1, r3
 800209e:	4413      	add	r3, r2
 80020a0:	3360      	adds	r3, #96	; 0x60
 80020a2:	2201      	movs	r2, #1
 80020a4:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	b2d9      	uxtb	r1, r3
 80020aa:	687a      	ldr	r2, [r7, #4]
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	202c      	movs	r0, #44	; 0x2c
 80020b0:	fb00 f303 	mul.w	r3, r0, r3
 80020b4:	4413      	add	r3, r2
 80020b6:	3360      	adds	r3, #96	; 0x60
 80020b8:	781b      	ldrb	r3, [r3, #0]
 80020ba:	461a      	mov	r2, r3
 80020bc:	6878      	ldr	r0, [r7, #4]
 80020be:	f006 f99b 	bl	80083f8 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	691b      	ldr	r3, [r3, #16]
 80020c6:	2b01      	cmp	r3, #1
 80020c8:	d12b      	bne.n	8002122 <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 80020ca:	687a      	ldr	r2, [r7, #4]
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	212c      	movs	r1, #44	; 0x2c
 80020d0:	fb01 f303 	mul.w	r3, r1, r3
 80020d4:	4413      	add	r3, r2
 80020d6:	3348      	adds	r3, #72	; 0x48
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	6879      	ldr	r1, [r7, #4]
 80020dc:	68fa      	ldr	r2, [r7, #12]
 80020de:	202c      	movs	r0, #44	; 0x2c
 80020e0:	fb00 f202 	mul.w	r2, r0, r2
 80020e4:	440a      	add	r2, r1
 80020e6:	3240      	adds	r2, #64	; 0x40
 80020e8:	8812      	ldrh	r2, [r2, #0]
 80020ea:	fbb3 f3f2 	udiv	r3, r3, r2
 80020ee:	f003 0301 	and.w	r3, r3, #1
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	f000 818e 	beq.w	8002414 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 80020f8:	687a      	ldr	r2, [r7, #4]
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	212c      	movs	r1, #44	; 0x2c
 80020fe:	fb01 f303 	mul.w	r3, r1, r3
 8002102:	4413      	add	r3, r2
 8002104:	3354      	adds	r3, #84	; 0x54
 8002106:	781b      	ldrb	r3, [r3, #0]
 8002108:	f083 0301 	eor.w	r3, r3, #1
 800210c:	b2d8      	uxtb	r0, r3
 800210e:	687a      	ldr	r2, [r7, #4]
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	212c      	movs	r1, #44	; 0x2c
 8002114:	fb01 f303 	mul.w	r3, r1, r3
 8002118:	4413      	add	r3, r2
 800211a:	3354      	adds	r3, #84	; 0x54
 800211c:	4602      	mov	r2, r0
 800211e:	701a      	strb	r2, [r3, #0]
}
 8002120:	e178      	b.n	8002414 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8002122:	687a      	ldr	r2, [r7, #4]
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	212c      	movs	r1, #44	; 0x2c
 8002128:	fb01 f303 	mul.w	r3, r1, r3
 800212c:	4413      	add	r3, r2
 800212e:	3354      	adds	r3, #84	; 0x54
 8002130:	781b      	ldrb	r3, [r3, #0]
 8002132:	f083 0301 	eor.w	r3, r3, #1
 8002136:	b2d8      	uxtb	r0, r3
 8002138:	687a      	ldr	r2, [r7, #4]
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	212c      	movs	r1, #44	; 0x2c
 800213e:	fb01 f303 	mul.w	r3, r1, r3
 8002142:	4413      	add	r3, r2
 8002144:	3354      	adds	r3, #84	; 0x54
 8002146:	4602      	mov	r2, r0
 8002148:	701a      	strb	r2, [r3, #0]
}
 800214a:	e163      	b.n	8002414 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	015a      	lsls	r2, r3, #5
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	4413      	add	r3, r2
 8002154:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002158:	689b      	ldr	r3, [r3, #8]
 800215a:	f003 0302 	and.w	r3, r3, #2
 800215e:	2b02      	cmp	r3, #2
 8002160:	f040 80f6 	bne.w	8002350 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002164:	687a      	ldr	r2, [r7, #4]
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	212c      	movs	r1, #44	; 0x2c
 800216a:	fb01 f303 	mul.w	r3, r1, r3
 800216e:	4413      	add	r3, r2
 8002170:	3361      	adds	r3, #97	; 0x61
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	2b01      	cmp	r3, #1
 8002176:	d109      	bne.n	800218c <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002178:	687a      	ldr	r2, [r7, #4]
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	212c      	movs	r1, #44	; 0x2c
 800217e:	fb01 f303 	mul.w	r3, r1, r3
 8002182:	4413      	add	r3, r2
 8002184:	3360      	adds	r3, #96	; 0x60
 8002186:	2201      	movs	r2, #1
 8002188:	701a      	strb	r2, [r3, #0]
 800218a:	e0c9      	b.n	8002320 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800218c:	687a      	ldr	r2, [r7, #4]
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	212c      	movs	r1, #44	; 0x2c
 8002192:	fb01 f303 	mul.w	r3, r1, r3
 8002196:	4413      	add	r3, r2
 8002198:	3361      	adds	r3, #97	; 0x61
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	2b05      	cmp	r3, #5
 800219e:	d109      	bne.n	80021b4 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 80021a0:	687a      	ldr	r2, [r7, #4]
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	212c      	movs	r1, #44	; 0x2c
 80021a6:	fb01 f303 	mul.w	r3, r1, r3
 80021aa:	4413      	add	r3, r2
 80021ac:	3360      	adds	r3, #96	; 0x60
 80021ae:	2205      	movs	r2, #5
 80021b0:	701a      	strb	r2, [r3, #0]
 80021b2:	e0b5      	b.n	8002320 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80021b4:	687a      	ldr	r2, [r7, #4]
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	212c      	movs	r1, #44	; 0x2c
 80021ba:	fb01 f303 	mul.w	r3, r1, r3
 80021be:	4413      	add	r3, r2
 80021c0:	3361      	adds	r3, #97	; 0x61
 80021c2:	781b      	ldrb	r3, [r3, #0]
 80021c4:	2b06      	cmp	r3, #6
 80021c6:	d009      	beq.n	80021dc <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80021c8:	687a      	ldr	r2, [r7, #4]
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	212c      	movs	r1, #44	; 0x2c
 80021ce:	fb01 f303 	mul.w	r3, r1, r3
 80021d2:	4413      	add	r3, r2
 80021d4:	3361      	adds	r3, #97	; 0x61
 80021d6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80021d8:	2b08      	cmp	r3, #8
 80021da:	d150      	bne.n	800227e <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 80021dc:	687a      	ldr	r2, [r7, #4]
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	212c      	movs	r1, #44	; 0x2c
 80021e2:	fb01 f303 	mul.w	r3, r1, r3
 80021e6:	4413      	add	r3, r2
 80021e8:	335c      	adds	r3, #92	; 0x5c
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	1c5a      	adds	r2, r3, #1
 80021ee:	6879      	ldr	r1, [r7, #4]
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	202c      	movs	r0, #44	; 0x2c
 80021f4:	fb00 f303 	mul.w	r3, r0, r3
 80021f8:	440b      	add	r3, r1
 80021fa:	335c      	adds	r3, #92	; 0x5c
 80021fc:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80021fe:	687a      	ldr	r2, [r7, #4]
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	212c      	movs	r1, #44	; 0x2c
 8002204:	fb01 f303 	mul.w	r3, r1, r3
 8002208:	4413      	add	r3, r2
 800220a:	335c      	adds	r3, #92	; 0x5c
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	2b02      	cmp	r3, #2
 8002210:	d912      	bls.n	8002238 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002212:	687a      	ldr	r2, [r7, #4]
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	212c      	movs	r1, #44	; 0x2c
 8002218:	fb01 f303 	mul.w	r3, r1, r3
 800221c:	4413      	add	r3, r2
 800221e:	335c      	adds	r3, #92	; 0x5c
 8002220:	2200      	movs	r2, #0
 8002222:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002224:	687a      	ldr	r2, [r7, #4]
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	212c      	movs	r1, #44	; 0x2c
 800222a:	fb01 f303 	mul.w	r3, r1, r3
 800222e:	4413      	add	r3, r2
 8002230:	3360      	adds	r3, #96	; 0x60
 8002232:	2204      	movs	r2, #4
 8002234:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002236:	e073      	b.n	8002320 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002238:	687a      	ldr	r2, [r7, #4]
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	212c      	movs	r1, #44	; 0x2c
 800223e:	fb01 f303 	mul.w	r3, r1, r3
 8002242:	4413      	add	r3, r2
 8002244:	3360      	adds	r3, #96	; 0x60
 8002246:	2202      	movs	r2, #2
 8002248:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	015a      	lsls	r2, r3, #5
 800224e:	693b      	ldr	r3, [r7, #16]
 8002250:	4413      	add	r3, r2
 8002252:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800225a:	68bb      	ldr	r3, [r7, #8]
 800225c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002260:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002268:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	015a      	lsls	r2, r3, #5
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	4413      	add	r3, r2
 8002272:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002276:	461a      	mov	r2, r3
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800227c:	e050      	b.n	8002320 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800227e:	687a      	ldr	r2, [r7, #4]
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	212c      	movs	r1, #44	; 0x2c
 8002284:	fb01 f303 	mul.w	r3, r1, r3
 8002288:	4413      	add	r3, r2
 800228a:	3361      	adds	r3, #97	; 0x61
 800228c:	781b      	ldrb	r3, [r3, #0]
 800228e:	2b03      	cmp	r3, #3
 8002290:	d122      	bne.n	80022d8 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002292:	687a      	ldr	r2, [r7, #4]
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	212c      	movs	r1, #44	; 0x2c
 8002298:	fb01 f303 	mul.w	r3, r1, r3
 800229c:	4413      	add	r3, r2
 800229e:	3360      	adds	r3, #96	; 0x60
 80022a0:	2202      	movs	r2, #2
 80022a2:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	015a      	lsls	r2, r3, #5
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	4413      	add	r3, r2
 80022ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80022ba:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80022c2:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	015a      	lsls	r2, r3, #5
 80022c8:	693b      	ldr	r3, [r7, #16]
 80022ca:	4413      	add	r3, r2
 80022cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022d0:	461a      	mov	r2, r3
 80022d2:	68bb      	ldr	r3, [r7, #8]
 80022d4:	6013      	str	r3, [r2, #0]
 80022d6:	e023      	b.n	8002320 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 80022d8:	687a      	ldr	r2, [r7, #4]
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	212c      	movs	r1, #44	; 0x2c
 80022de:	fb01 f303 	mul.w	r3, r1, r3
 80022e2:	4413      	add	r3, r2
 80022e4:	3361      	adds	r3, #97	; 0x61
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	2b07      	cmp	r3, #7
 80022ea:	d119      	bne.n	8002320 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 80022ec:	687a      	ldr	r2, [r7, #4]
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	212c      	movs	r1, #44	; 0x2c
 80022f2:	fb01 f303 	mul.w	r3, r1, r3
 80022f6:	4413      	add	r3, r2
 80022f8:	335c      	adds	r3, #92	; 0x5c
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	1c5a      	adds	r2, r3, #1
 80022fe:	6879      	ldr	r1, [r7, #4]
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	202c      	movs	r0, #44	; 0x2c
 8002304:	fb00 f303 	mul.w	r3, r0, r3
 8002308:	440b      	add	r3, r1
 800230a:	335c      	adds	r3, #92	; 0x5c
 800230c:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 800230e:	687a      	ldr	r2, [r7, #4]
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	212c      	movs	r1, #44	; 0x2c
 8002314:	fb01 f303 	mul.w	r3, r1, r3
 8002318:	4413      	add	r3, r2
 800231a:	3360      	adds	r3, #96	; 0x60
 800231c:	2204      	movs	r2, #4
 800231e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	015a      	lsls	r2, r3, #5
 8002324:	693b      	ldr	r3, [r7, #16]
 8002326:	4413      	add	r3, r2
 8002328:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800232c:	461a      	mov	r2, r3
 800232e:	2302      	movs	r3, #2
 8002330:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	b2d9      	uxtb	r1, r3
 8002336:	687a      	ldr	r2, [r7, #4]
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	202c      	movs	r0, #44	; 0x2c
 800233c:	fb00 f303 	mul.w	r3, r0, r3
 8002340:	4413      	add	r3, r2
 8002342:	3360      	adds	r3, #96	; 0x60
 8002344:	781b      	ldrb	r3, [r3, #0]
 8002346:	461a      	mov	r2, r3
 8002348:	6878      	ldr	r0, [r7, #4]
 800234a:	f006 f855 	bl	80083f8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800234e:	e061      	b.n	8002414 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	015a      	lsls	r2, r3, #5
 8002354:	693b      	ldr	r3, [r7, #16]
 8002356:	4413      	add	r3, r2
 8002358:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	f003 0310 	and.w	r3, r3, #16
 8002362:	2b10      	cmp	r3, #16
 8002364:	d156      	bne.n	8002414 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8002366:	687a      	ldr	r2, [r7, #4]
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	212c      	movs	r1, #44	; 0x2c
 800236c:	fb01 f303 	mul.w	r3, r1, r3
 8002370:	4413      	add	r3, r2
 8002372:	333f      	adds	r3, #63	; 0x3f
 8002374:	781b      	ldrb	r3, [r3, #0]
 8002376:	2b03      	cmp	r3, #3
 8002378:	d111      	bne.n	800239e <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800237a:	687a      	ldr	r2, [r7, #4]
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	212c      	movs	r1, #44	; 0x2c
 8002380:	fb01 f303 	mul.w	r3, r1, r3
 8002384:	4413      	add	r3, r2
 8002386:	335c      	adds	r3, #92	; 0x5c
 8002388:	2200      	movs	r2, #0
 800238a:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	68fa      	ldr	r2, [r7, #12]
 8002392:	b2d2      	uxtb	r2, r2
 8002394:	4611      	mov	r1, r2
 8002396:	4618      	mov	r0, r3
 8002398:	f003 fd8b 	bl	8005eb2 <USB_HC_Halt>
 800239c:	e031      	b.n	8002402 <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800239e:	687a      	ldr	r2, [r7, #4]
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	212c      	movs	r1, #44	; 0x2c
 80023a4:	fb01 f303 	mul.w	r3, r1, r3
 80023a8:	4413      	add	r3, r2
 80023aa:	333f      	adds	r3, #63	; 0x3f
 80023ac:	781b      	ldrb	r3, [r3, #0]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d009      	beq.n	80023c6 <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80023b2:	687a      	ldr	r2, [r7, #4]
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	212c      	movs	r1, #44	; 0x2c
 80023b8:	fb01 f303 	mul.w	r3, r1, r3
 80023bc:	4413      	add	r3, r2
 80023be:	333f      	adds	r3, #63	; 0x3f
 80023c0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80023c2:	2b02      	cmp	r3, #2
 80023c4:	d11d      	bne.n	8002402 <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80023c6:	687a      	ldr	r2, [r7, #4]
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	212c      	movs	r1, #44	; 0x2c
 80023cc:	fb01 f303 	mul.w	r3, r1, r3
 80023d0:	4413      	add	r3, r2
 80023d2:	335c      	adds	r3, #92	; 0x5c
 80023d4:	2200      	movs	r2, #0
 80023d6:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	691b      	ldr	r3, [r3, #16]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d110      	bne.n	8002402 <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 80023e0:	687a      	ldr	r2, [r7, #4]
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	212c      	movs	r1, #44	; 0x2c
 80023e6:	fb01 f303 	mul.w	r3, r1, r3
 80023ea:	4413      	add	r3, r2
 80023ec:	3361      	adds	r3, #97	; 0x61
 80023ee:	2203      	movs	r2, #3
 80023f0:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	68fa      	ldr	r2, [r7, #12]
 80023f8:	b2d2      	uxtb	r2, r2
 80023fa:	4611      	mov	r1, r2
 80023fc:	4618      	mov	r0, r3
 80023fe:	f003 fd58 	bl	8005eb2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	015a      	lsls	r2, r3, #5
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	4413      	add	r3, r2
 800240a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800240e:	461a      	mov	r2, r3
 8002410:	2310      	movs	r3, #16
 8002412:	6093      	str	r3, [r2, #8]
}
 8002414:	bf00      	nop
 8002416:	3718      	adds	r7, #24
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}

0800241c <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b088      	sub	sp, #32
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
 8002424:	460b      	mov	r3, r1
 8002426:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800242e:	69fb      	ldr	r3, [r7, #28]
 8002430:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8002432:	78fb      	ldrb	r3, [r7, #3]
 8002434:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	015a      	lsls	r2, r3, #5
 800243a:	69bb      	ldr	r3, [r7, #24]
 800243c:	4413      	add	r3, r2
 800243e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	f003 0304 	and.w	r3, r3, #4
 8002448:	2b04      	cmp	r3, #4
 800244a:	d11a      	bne.n	8002482 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800244c:	697b      	ldr	r3, [r7, #20]
 800244e:	015a      	lsls	r2, r3, #5
 8002450:	69bb      	ldr	r3, [r7, #24]
 8002452:	4413      	add	r3, r2
 8002454:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002458:	461a      	mov	r2, r3
 800245a:	2304      	movs	r3, #4
 800245c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800245e:	687a      	ldr	r2, [r7, #4]
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	212c      	movs	r1, #44	; 0x2c
 8002464:	fb01 f303 	mul.w	r3, r1, r3
 8002468:	4413      	add	r3, r2
 800246a:	3361      	adds	r3, #97	; 0x61
 800246c:	2206      	movs	r2, #6
 800246e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	697a      	ldr	r2, [r7, #20]
 8002476:	b2d2      	uxtb	r2, r2
 8002478:	4611      	mov	r1, r2
 800247a:	4618      	mov	r0, r3
 800247c:	f003 fd19 	bl	8005eb2 <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 8002480:	e331      	b.n	8002ae6 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	015a      	lsls	r2, r3, #5
 8002486:	69bb      	ldr	r3, [r7, #24]
 8002488:	4413      	add	r3, r2
 800248a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	f003 0320 	and.w	r3, r3, #32
 8002494:	2b20      	cmp	r3, #32
 8002496:	d12e      	bne.n	80024f6 <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	015a      	lsls	r2, r3, #5
 800249c:	69bb      	ldr	r3, [r7, #24]
 800249e:	4413      	add	r3, r2
 80024a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024a4:	461a      	mov	r2, r3
 80024a6:	2320      	movs	r3, #32
 80024a8:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80024aa:	687a      	ldr	r2, [r7, #4]
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	212c      	movs	r1, #44	; 0x2c
 80024b0:	fb01 f303 	mul.w	r3, r1, r3
 80024b4:	4413      	add	r3, r2
 80024b6:	333d      	adds	r3, #61	; 0x3d
 80024b8:	781b      	ldrb	r3, [r3, #0]
 80024ba:	2b01      	cmp	r3, #1
 80024bc:	f040 8313 	bne.w	8002ae6 <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 80024c0:	687a      	ldr	r2, [r7, #4]
 80024c2:	697b      	ldr	r3, [r7, #20]
 80024c4:	212c      	movs	r1, #44	; 0x2c
 80024c6:	fb01 f303 	mul.w	r3, r1, r3
 80024ca:	4413      	add	r3, r2
 80024cc:	333d      	adds	r3, #61	; 0x3d
 80024ce:	2200      	movs	r2, #0
 80024d0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80024d2:	687a      	ldr	r2, [r7, #4]
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	212c      	movs	r1, #44	; 0x2c
 80024d8:	fb01 f303 	mul.w	r3, r1, r3
 80024dc:	4413      	add	r3, r2
 80024de:	3360      	adds	r3, #96	; 0x60
 80024e0:	2202      	movs	r2, #2
 80024e2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	697a      	ldr	r2, [r7, #20]
 80024ea:	b2d2      	uxtb	r2, r2
 80024ec:	4611      	mov	r1, r2
 80024ee:	4618      	mov	r0, r3
 80024f0:	f003 fcdf 	bl	8005eb2 <USB_HC_Halt>
}
 80024f4:	e2f7      	b.n	8002ae6 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	015a      	lsls	r2, r3, #5
 80024fa:	69bb      	ldr	r3, [r7, #24]
 80024fc:	4413      	add	r3, r2
 80024fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002508:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800250c:	d112      	bne.n	8002534 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	015a      	lsls	r2, r3, #5
 8002512:	69bb      	ldr	r3, [r7, #24]
 8002514:	4413      	add	r3, r2
 8002516:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800251a:	461a      	mov	r2, r3
 800251c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002520:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	697a      	ldr	r2, [r7, #20]
 8002528:	b2d2      	uxtb	r2, r2
 800252a:	4611      	mov	r1, r2
 800252c:	4618      	mov	r0, r3
 800252e:	f003 fcc0 	bl	8005eb2 <USB_HC_Halt>
}
 8002532:	e2d8      	b.n	8002ae6 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	015a      	lsls	r2, r3, #5
 8002538:	69bb      	ldr	r3, [r7, #24]
 800253a:	4413      	add	r3, r2
 800253c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	f003 0301 	and.w	r3, r3, #1
 8002546:	2b01      	cmp	r3, #1
 8002548:	d140      	bne.n	80025cc <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800254a:	687a      	ldr	r2, [r7, #4]
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	212c      	movs	r1, #44	; 0x2c
 8002550:	fb01 f303 	mul.w	r3, r1, r3
 8002554:	4413      	add	r3, r2
 8002556:	335c      	adds	r3, #92	; 0x5c
 8002558:	2200      	movs	r2, #0
 800255a:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	015a      	lsls	r2, r3, #5
 8002560:	69bb      	ldr	r3, [r7, #24]
 8002562:	4413      	add	r3, r2
 8002564:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002568:	689b      	ldr	r3, [r3, #8]
 800256a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800256e:	2b40      	cmp	r3, #64	; 0x40
 8002570:	d111      	bne.n	8002596 <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 8002572:	687a      	ldr	r2, [r7, #4]
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	212c      	movs	r1, #44	; 0x2c
 8002578:	fb01 f303 	mul.w	r3, r1, r3
 800257c:	4413      	add	r3, r2
 800257e:	333d      	adds	r3, #61	; 0x3d
 8002580:	2201      	movs	r2, #1
 8002582:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	015a      	lsls	r2, r3, #5
 8002588:	69bb      	ldr	r3, [r7, #24]
 800258a:	4413      	add	r3, r2
 800258c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002590:	461a      	mov	r2, r3
 8002592:	2340      	movs	r3, #64	; 0x40
 8002594:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	015a      	lsls	r2, r3, #5
 800259a:	69bb      	ldr	r3, [r7, #24]
 800259c:	4413      	add	r3, r2
 800259e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025a2:	461a      	mov	r2, r3
 80025a4:	2301      	movs	r3, #1
 80025a6:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80025a8:	687a      	ldr	r2, [r7, #4]
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	212c      	movs	r1, #44	; 0x2c
 80025ae:	fb01 f303 	mul.w	r3, r1, r3
 80025b2:	4413      	add	r3, r2
 80025b4:	3361      	adds	r3, #97	; 0x61
 80025b6:	2201      	movs	r2, #1
 80025b8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	697a      	ldr	r2, [r7, #20]
 80025c0:	b2d2      	uxtb	r2, r2
 80025c2:	4611      	mov	r1, r2
 80025c4:	4618      	mov	r0, r3
 80025c6:	f003 fc74 	bl	8005eb2 <USB_HC_Halt>
}
 80025ca:	e28c      	b.n	8002ae6 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	015a      	lsls	r2, r3, #5
 80025d0:	69bb      	ldr	r3, [r7, #24]
 80025d2:	4413      	add	r3, r2
 80025d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025de:	2b40      	cmp	r3, #64	; 0x40
 80025e0:	d12c      	bne.n	800263c <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 80025e2:	687a      	ldr	r2, [r7, #4]
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	212c      	movs	r1, #44	; 0x2c
 80025e8:	fb01 f303 	mul.w	r3, r1, r3
 80025ec:	4413      	add	r3, r2
 80025ee:	3361      	adds	r3, #97	; 0x61
 80025f0:	2204      	movs	r2, #4
 80025f2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 80025f4:	687a      	ldr	r2, [r7, #4]
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	212c      	movs	r1, #44	; 0x2c
 80025fa:	fb01 f303 	mul.w	r3, r1, r3
 80025fe:	4413      	add	r3, r2
 8002600:	333d      	adds	r3, #61	; 0x3d
 8002602:	2201      	movs	r2, #1
 8002604:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002606:	687a      	ldr	r2, [r7, #4]
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	212c      	movs	r1, #44	; 0x2c
 800260c:	fb01 f303 	mul.w	r3, r1, r3
 8002610:	4413      	add	r3, r2
 8002612:	335c      	adds	r3, #92	; 0x5c
 8002614:	2200      	movs	r2, #0
 8002616:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	697a      	ldr	r2, [r7, #20]
 800261e:	b2d2      	uxtb	r2, r2
 8002620:	4611      	mov	r1, r2
 8002622:	4618      	mov	r0, r3
 8002624:	f003 fc45 	bl	8005eb2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	015a      	lsls	r2, r3, #5
 800262c:	69bb      	ldr	r3, [r7, #24]
 800262e:	4413      	add	r3, r2
 8002630:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002634:	461a      	mov	r2, r3
 8002636:	2340      	movs	r3, #64	; 0x40
 8002638:	6093      	str	r3, [r2, #8]
}
 800263a:	e254      	b.n	8002ae6 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	015a      	lsls	r2, r3, #5
 8002640:	69bb      	ldr	r3, [r7, #24]
 8002642:	4413      	add	r3, r2
 8002644:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002648:	689b      	ldr	r3, [r3, #8]
 800264a:	f003 0308 	and.w	r3, r3, #8
 800264e:	2b08      	cmp	r3, #8
 8002650:	d11a      	bne.n	8002688 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	015a      	lsls	r2, r3, #5
 8002656:	69bb      	ldr	r3, [r7, #24]
 8002658:	4413      	add	r3, r2
 800265a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800265e:	461a      	mov	r2, r3
 8002660:	2308      	movs	r3, #8
 8002662:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8002664:	687a      	ldr	r2, [r7, #4]
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	212c      	movs	r1, #44	; 0x2c
 800266a:	fb01 f303 	mul.w	r3, r1, r3
 800266e:	4413      	add	r3, r2
 8002670:	3361      	adds	r3, #97	; 0x61
 8002672:	2205      	movs	r2, #5
 8002674:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	697a      	ldr	r2, [r7, #20]
 800267c:	b2d2      	uxtb	r2, r2
 800267e:	4611      	mov	r1, r2
 8002680:	4618      	mov	r0, r3
 8002682:	f003 fc16 	bl	8005eb2 <USB_HC_Halt>
}
 8002686:	e22e      	b.n	8002ae6 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	015a      	lsls	r2, r3, #5
 800268c:	69bb      	ldr	r3, [r7, #24]
 800268e:	4413      	add	r3, r2
 8002690:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	f003 0310 	and.w	r3, r3, #16
 800269a:	2b10      	cmp	r3, #16
 800269c:	d140      	bne.n	8002720 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800269e:	687a      	ldr	r2, [r7, #4]
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	212c      	movs	r1, #44	; 0x2c
 80026a4:	fb01 f303 	mul.w	r3, r1, r3
 80026a8:	4413      	add	r3, r2
 80026aa:	335c      	adds	r3, #92	; 0x5c
 80026ac:	2200      	movs	r2, #0
 80026ae:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 80026b0:	687a      	ldr	r2, [r7, #4]
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	212c      	movs	r1, #44	; 0x2c
 80026b6:	fb01 f303 	mul.w	r3, r1, r3
 80026ba:	4413      	add	r3, r2
 80026bc:	3361      	adds	r3, #97	; 0x61
 80026be:	2203      	movs	r2, #3
 80026c0:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 80026c2:	687a      	ldr	r2, [r7, #4]
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	212c      	movs	r1, #44	; 0x2c
 80026c8:	fb01 f303 	mul.w	r3, r1, r3
 80026cc:	4413      	add	r3, r2
 80026ce:	333d      	adds	r3, #61	; 0x3d
 80026d0:	781b      	ldrb	r3, [r3, #0]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d112      	bne.n	80026fc <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 80026d6:	687a      	ldr	r2, [r7, #4]
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	212c      	movs	r1, #44	; 0x2c
 80026dc:	fb01 f303 	mul.w	r3, r1, r3
 80026e0:	4413      	add	r3, r2
 80026e2:	333c      	adds	r3, #60	; 0x3c
 80026e4:	781b      	ldrb	r3, [r3, #0]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d108      	bne.n	80026fc <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 80026ea:	687a      	ldr	r2, [r7, #4]
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	212c      	movs	r1, #44	; 0x2c
 80026f0:	fb01 f303 	mul.w	r3, r1, r3
 80026f4:	4413      	add	r3, r2
 80026f6:	333d      	adds	r3, #61	; 0x3d
 80026f8:	2201      	movs	r2, #1
 80026fa:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	697a      	ldr	r2, [r7, #20]
 8002702:	b2d2      	uxtb	r2, r2
 8002704:	4611      	mov	r1, r2
 8002706:	4618      	mov	r0, r3
 8002708:	f003 fbd3 	bl	8005eb2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800270c:	697b      	ldr	r3, [r7, #20]
 800270e:	015a      	lsls	r2, r3, #5
 8002710:	69bb      	ldr	r3, [r7, #24]
 8002712:	4413      	add	r3, r2
 8002714:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002718:	461a      	mov	r2, r3
 800271a:	2310      	movs	r3, #16
 800271c:	6093      	str	r3, [r2, #8]
}
 800271e:	e1e2      	b.n	8002ae6 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	015a      	lsls	r2, r3, #5
 8002724:	69bb      	ldr	r3, [r7, #24]
 8002726:	4413      	add	r3, r2
 8002728:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800272c:	689b      	ldr	r3, [r3, #8]
 800272e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002732:	2b80      	cmp	r3, #128	; 0x80
 8002734:	d164      	bne.n	8002800 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	691b      	ldr	r3, [r3, #16]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d111      	bne.n	8002762 <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 800273e:	687a      	ldr	r2, [r7, #4]
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	212c      	movs	r1, #44	; 0x2c
 8002744:	fb01 f303 	mul.w	r3, r1, r3
 8002748:	4413      	add	r3, r2
 800274a:	3361      	adds	r3, #97	; 0x61
 800274c:	2206      	movs	r2, #6
 800274e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	697a      	ldr	r2, [r7, #20]
 8002756:	b2d2      	uxtb	r2, r2
 8002758:	4611      	mov	r1, r2
 800275a:	4618      	mov	r0, r3
 800275c:	f003 fba9 	bl	8005eb2 <USB_HC_Halt>
 8002760:	e044      	b.n	80027ec <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 8002762:	687a      	ldr	r2, [r7, #4]
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	212c      	movs	r1, #44	; 0x2c
 8002768:	fb01 f303 	mul.w	r3, r1, r3
 800276c:	4413      	add	r3, r2
 800276e:	335c      	adds	r3, #92	; 0x5c
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	1c5a      	adds	r2, r3, #1
 8002774:	6879      	ldr	r1, [r7, #4]
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	202c      	movs	r0, #44	; 0x2c
 800277a:	fb00 f303 	mul.w	r3, r0, r3
 800277e:	440b      	add	r3, r1
 8002780:	335c      	adds	r3, #92	; 0x5c
 8002782:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002784:	687a      	ldr	r2, [r7, #4]
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	212c      	movs	r1, #44	; 0x2c
 800278a:	fb01 f303 	mul.w	r3, r1, r3
 800278e:	4413      	add	r3, r2
 8002790:	335c      	adds	r3, #92	; 0x5c
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	2b02      	cmp	r3, #2
 8002796:	d920      	bls.n	80027da <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002798:	687a      	ldr	r2, [r7, #4]
 800279a:	697b      	ldr	r3, [r7, #20]
 800279c:	212c      	movs	r1, #44	; 0x2c
 800279e:	fb01 f303 	mul.w	r3, r1, r3
 80027a2:	4413      	add	r3, r2
 80027a4:	335c      	adds	r3, #92	; 0x5c
 80027a6:	2200      	movs	r2, #0
 80027a8:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80027aa:	687a      	ldr	r2, [r7, #4]
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	212c      	movs	r1, #44	; 0x2c
 80027b0:	fb01 f303 	mul.w	r3, r1, r3
 80027b4:	4413      	add	r3, r2
 80027b6:	3360      	adds	r3, #96	; 0x60
 80027b8:	2204      	movs	r2, #4
 80027ba:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	b2d9      	uxtb	r1, r3
 80027c0:	687a      	ldr	r2, [r7, #4]
 80027c2:	697b      	ldr	r3, [r7, #20]
 80027c4:	202c      	movs	r0, #44	; 0x2c
 80027c6:	fb00 f303 	mul.w	r3, r0, r3
 80027ca:	4413      	add	r3, r2
 80027cc:	3360      	adds	r3, #96	; 0x60
 80027ce:	781b      	ldrb	r3, [r3, #0]
 80027d0:	461a      	mov	r2, r3
 80027d2:	6878      	ldr	r0, [r7, #4]
 80027d4:	f005 fe10 	bl	80083f8 <HAL_HCD_HC_NotifyURBChange_Callback>
 80027d8:	e008      	b.n	80027ec <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80027da:	687a      	ldr	r2, [r7, #4]
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	212c      	movs	r1, #44	; 0x2c
 80027e0:	fb01 f303 	mul.w	r3, r1, r3
 80027e4:	4413      	add	r3, r2
 80027e6:	3360      	adds	r3, #96	; 0x60
 80027e8:	2202      	movs	r2, #2
 80027ea:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	015a      	lsls	r2, r3, #5
 80027f0:	69bb      	ldr	r3, [r7, #24]
 80027f2:	4413      	add	r3, r2
 80027f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027f8:	461a      	mov	r2, r3
 80027fa:	2380      	movs	r3, #128	; 0x80
 80027fc:	6093      	str	r3, [r2, #8]
}
 80027fe:	e172      	b.n	8002ae6 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	015a      	lsls	r2, r3, #5
 8002804:	69bb      	ldr	r3, [r7, #24]
 8002806:	4413      	add	r3, r2
 8002808:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002812:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002816:	d11b      	bne.n	8002850 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8002818:	687a      	ldr	r2, [r7, #4]
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	212c      	movs	r1, #44	; 0x2c
 800281e:	fb01 f303 	mul.w	r3, r1, r3
 8002822:	4413      	add	r3, r2
 8002824:	3361      	adds	r3, #97	; 0x61
 8002826:	2208      	movs	r2, #8
 8002828:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	697a      	ldr	r2, [r7, #20]
 8002830:	b2d2      	uxtb	r2, r2
 8002832:	4611      	mov	r1, r2
 8002834:	4618      	mov	r0, r3
 8002836:	f003 fb3c 	bl	8005eb2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	015a      	lsls	r2, r3, #5
 800283e:	69bb      	ldr	r3, [r7, #24]
 8002840:	4413      	add	r3, r2
 8002842:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002846:	461a      	mov	r2, r3
 8002848:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800284c:	6093      	str	r3, [r2, #8]
}
 800284e:	e14a      	b.n	8002ae6 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	015a      	lsls	r2, r3, #5
 8002854:	69bb      	ldr	r3, [r7, #24]
 8002856:	4413      	add	r3, r2
 8002858:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800285c:	689b      	ldr	r3, [r3, #8]
 800285e:	f003 0302 	and.w	r3, r3, #2
 8002862:	2b02      	cmp	r3, #2
 8002864:	f040 813f 	bne.w	8002ae6 <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002868:	687a      	ldr	r2, [r7, #4]
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	212c      	movs	r1, #44	; 0x2c
 800286e:	fb01 f303 	mul.w	r3, r1, r3
 8002872:	4413      	add	r3, r2
 8002874:	3361      	adds	r3, #97	; 0x61
 8002876:	781b      	ldrb	r3, [r3, #0]
 8002878:	2b01      	cmp	r3, #1
 800287a:	d17d      	bne.n	8002978 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 800287c:	687a      	ldr	r2, [r7, #4]
 800287e:	697b      	ldr	r3, [r7, #20]
 8002880:	212c      	movs	r1, #44	; 0x2c
 8002882:	fb01 f303 	mul.w	r3, r1, r3
 8002886:	4413      	add	r3, r2
 8002888:	3360      	adds	r3, #96	; 0x60
 800288a:	2201      	movs	r2, #1
 800288c:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800288e:	687a      	ldr	r2, [r7, #4]
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	212c      	movs	r1, #44	; 0x2c
 8002894:	fb01 f303 	mul.w	r3, r1, r3
 8002898:	4413      	add	r3, r2
 800289a:	333f      	adds	r3, #63	; 0x3f
 800289c:	781b      	ldrb	r3, [r3, #0]
 800289e:	2b02      	cmp	r3, #2
 80028a0:	d00a      	beq.n	80028b8 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80028a2:	687a      	ldr	r2, [r7, #4]
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	212c      	movs	r1, #44	; 0x2c
 80028a8:	fb01 f303 	mul.w	r3, r1, r3
 80028ac:	4413      	add	r3, r2
 80028ae:	333f      	adds	r3, #63	; 0x3f
 80028b0:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80028b2:	2b03      	cmp	r3, #3
 80028b4:	f040 8100 	bne.w	8002ab8 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	691b      	ldr	r3, [r3, #16]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d113      	bne.n	80028e8 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 80028c0:	687a      	ldr	r2, [r7, #4]
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	212c      	movs	r1, #44	; 0x2c
 80028c6:	fb01 f303 	mul.w	r3, r1, r3
 80028ca:	4413      	add	r3, r2
 80028cc:	3355      	adds	r3, #85	; 0x55
 80028ce:	781b      	ldrb	r3, [r3, #0]
 80028d0:	f083 0301 	eor.w	r3, r3, #1
 80028d4:	b2d8      	uxtb	r0, r3
 80028d6:	687a      	ldr	r2, [r7, #4]
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	212c      	movs	r1, #44	; 0x2c
 80028dc:	fb01 f303 	mul.w	r3, r1, r3
 80028e0:	4413      	add	r3, r2
 80028e2:	3355      	adds	r3, #85	; 0x55
 80028e4:	4602      	mov	r2, r0
 80028e6:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	691b      	ldr	r3, [r3, #16]
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	f040 80e3 	bne.w	8002ab8 <HCD_HC_OUT_IRQHandler+0x69c>
 80028f2:	687a      	ldr	r2, [r7, #4]
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	212c      	movs	r1, #44	; 0x2c
 80028f8:	fb01 f303 	mul.w	r3, r1, r3
 80028fc:	4413      	add	r3, r2
 80028fe:	334c      	adds	r3, #76	; 0x4c
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	2b00      	cmp	r3, #0
 8002904:	f000 80d8 	beq.w	8002ab8 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8002908:	687a      	ldr	r2, [r7, #4]
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	212c      	movs	r1, #44	; 0x2c
 800290e:	fb01 f303 	mul.w	r3, r1, r3
 8002912:	4413      	add	r3, r2
 8002914:	334c      	adds	r3, #76	; 0x4c
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	6879      	ldr	r1, [r7, #4]
 800291a:	697a      	ldr	r2, [r7, #20]
 800291c:	202c      	movs	r0, #44	; 0x2c
 800291e:	fb00 f202 	mul.w	r2, r0, r2
 8002922:	440a      	add	r2, r1
 8002924:	3240      	adds	r2, #64	; 0x40
 8002926:	8812      	ldrh	r2, [r2, #0]
 8002928:	4413      	add	r3, r2
 800292a:	3b01      	subs	r3, #1
 800292c:	6879      	ldr	r1, [r7, #4]
 800292e:	697a      	ldr	r2, [r7, #20]
 8002930:	202c      	movs	r0, #44	; 0x2c
 8002932:	fb00 f202 	mul.w	r2, r0, r2
 8002936:	440a      	add	r2, r1
 8002938:	3240      	adds	r2, #64	; 0x40
 800293a:	8812      	ldrh	r2, [r2, #0]
 800293c:	fbb3 f3f2 	udiv	r3, r3, r2
 8002940:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	f003 0301 	and.w	r3, r3, #1
 8002948:	2b00      	cmp	r3, #0
 800294a:	f000 80b5 	beq.w	8002ab8 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 800294e:	687a      	ldr	r2, [r7, #4]
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	212c      	movs	r1, #44	; 0x2c
 8002954:	fb01 f303 	mul.w	r3, r1, r3
 8002958:	4413      	add	r3, r2
 800295a:	3355      	adds	r3, #85	; 0x55
 800295c:	781b      	ldrb	r3, [r3, #0]
 800295e:	f083 0301 	eor.w	r3, r3, #1
 8002962:	b2d8      	uxtb	r0, r3
 8002964:	687a      	ldr	r2, [r7, #4]
 8002966:	697b      	ldr	r3, [r7, #20]
 8002968:	212c      	movs	r1, #44	; 0x2c
 800296a:	fb01 f303 	mul.w	r3, r1, r3
 800296e:	4413      	add	r3, r2
 8002970:	3355      	adds	r3, #85	; 0x55
 8002972:	4602      	mov	r2, r0
 8002974:	701a      	strb	r2, [r3, #0]
 8002976:	e09f      	b.n	8002ab8 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002978:	687a      	ldr	r2, [r7, #4]
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	212c      	movs	r1, #44	; 0x2c
 800297e:	fb01 f303 	mul.w	r3, r1, r3
 8002982:	4413      	add	r3, r2
 8002984:	3361      	adds	r3, #97	; 0x61
 8002986:	781b      	ldrb	r3, [r3, #0]
 8002988:	2b03      	cmp	r3, #3
 800298a:	d109      	bne.n	80029a0 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800298c:	687a      	ldr	r2, [r7, #4]
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	212c      	movs	r1, #44	; 0x2c
 8002992:	fb01 f303 	mul.w	r3, r1, r3
 8002996:	4413      	add	r3, r2
 8002998:	3360      	adds	r3, #96	; 0x60
 800299a:	2202      	movs	r2, #2
 800299c:	701a      	strb	r2, [r3, #0]
 800299e:	e08b      	b.n	8002ab8 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80029a0:	687a      	ldr	r2, [r7, #4]
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	212c      	movs	r1, #44	; 0x2c
 80029a6:	fb01 f303 	mul.w	r3, r1, r3
 80029aa:	4413      	add	r3, r2
 80029ac:	3361      	adds	r3, #97	; 0x61
 80029ae:	781b      	ldrb	r3, [r3, #0]
 80029b0:	2b04      	cmp	r3, #4
 80029b2:	d109      	bne.n	80029c8 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80029b4:	687a      	ldr	r2, [r7, #4]
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	212c      	movs	r1, #44	; 0x2c
 80029ba:	fb01 f303 	mul.w	r3, r1, r3
 80029be:	4413      	add	r3, r2
 80029c0:	3360      	adds	r3, #96	; 0x60
 80029c2:	2202      	movs	r2, #2
 80029c4:	701a      	strb	r2, [r3, #0]
 80029c6:	e077      	b.n	8002ab8 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80029c8:	687a      	ldr	r2, [r7, #4]
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	212c      	movs	r1, #44	; 0x2c
 80029ce:	fb01 f303 	mul.w	r3, r1, r3
 80029d2:	4413      	add	r3, r2
 80029d4:	3361      	adds	r3, #97	; 0x61
 80029d6:	781b      	ldrb	r3, [r3, #0]
 80029d8:	2b05      	cmp	r3, #5
 80029da:	d109      	bne.n	80029f0 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80029dc:	687a      	ldr	r2, [r7, #4]
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	212c      	movs	r1, #44	; 0x2c
 80029e2:	fb01 f303 	mul.w	r3, r1, r3
 80029e6:	4413      	add	r3, r2
 80029e8:	3360      	adds	r3, #96	; 0x60
 80029ea:	2205      	movs	r2, #5
 80029ec:	701a      	strb	r2, [r3, #0]
 80029ee:	e063      	b.n	8002ab8 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80029f0:	687a      	ldr	r2, [r7, #4]
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	212c      	movs	r1, #44	; 0x2c
 80029f6:	fb01 f303 	mul.w	r3, r1, r3
 80029fa:	4413      	add	r3, r2
 80029fc:	3361      	adds	r3, #97	; 0x61
 80029fe:	781b      	ldrb	r3, [r3, #0]
 8002a00:	2b06      	cmp	r3, #6
 8002a02:	d009      	beq.n	8002a18 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002a04:	687a      	ldr	r2, [r7, #4]
 8002a06:	697b      	ldr	r3, [r7, #20]
 8002a08:	212c      	movs	r1, #44	; 0x2c
 8002a0a:	fb01 f303 	mul.w	r3, r1, r3
 8002a0e:	4413      	add	r3, r2
 8002a10:	3361      	adds	r3, #97	; 0x61
 8002a12:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002a14:	2b08      	cmp	r3, #8
 8002a16:	d14f      	bne.n	8002ab8 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 8002a18:	687a      	ldr	r2, [r7, #4]
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	212c      	movs	r1, #44	; 0x2c
 8002a1e:	fb01 f303 	mul.w	r3, r1, r3
 8002a22:	4413      	add	r3, r2
 8002a24:	335c      	adds	r3, #92	; 0x5c
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	1c5a      	adds	r2, r3, #1
 8002a2a:	6879      	ldr	r1, [r7, #4]
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	202c      	movs	r0, #44	; 0x2c
 8002a30:	fb00 f303 	mul.w	r3, r0, r3
 8002a34:	440b      	add	r3, r1
 8002a36:	335c      	adds	r3, #92	; 0x5c
 8002a38:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002a3a:	687a      	ldr	r2, [r7, #4]
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	212c      	movs	r1, #44	; 0x2c
 8002a40:	fb01 f303 	mul.w	r3, r1, r3
 8002a44:	4413      	add	r3, r2
 8002a46:	335c      	adds	r3, #92	; 0x5c
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	2b02      	cmp	r3, #2
 8002a4c:	d912      	bls.n	8002a74 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	212c      	movs	r1, #44	; 0x2c
 8002a54:	fb01 f303 	mul.w	r3, r1, r3
 8002a58:	4413      	add	r3, r2
 8002a5a:	335c      	adds	r3, #92	; 0x5c
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002a60:	687a      	ldr	r2, [r7, #4]
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	212c      	movs	r1, #44	; 0x2c
 8002a66:	fb01 f303 	mul.w	r3, r1, r3
 8002a6a:	4413      	add	r3, r2
 8002a6c:	3360      	adds	r3, #96	; 0x60
 8002a6e:	2204      	movs	r2, #4
 8002a70:	701a      	strb	r2, [r3, #0]
 8002a72:	e021      	b.n	8002ab8 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002a74:	687a      	ldr	r2, [r7, #4]
 8002a76:	697b      	ldr	r3, [r7, #20]
 8002a78:	212c      	movs	r1, #44	; 0x2c
 8002a7a:	fb01 f303 	mul.w	r3, r1, r3
 8002a7e:	4413      	add	r3, r2
 8002a80:	3360      	adds	r3, #96	; 0x60
 8002a82:	2202      	movs	r2, #2
 8002a84:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002a86:	697b      	ldr	r3, [r7, #20]
 8002a88:	015a      	lsls	r2, r3, #5
 8002a8a:	69bb      	ldr	r3, [r7, #24]
 8002a8c:	4413      	add	r3, r2
 8002a8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002a9c:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002aa4:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	015a      	lsls	r2, r3, #5
 8002aaa:	69bb      	ldr	r3, [r7, #24]
 8002aac:	4413      	add	r3, r2
 8002aae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ab2:	461a      	mov	r2, r3
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	015a      	lsls	r2, r3, #5
 8002abc:	69bb      	ldr	r3, [r7, #24]
 8002abe:	4413      	add	r3, r2
 8002ac0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ac4:	461a      	mov	r2, r3
 8002ac6:	2302      	movs	r3, #2
 8002ac8:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	b2d9      	uxtb	r1, r3
 8002ace:	687a      	ldr	r2, [r7, #4]
 8002ad0:	697b      	ldr	r3, [r7, #20]
 8002ad2:	202c      	movs	r0, #44	; 0x2c
 8002ad4:	fb00 f303 	mul.w	r3, r0, r3
 8002ad8:	4413      	add	r3, r2
 8002ada:	3360      	adds	r3, #96	; 0x60
 8002adc:	781b      	ldrb	r3, [r3, #0]
 8002ade:	461a      	mov	r2, r3
 8002ae0:	6878      	ldr	r0, [r7, #4]
 8002ae2:	f005 fc89 	bl	80083f8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002ae6:	bf00      	nop
 8002ae8:	3720      	adds	r7, #32
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}

08002aee <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002aee:	b580      	push	{r7, lr}
 8002af0:	b08a      	sub	sp, #40	; 0x28
 8002af2:	af00      	add	r7, sp, #0
 8002af4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002afe:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	6a1b      	ldr	r3, [r3, #32]
 8002b06:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8002b08:	69fb      	ldr	r3, [r7, #28]
 8002b0a:	f003 030f 	and.w	r3, r3, #15
 8002b0e:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002b10:	69fb      	ldr	r3, [r7, #28]
 8002b12:	0c5b      	lsrs	r3, r3, #17
 8002b14:	f003 030f 	and.w	r3, r3, #15
 8002b18:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002b1a:	69fb      	ldr	r3, [r7, #28]
 8002b1c:	091b      	lsrs	r3, r3, #4
 8002b1e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002b22:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	2b02      	cmp	r3, #2
 8002b28:	d004      	beq.n	8002b34 <HCD_RXQLVL_IRQHandler+0x46>
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	2b05      	cmp	r3, #5
 8002b2e:	f000 80a9 	beq.w	8002c84 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8002b32:	e0aa      	b.n	8002c8a <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	f000 80a6 	beq.w	8002c88 <HCD_RXQLVL_IRQHandler+0x19a>
 8002b3c:	687a      	ldr	r2, [r7, #4]
 8002b3e:	69bb      	ldr	r3, [r7, #24]
 8002b40:	212c      	movs	r1, #44	; 0x2c
 8002b42:	fb01 f303 	mul.w	r3, r1, r3
 8002b46:	4413      	add	r3, r2
 8002b48:	3344      	adds	r3, #68	; 0x44
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	f000 809b 	beq.w	8002c88 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8002b52:	687a      	ldr	r2, [r7, #4]
 8002b54:	69bb      	ldr	r3, [r7, #24]
 8002b56:	212c      	movs	r1, #44	; 0x2c
 8002b58:	fb01 f303 	mul.w	r3, r1, r3
 8002b5c:	4413      	add	r3, r2
 8002b5e:	3350      	adds	r3, #80	; 0x50
 8002b60:	681a      	ldr	r2, [r3, #0]
 8002b62:	693b      	ldr	r3, [r7, #16]
 8002b64:	441a      	add	r2, r3
 8002b66:	6879      	ldr	r1, [r7, #4]
 8002b68:	69bb      	ldr	r3, [r7, #24]
 8002b6a:	202c      	movs	r0, #44	; 0x2c
 8002b6c:	fb00 f303 	mul.w	r3, r0, r3
 8002b70:	440b      	add	r3, r1
 8002b72:	334c      	adds	r3, #76	; 0x4c
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	429a      	cmp	r2, r3
 8002b78:	d87a      	bhi.n	8002c70 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6818      	ldr	r0, [r3, #0]
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	69bb      	ldr	r3, [r7, #24]
 8002b82:	212c      	movs	r1, #44	; 0x2c
 8002b84:	fb01 f303 	mul.w	r3, r1, r3
 8002b88:	4413      	add	r3, r2
 8002b8a:	3344      	adds	r3, #68	; 0x44
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	693a      	ldr	r2, [r7, #16]
 8002b90:	b292      	uxth	r2, r2
 8002b92:	4619      	mov	r1, r3
 8002b94:	f002 fce4 	bl	8005560 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8002b98:	687a      	ldr	r2, [r7, #4]
 8002b9a:	69bb      	ldr	r3, [r7, #24]
 8002b9c:	212c      	movs	r1, #44	; 0x2c
 8002b9e:	fb01 f303 	mul.w	r3, r1, r3
 8002ba2:	4413      	add	r3, r2
 8002ba4:	3344      	adds	r3, #68	; 0x44
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	441a      	add	r2, r3
 8002bac:	6879      	ldr	r1, [r7, #4]
 8002bae:	69bb      	ldr	r3, [r7, #24]
 8002bb0:	202c      	movs	r0, #44	; 0x2c
 8002bb2:	fb00 f303 	mul.w	r3, r0, r3
 8002bb6:	440b      	add	r3, r1
 8002bb8:	3344      	adds	r3, #68	; 0x44
 8002bba:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8002bbc:	687a      	ldr	r2, [r7, #4]
 8002bbe:	69bb      	ldr	r3, [r7, #24]
 8002bc0:	212c      	movs	r1, #44	; 0x2c
 8002bc2:	fb01 f303 	mul.w	r3, r1, r3
 8002bc6:	4413      	add	r3, r2
 8002bc8:	3350      	adds	r3, #80	; 0x50
 8002bca:	681a      	ldr	r2, [r3, #0]
 8002bcc:	693b      	ldr	r3, [r7, #16]
 8002bce:	441a      	add	r2, r3
 8002bd0:	6879      	ldr	r1, [r7, #4]
 8002bd2:	69bb      	ldr	r3, [r7, #24]
 8002bd4:	202c      	movs	r0, #44	; 0x2c
 8002bd6:	fb00 f303 	mul.w	r3, r0, r3
 8002bda:	440b      	add	r3, r1
 8002bdc:	3350      	adds	r3, #80	; 0x50
 8002bde:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8002be0:	69bb      	ldr	r3, [r7, #24]
 8002be2:	015a      	lsls	r2, r3, #5
 8002be4:	6a3b      	ldr	r3, [r7, #32]
 8002be6:	4413      	add	r3, r2
 8002be8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002bec:	691b      	ldr	r3, [r3, #16]
 8002bee:	0cdb      	lsrs	r3, r3, #19
 8002bf0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002bf4:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8002bf6:	687a      	ldr	r2, [r7, #4]
 8002bf8:	69bb      	ldr	r3, [r7, #24]
 8002bfa:	212c      	movs	r1, #44	; 0x2c
 8002bfc:	fb01 f303 	mul.w	r3, r1, r3
 8002c00:	4413      	add	r3, r2
 8002c02:	3340      	adds	r3, #64	; 0x40
 8002c04:	881b      	ldrh	r3, [r3, #0]
 8002c06:	461a      	mov	r2, r3
 8002c08:	693b      	ldr	r3, [r7, #16]
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d13c      	bne.n	8002c88 <HCD_RXQLVL_IRQHandler+0x19a>
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d039      	beq.n	8002c88 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002c14:	69bb      	ldr	r3, [r7, #24]
 8002c16:	015a      	lsls	r2, r3, #5
 8002c18:	6a3b      	ldr	r3, [r7, #32]
 8002c1a:	4413      	add	r3, r2
 8002c1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002c2a:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002c32:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002c34:	69bb      	ldr	r3, [r7, #24]
 8002c36:	015a      	lsls	r2, r3, #5
 8002c38:	6a3b      	ldr	r3, [r7, #32]
 8002c3a:	4413      	add	r3, r2
 8002c3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c40:	461a      	mov	r2, r3
 8002c42:	68bb      	ldr	r3, [r7, #8]
 8002c44:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8002c46:	687a      	ldr	r2, [r7, #4]
 8002c48:	69bb      	ldr	r3, [r7, #24]
 8002c4a:	212c      	movs	r1, #44	; 0x2c
 8002c4c:	fb01 f303 	mul.w	r3, r1, r3
 8002c50:	4413      	add	r3, r2
 8002c52:	3354      	adds	r3, #84	; 0x54
 8002c54:	781b      	ldrb	r3, [r3, #0]
 8002c56:	f083 0301 	eor.w	r3, r3, #1
 8002c5a:	b2d8      	uxtb	r0, r3
 8002c5c:	687a      	ldr	r2, [r7, #4]
 8002c5e:	69bb      	ldr	r3, [r7, #24]
 8002c60:	212c      	movs	r1, #44	; 0x2c
 8002c62:	fb01 f303 	mul.w	r3, r1, r3
 8002c66:	4413      	add	r3, r2
 8002c68:	3354      	adds	r3, #84	; 0x54
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	701a      	strb	r2, [r3, #0]
      break;
 8002c6e:	e00b      	b.n	8002c88 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002c70:	687a      	ldr	r2, [r7, #4]
 8002c72:	69bb      	ldr	r3, [r7, #24]
 8002c74:	212c      	movs	r1, #44	; 0x2c
 8002c76:	fb01 f303 	mul.w	r3, r1, r3
 8002c7a:	4413      	add	r3, r2
 8002c7c:	3360      	adds	r3, #96	; 0x60
 8002c7e:	2204      	movs	r2, #4
 8002c80:	701a      	strb	r2, [r3, #0]
      break;
 8002c82:	e001      	b.n	8002c88 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8002c84:	bf00      	nop
 8002c86:	e000      	b.n	8002c8a <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8002c88:	bf00      	nop
  }
}
 8002c8a:	bf00      	nop
 8002c8c:	3728      	adds	r7, #40	; 0x28
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}

08002c92 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002c92:	b580      	push	{r7, lr}
 8002c94:	b086      	sub	sp, #24
 8002c96:	af00      	add	r7, sp, #0
 8002c98:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002cbe:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	f003 0302 	and.w	r3, r3, #2
 8002cc6:	2b02      	cmp	r3, #2
 8002cc8:	d10b      	bne.n	8002ce2 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	f003 0301 	and.w	r3, r3, #1
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d102      	bne.n	8002cda <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8002cd4:	6878      	ldr	r0, [r7, #4]
 8002cd6:	f005 fb73 	bl	80083c0 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	f043 0302 	orr.w	r3, r3, #2
 8002ce0:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	f003 0308 	and.w	r3, r3, #8
 8002ce8:	2b08      	cmp	r3, #8
 8002cea:	d132      	bne.n	8002d52 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	f043 0308 	orr.w	r3, r3, #8
 8002cf2:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	f003 0304 	and.w	r3, r3, #4
 8002cfa:	2b04      	cmp	r3, #4
 8002cfc:	d126      	bne.n	8002d4c <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	699b      	ldr	r3, [r3, #24]
 8002d02:	2b02      	cmp	r3, #2
 8002d04:	d113      	bne.n	8002d2e <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8002d0c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002d10:	d106      	bne.n	8002d20 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	2102      	movs	r1, #2
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f002 fd8f 	bl	800583c <USB_InitFSLSPClkSel>
 8002d1e:	e011      	b.n	8002d44 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	2101      	movs	r1, #1
 8002d26:	4618      	mov	r0, r3
 8002d28:	f002 fd88 	bl	800583c <USB_InitFSLSPClkSel>
 8002d2c:	e00a      	b.n	8002d44 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d106      	bne.n	8002d44 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002d3c:	461a      	mov	r2, r3
 8002d3e:	f64e 2360 	movw	r3, #60000	; 0xea60
 8002d42:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8002d44:	6878      	ldr	r0, [r7, #4]
 8002d46:	f005 fb65 	bl	8008414 <HAL_HCD_PortEnabled_Callback>
 8002d4a:	e002      	b.n	8002d52 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8002d4c:	6878      	ldr	r0, [r7, #4]
 8002d4e:	f005 fb6f 	bl	8008430 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	f003 0320 	and.w	r3, r3, #32
 8002d58:	2b20      	cmp	r3, #32
 8002d5a:	d103      	bne.n	8002d64 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	f043 0320 	orr.w	r3, r3, #32
 8002d62:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8002d64:	693b      	ldr	r3, [r7, #16]
 8002d66:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002d6a:	461a      	mov	r2, r3
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	6013      	str	r3, [r2, #0]
}
 8002d70:	bf00      	nop
 8002d72:	3718      	adds	r7, #24
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}

08002d78 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b084      	sub	sp, #16
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d101      	bne.n	8002d8a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e12b      	b.n	8002fe2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d90:	b2db      	uxtb	r3, r3
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d106      	bne.n	8002da4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002d9e:	6878      	ldr	r0, [r7, #4]
 8002da0:	f7fd fe74 	bl	8000a8c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2224      	movs	r2, #36	; 0x24
 8002da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f022 0201 	bic.w	r2, r2, #1
 8002dba:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002dca:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	681a      	ldr	r2, [r3, #0]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002dda:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ddc:	f002 f872 	bl	8004ec4 <HAL_RCC_GetPCLK1Freq>
 8002de0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	4a81      	ldr	r2, [pc, #516]	; (8002fec <HAL_I2C_Init+0x274>)
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d807      	bhi.n	8002dfc <HAL_I2C_Init+0x84>
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	4a80      	ldr	r2, [pc, #512]	; (8002ff0 <HAL_I2C_Init+0x278>)
 8002df0:	4293      	cmp	r3, r2
 8002df2:	bf94      	ite	ls
 8002df4:	2301      	movls	r3, #1
 8002df6:	2300      	movhi	r3, #0
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	e006      	b.n	8002e0a <HAL_I2C_Init+0x92>
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	4a7d      	ldr	r2, [pc, #500]	; (8002ff4 <HAL_I2C_Init+0x27c>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	bf94      	ite	ls
 8002e04:	2301      	movls	r3, #1
 8002e06:	2300      	movhi	r3, #0
 8002e08:	b2db      	uxtb	r3, r3
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d001      	beq.n	8002e12 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e0e7      	b.n	8002fe2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	4a78      	ldr	r2, [pc, #480]	; (8002ff8 <HAL_I2C_Init+0x280>)
 8002e16:	fba2 2303 	umull	r2, r3, r2, r3
 8002e1a:	0c9b      	lsrs	r3, r3, #18
 8002e1c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	68ba      	ldr	r2, [r7, #8]
 8002e2e:	430a      	orrs	r2, r1
 8002e30:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	6a1b      	ldr	r3, [r3, #32]
 8002e38:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	4a6a      	ldr	r2, [pc, #424]	; (8002fec <HAL_I2C_Init+0x274>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d802      	bhi.n	8002e4c <HAL_I2C_Init+0xd4>
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	3301      	adds	r3, #1
 8002e4a:	e009      	b.n	8002e60 <HAL_I2C_Init+0xe8>
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002e52:	fb02 f303 	mul.w	r3, r2, r3
 8002e56:	4a69      	ldr	r2, [pc, #420]	; (8002ffc <HAL_I2C_Init+0x284>)
 8002e58:	fba2 2303 	umull	r2, r3, r2, r3
 8002e5c:	099b      	lsrs	r3, r3, #6
 8002e5e:	3301      	adds	r3, #1
 8002e60:	687a      	ldr	r2, [r7, #4]
 8002e62:	6812      	ldr	r2, [r2, #0]
 8002e64:	430b      	orrs	r3, r1
 8002e66:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	69db      	ldr	r3, [r3, #28]
 8002e6e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002e72:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	495c      	ldr	r1, [pc, #368]	; (8002fec <HAL_I2C_Init+0x274>)
 8002e7c:	428b      	cmp	r3, r1
 8002e7e:	d819      	bhi.n	8002eb4 <HAL_I2C_Init+0x13c>
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	1e59      	subs	r1, r3, #1
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	005b      	lsls	r3, r3, #1
 8002e8a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e8e:	1c59      	adds	r1, r3, #1
 8002e90:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002e94:	400b      	ands	r3, r1
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d00a      	beq.n	8002eb0 <HAL_I2C_Init+0x138>
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	1e59      	subs	r1, r3, #1
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	005b      	lsls	r3, r3, #1
 8002ea4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ea8:	3301      	adds	r3, #1
 8002eaa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002eae:	e051      	b.n	8002f54 <HAL_I2C_Init+0x1dc>
 8002eb0:	2304      	movs	r3, #4
 8002eb2:	e04f      	b.n	8002f54 <HAL_I2C_Init+0x1dc>
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	689b      	ldr	r3, [r3, #8]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d111      	bne.n	8002ee0 <HAL_I2C_Init+0x168>
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	1e58      	subs	r0, r3, #1
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6859      	ldr	r1, [r3, #4]
 8002ec4:	460b      	mov	r3, r1
 8002ec6:	005b      	lsls	r3, r3, #1
 8002ec8:	440b      	add	r3, r1
 8002eca:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ece:	3301      	adds	r3, #1
 8002ed0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	bf0c      	ite	eq
 8002ed8:	2301      	moveq	r3, #1
 8002eda:	2300      	movne	r3, #0
 8002edc:	b2db      	uxtb	r3, r3
 8002ede:	e012      	b.n	8002f06 <HAL_I2C_Init+0x18e>
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	1e58      	subs	r0, r3, #1
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6859      	ldr	r1, [r3, #4]
 8002ee8:	460b      	mov	r3, r1
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	440b      	add	r3, r1
 8002eee:	0099      	lsls	r1, r3, #2
 8002ef0:	440b      	add	r3, r1
 8002ef2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ef6:	3301      	adds	r3, #1
 8002ef8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	bf0c      	ite	eq
 8002f00:	2301      	moveq	r3, #1
 8002f02:	2300      	movne	r3, #0
 8002f04:	b2db      	uxtb	r3, r3
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d001      	beq.n	8002f0e <HAL_I2C_Init+0x196>
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e022      	b.n	8002f54 <HAL_I2C_Init+0x1dc>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d10e      	bne.n	8002f34 <HAL_I2C_Init+0x1bc>
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	1e58      	subs	r0, r3, #1
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6859      	ldr	r1, [r3, #4]
 8002f1e:	460b      	mov	r3, r1
 8002f20:	005b      	lsls	r3, r3, #1
 8002f22:	440b      	add	r3, r1
 8002f24:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f28:	3301      	adds	r3, #1
 8002f2a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f2e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f32:	e00f      	b.n	8002f54 <HAL_I2C_Init+0x1dc>
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	1e58      	subs	r0, r3, #1
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6859      	ldr	r1, [r3, #4]
 8002f3c:	460b      	mov	r3, r1
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	440b      	add	r3, r1
 8002f42:	0099      	lsls	r1, r3, #2
 8002f44:	440b      	add	r3, r1
 8002f46:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f4a:	3301      	adds	r3, #1
 8002f4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f50:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002f54:	6879      	ldr	r1, [r7, #4]
 8002f56:	6809      	ldr	r1, [r1, #0]
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	69da      	ldr	r2, [r3, #28]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6a1b      	ldr	r3, [r3, #32]
 8002f6e:	431a      	orrs	r2, r3
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	430a      	orrs	r2, r1
 8002f76:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	689b      	ldr	r3, [r3, #8]
 8002f7e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002f82:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002f86:	687a      	ldr	r2, [r7, #4]
 8002f88:	6911      	ldr	r1, [r2, #16]
 8002f8a:	687a      	ldr	r2, [r7, #4]
 8002f8c:	68d2      	ldr	r2, [r2, #12]
 8002f8e:	4311      	orrs	r1, r2
 8002f90:	687a      	ldr	r2, [r7, #4]
 8002f92:	6812      	ldr	r2, [r2, #0]
 8002f94:	430b      	orrs	r3, r1
 8002f96:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	68db      	ldr	r3, [r3, #12]
 8002f9e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	695a      	ldr	r2, [r3, #20]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	699b      	ldr	r3, [r3, #24]
 8002faa:	431a      	orrs	r2, r3
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	430a      	orrs	r2, r1
 8002fb2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f042 0201 	orr.w	r2, r2, #1
 8002fc2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2220      	movs	r2, #32
 8002fce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2200      	movs	r2, #0
 8002fdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002fe0:	2300      	movs	r3, #0
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	3710      	adds	r7, #16
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	000186a0 	.word	0x000186a0
 8002ff0:	001e847f 	.word	0x001e847f
 8002ff4:	003d08ff 	.word	0x003d08ff
 8002ff8:	431bde83 	.word	0x431bde83
 8002ffc:	10624dd3 	.word	0x10624dd3

08003000 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b088      	sub	sp, #32
 8003004:	af02      	add	r7, sp, #8
 8003006:	60f8      	str	r0, [r7, #12]
 8003008:	607a      	str	r2, [r7, #4]
 800300a:	461a      	mov	r2, r3
 800300c:	460b      	mov	r3, r1
 800300e:	817b      	strh	r3, [r7, #10]
 8003010:	4613      	mov	r3, r2
 8003012:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003014:	f7fd ffae 	bl	8000f74 <HAL_GetTick>
 8003018:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003020:	b2db      	uxtb	r3, r3
 8003022:	2b20      	cmp	r3, #32
 8003024:	f040 80e0 	bne.w	80031e8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	9300      	str	r3, [sp, #0]
 800302c:	2319      	movs	r3, #25
 800302e:	2201      	movs	r2, #1
 8003030:	4970      	ldr	r1, [pc, #448]	; (80031f4 <HAL_I2C_Master_Transmit+0x1f4>)
 8003032:	68f8      	ldr	r0, [r7, #12]
 8003034:	f000 fc58 	bl	80038e8 <I2C_WaitOnFlagUntilTimeout>
 8003038:	4603      	mov	r3, r0
 800303a:	2b00      	cmp	r3, #0
 800303c:	d001      	beq.n	8003042 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800303e:	2302      	movs	r3, #2
 8003040:	e0d3      	b.n	80031ea <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003048:	2b01      	cmp	r3, #1
 800304a:	d101      	bne.n	8003050 <HAL_I2C_Master_Transmit+0x50>
 800304c:	2302      	movs	r3, #2
 800304e:	e0cc      	b.n	80031ea <HAL_I2C_Master_Transmit+0x1ea>
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2201      	movs	r2, #1
 8003054:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f003 0301 	and.w	r3, r3, #1
 8003062:	2b01      	cmp	r3, #1
 8003064:	d007      	beq.n	8003076 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	681a      	ldr	r2, [r3, #0]
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f042 0201 	orr.w	r2, r2, #1
 8003074:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003084:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	2221      	movs	r2, #33	; 0x21
 800308a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	2210      	movs	r2, #16
 8003092:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2200      	movs	r2, #0
 800309a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	687a      	ldr	r2, [r7, #4]
 80030a0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	893a      	ldrh	r2, [r7, #8]
 80030a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030ac:	b29a      	uxth	r2, r3
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	4a50      	ldr	r2, [pc, #320]	; (80031f8 <HAL_I2C_Master_Transmit+0x1f8>)
 80030b6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80030b8:	8979      	ldrh	r1, [r7, #10]
 80030ba:	697b      	ldr	r3, [r7, #20]
 80030bc:	6a3a      	ldr	r2, [r7, #32]
 80030be:	68f8      	ldr	r0, [r7, #12]
 80030c0:	f000 fac2 	bl	8003648 <I2C_MasterRequestWrite>
 80030c4:	4603      	mov	r3, r0
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d001      	beq.n	80030ce <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e08d      	b.n	80031ea <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030ce:	2300      	movs	r3, #0
 80030d0:	613b      	str	r3, [r7, #16]
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	695b      	ldr	r3, [r3, #20]
 80030d8:	613b      	str	r3, [r7, #16]
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	699b      	ldr	r3, [r3, #24]
 80030e0:	613b      	str	r3, [r7, #16]
 80030e2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80030e4:	e066      	b.n	80031b4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030e6:	697a      	ldr	r2, [r7, #20]
 80030e8:	6a39      	ldr	r1, [r7, #32]
 80030ea:	68f8      	ldr	r0, [r7, #12]
 80030ec:	f000 fcd2 	bl	8003a94 <I2C_WaitOnTXEFlagUntilTimeout>
 80030f0:	4603      	mov	r3, r0
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d00d      	beq.n	8003112 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030fa:	2b04      	cmp	r3, #4
 80030fc:	d107      	bne.n	800310e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800310c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	e06b      	b.n	80031ea <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003116:	781a      	ldrb	r2, [r3, #0]
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003122:	1c5a      	adds	r2, r3, #1
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800312c:	b29b      	uxth	r3, r3
 800312e:	3b01      	subs	r3, #1
 8003130:	b29a      	uxth	r2, r3
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800313a:	3b01      	subs	r3, #1
 800313c:	b29a      	uxth	r2, r3
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	695b      	ldr	r3, [r3, #20]
 8003148:	f003 0304 	and.w	r3, r3, #4
 800314c:	2b04      	cmp	r3, #4
 800314e:	d11b      	bne.n	8003188 <HAL_I2C_Master_Transmit+0x188>
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003154:	2b00      	cmp	r3, #0
 8003156:	d017      	beq.n	8003188 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800315c:	781a      	ldrb	r2, [r3, #0]
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003168:	1c5a      	adds	r2, r3, #1
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003172:	b29b      	uxth	r3, r3
 8003174:	3b01      	subs	r3, #1
 8003176:	b29a      	uxth	r2, r3
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003180:	3b01      	subs	r3, #1
 8003182:	b29a      	uxth	r2, r3
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003188:	697a      	ldr	r2, [r7, #20]
 800318a:	6a39      	ldr	r1, [r7, #32]
 800318c:	68f8      	ldr	r0, [r7, #12]
 800318e:	f000 fcc2 	bl	8003b16 <I2C_WaitOnBTFFlagUntilTimeout>
 8003192:	4603      	mov	r3, r0
 8003194:	2b00      	cmp	r3, #0
 8003196:	d00d      	beq.n	80031b4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800319c:	2b04      	cmp	r3, #4
 800319e:	d107      	bne.n	80031b0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031ae:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80031b0:	2301      	movs	r3, #1
 80031b2:	e01a      	b.n	80031ea <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d194      	bne.n	80030e6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	2220      	movs	r2, #32
 80031d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	2200      	movs	r2, #0
 80031d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	2200      	movs	r2, #0
 80031e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80031e4:	2300      	movs	r3, #0
 80031e6:	e000      	b.n	80031ea <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80031e8:	2302      	movs	r3, #2
  }
}
 80031ea:	4618      	mov	r0, r3
 80031ec:	3718      	adds	r7, #24
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}
 80031f2:	bf00      	nop
 80031f4:	00100002 	.word	0x00100002
 80031f8:	ffff0000 	.word	0xffff0000

080031fc <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b08c      	sub	sp, #48	; 0x30
 8003200:	af02      	add	r7, sp, #8
 8003202:	60f8      	str	r0, [r7, #12]
 8003204:	607a      	str	r2, [r7, #4]
 8003206:	461a      	mov	r2, r3
 8003208:	460b      	mov	r3, r1
 800320a:	817b      	strh	r3, [r7, #10]
 800320c:	4613      	mov	r3, r2
 800320e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003210:	f7fd feb0 	bl	8000f74 <HAL_GetTick>
 8003214:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800321c:	b2db      	uxtb	r3, r3
 800321e:	2b20      	cmp	r3, #32
 8003220:	f040 820b 	bne.w	800363a <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003226:	9300      	str	r3, [sp, #0]
 8003228:	2319      	movs	r3, #25
 800322a:	2201      	movs	r2, #1
 800322c:	497c      	ldr	r1, [pc, #496]	; (8003420 <HAL_I2C_Master_Receive+0x224>)
 800322e:	68f8      	ldr	r0, [r7, #12]
 8003230:	f000 fb5a 	bl	80038e8 <I2C_WaitOnFlagUntilTimeout>
 8003234:	4603      	mov	r3, r0
 8003236:	2b00      	cmp	r3, #0
 8003238:	d001      	beq.n	800323e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800323a:	2302      	movs	r3, #2
 800323c:	e1fe      	b.n	800363c <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003244:	2b01      	cmp	r3, #1
 8003246:	d101      	bne.n	800324c <HAL_I2C_Master_Receive+0x50>
 8003248:	2302      	movs	r3, #2
 800324a:	e1f7      	b.n	800363c <HAL_I2C_Master_Receive+0x440>
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	2201      	movs	r2, #1
 8003250:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f003 0301 	and.w	r3, r3, #1
 800325e:	2b01      	cmp	r3, #1
 8003260:	d007      	beq.n	8003272 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	681a      	ldr	r2, [r3, #0]
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f042 0201 	orr.w	r2, r2, #1
 8003270:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	681a      	ldr	r2, [r3, #0]
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003280:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2222      	movs	r2, #34	; 0x22
 8003286:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	2210      	movs	r2, #16
 800328e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2200      	movs	r2, #0
 8003296:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	687a      	ldr	r2, [r7, #4]
 800329c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	893a      	ldrh	r2, [r7, #8]
 80032a2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032a8:	b29a      	uxth	r2, r3
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	4a5c      	ldr	r2, [pc, #368]	; (8003424 <HAL_I2C_Master_Receive+0x228>)
 80032b2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80032b4:	8979      	ldrh	r1, [r7, #10]
 80032b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80032ba:	68f8      	ldr	r0, [r7, #12]
 80032bc:	f000 fa46 	bl	800374c <I2C_MasterRequestRead>
 80032c0:	4603      	mov	r3, r0
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d001      	beq.n	80032ca <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80032c6:	2301      	movs	r3, #1
 80032c8:	e1b8      	b.n	800363c <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d113      	bne.n	80032fa <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032d2:	2300      	movs	r3, #0
 80032d4:	623b      	str	r3, [r7, #32]
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	695b      	ldr	r3, [r3, #20]
 80032dc:	623b      	str	r3, [r7, #32]
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	699b      	ldr	r3, [r3, #24]
 80032e4:	623b      	str	r3, [r7, #32]
 80032e6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032f6:	601a      	str	r2, [r3, #0]
 80032f8:	e18c      	b.n	8003614 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032fe:	2b01      	cmp	r3, #1
 8003300:	d11b      	bne.n	800333a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	681a      	ldr	r2, [r3, #0]
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003310:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003312:	2300      	movs	r3, #0
 8003314:	61fb      	str	r3, [r7, #28]
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	695b      	ldr	r3, [r3, #20]
 800331c:	61fb      	str	r3, [r7, #28]
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	699b      	ldr	r3, [r3, #24]
 8003324:	61fb      	str	r3, [r7, #28]
 8003326:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	681a      	ldr	r2, [r3, #0]
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003336:	601a      	str	r2, [r3, #0]
 8003338:	e16c      	b.n	8003614 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800333e:	2b02      	cmp	r3, #2
 8003340:	d11b      	bne.n	800337a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003350:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003360:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003362:	2300      	movs	r3, #0
 8003364:	61bb      	str	r3, [r7, #24]
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	695b      	ldr	r3, [r3, #20]
 800336c:	61bb      	str	r3, [r7, #24]
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	699b      	ldr	r3, [r3, #24]
 8003374:	61bb      	str	r3, [r7, #24]
 8003376:	69bb      	ldr	r3, [r7, #24]
 8003378:	e14c      	b.n	8003614 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003388:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800338a:	2300      	movs	r3, #0
 800338c:	617b      	str	r3, [r7, #20]
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	695b      	ldr	r3, [r3, #20]
 8003394:	617b      	str	r3, [r7, #20]
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	699b      	ldr	r3, [r3, #24]
 800339c:	617b      	str	r3, [r7, #20]
 800339e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80033a0:	e138      	b.n	8003614 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033a6:	2b03      	cmp	r3, #3
 80033a8:	f200 80f1 	bhi.w	800358e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033b0:	2b01      	cmp	r3, #1
 80033b2:	d123      	bne.n	80033fc <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033b6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80033b8:	68f8      	ldr	r0, [r7, #12]
 80033ba:	f000 fbed 	bl	8003b98 <I2C_WaitOnRXNEFlagUntilTimeout>
 80033be:	4603      	mov	r3, r0
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d001      	beq.n	80033c8 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	e139      	b.n	800363c <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	691a      	ldr	r2, [r3, #16]
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033d2:	b2d2      	uxtb	r2, r2
 80033d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033da:	1c5a      	adds	r2, r3, #1
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033e4:	3b01      	subs	r3, #1
 80033e6:	b29a      	uxth	r2, r3
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033f0:	b29b      	uxth	r3, r3
 80033f2:	3b01      	subs	r3, #1
 80033f4:	b29a      	uxth	r2, r3
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80033fa:	e10b      	b.n	8003614 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003400:	2b02      	cmp	r3, #2
 8003402:	d14e      	bne.n	80034a2 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003406:	9300      	str	r3, [sp, #0]
 8003408:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800340a:	2200      	movs	r2, #0
 800340c:	4906      	ldr	r1, [pc, #24]	; (8003428 <HAL_I2C_Master_Receive+0x22c>)
 800340e:	68f8      	ldr	r0, [r7, #12]
 8003410:	f000 fa6a 	bl	80038e8 <I2C_WaitOnFlagUntilTimeout>
 8003414:	4603      	mov	r3, r0
 8003416:	2b00      	cmp	r3, #0
 8003418:	d008      	beq.n	800342c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e10e      	b.n	800363c <HAL_I2C_Master_Receive+0x440>
 800341e:	bf00      	nop
 8003420:	00100002 	.word	0x00100002
 8003424:	ffff0000 	.word	0xffff0000
 8003428:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800343a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	691a      	ldr	r2, [r3, #16]
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003446:	b2d2      	uxtb	r2, r2
 8003448:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800344e:	1c5a      	adds	r2, r3, #1
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003458:	3b01      	subs	r3, #1
 800345a:	b29a      	uxth	r2, r3
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003464:	b29b      	uxth	r3, r3
 8003466:	3b01      	subs	r3, #1
 8003468:	b29a      	uxth	r2, r3
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	691a      	ldr	r2, [r3, #16]
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003478:	b2d2      	uxtb	r2, r2
 800347a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003480:	1c5a      	adds	r2, r3, #1
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800348a:	3b01      	subs	r3, #1
 800348c:	b29a      	uxth	r2, r3
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003496:	b29b      	uxth	r3, r3
 8003498:	3b01      	subs	r3, #1
 800349a:	b29a      	uxth	r2, r3
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	855a      	strh	r2, [r3, #42]	; 0x2a
 80034a0:	e0b8      	b.n	8003614 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80034a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034a4:	9300      	str	r3, [sp, #0]
 80034a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034a8:	2200      	movs	r2, #0
 80034aa:	4966      	ldr	r1, [pc, #408]	; (8003644 <HAL_I2C_Master_Receive+0x448>)
 80034ac:	68f8      	ldr	r0, [r7, #12]
 80034ae:	f000 fa1b 	bl	80038e8 <I2C_WaitOnFlagUntilTimeout>
 80034b2:	4603      	mov	r3, r0
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d001      	beq.n	80034bc <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e0bf      	b.n	800363c <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034ca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	691a      	ldr	r2, [r3, #16]
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034d6:	b2d2      	uxtb	r2, r2
 80034d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034de:	1c5a      	adds	r2, r3, #1
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034e8:	3b01      	subs	r3, #1
 80034ea:	b29a      	uxth	r2, r3
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034f4:	b29b      	uxth	r3, r3
 80034f6:	3b01      	subs	r3, #1
 80034f8:	b29a      	uxth	r2, r3
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80034fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003500:	9300      	str	r3, [sp, #0]
 8003502:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003504:	2200      	movs	r2, #0
 8003506:	494f      	ldr	r1, [pc, #316]	; (8003644 <HAL_I2C_Master_Receive+0x448>)
 8003508:	68f8      	ldr	r0, [r7, #12]
 800350a:	f000 f9ed 	bl	80038e8 <I2C_WaitOnFlagUntilTimeout>
 800350e:	4603      	mov	r3, r0
 8003510:	2b00      	cmp	r3, #0
 8003512:	d001      	beq.n	8003518 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003514:	2301      	movs	r3, #1
 8003516:	e091      	b.n	800363c <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003526:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	691a      	ldr	r2, [r3, #16]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003532:	b2d2      	uxtb	r2, r2
 8003534:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800353a:	1c5a      	adds	r2, r3, #1
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003544:	3b01      	subs	r3, #1
 8003546:	b29a      	uxth	r2, r3
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003550:	b29b      	uxth	r3, r3
 8003552:	3b01      	subs	r3, #1
 8003554:	b29a      	uxth	r2, r3
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	691a      	ldr	r2, [r3, #16]
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003564:	b2d2      	uxtb	r2, r2
 8003566:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800356c:	1c5a      	adds	r2, r3, #1
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003576:	3b01      	subs	r3, #1
 8003578:	b29a      	uxth	r2, r3
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003582:	b29b      	uxth	r3, r3
 8003584:	3b01      	subs	r3, #1
 8003586:	b29a      	uxth	r2, r3
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800358c:	e042      	b.n	8003614 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800358e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003590:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003592:	68f8      	ldr	r0, [r7, #12]
 8003594:	f000 fb00 	bl	8003b98 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003598:	4603      	mov	r3, r0
 800359a:	2b00      	cmp	r3, #0
 800359c:	d001      	beq.n	80035a2 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	e04c      	b.n	800363c <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	691a      	ldr	r2, [r3, #16]
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ac:	b2d2      	uxtb	r2, r2
 80035ae:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b4:	1c5a      	adds	r2, r3, #1
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035be:	3b01      	subs	r3, #1
 80035c0:	b29a      	uxth	r2, r3
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035ca:	b29b      	uxth	r3, r3
 80035cc:	3b01      	subs	r3, #1
 80035ce:	b29a      	uxth	r2, r3
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	695b      	ldr	r3, [r3, #20]
 80035da:	f003 0304 	and.w	r3, r3, #4
 80035de:	2b04      	cmp	r3, #4
 80035e0:	d118      	bne.n	8003614 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	691a      	ldr	r2, [r3, #16]
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ec:	b2d2      	uxtb	r2, r2
 80035ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f4:	1c5a      	adds	r2, r3, #1
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035fe:	3b01      	subs	r3, #1
 8003600:	b29a      	uxth	r2, r3
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800360a:	b29b      	uxth	r3, r3
 800360c:	3b01      	subs	r3, #1
 800360e:	b29a      	uxth	r2, r3
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003618:	2b00      	cmp	r3, #0
 800361a:	f47f aec2 	bne.w	80033a2 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2220      	movs	r2, #32
 8003622:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2200      	movs	r2, #0
 800362a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2200      	movs	r2, #0
 8003632:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003636:	2300      	movs	r3, #0
 8003638:	e000      	b.n	800363c <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800363a:	2302      	movs	r3, #2
  }
}
 800363c:	4618      	mov	r0, r3
 800363e:	3728      	adds	r7, #40	; 0x28
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}
 8003644:	00010004 	.word	0x00010004

08003648 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b088      	sub	sp, #32
 800364c:	af02      	add	r7, sp, #8
 800364e:	60f8      	str	r0, [r7, #12]
 8003650:	607a      	str	r2, [r7, #4]
 8003652:	603b      	str	r3, [r7, #0]
 8003654:	460b      	mov	r3, r1
 8003656:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800365c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	2b08      	cmp	r3, #8
 8003662:	d006      	beq.n	8003672 <I2C_MasterRequestWrite+0x2a>
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	2b01      	cmp	r3, #1
 8003668:	d003      	beq.n	8003672 <I2C_MasterRequestWrite+0x2a>
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003670:	d108      	bne.n	8003684 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003680:	601a      	str	r2, [r3, #0]
 8003682:	e00b      	b.n	800369c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003688:	2b12      	cmp	r3, #18
 800368a:	d107      	bne.n	800369c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800369a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	9300      	str	r3, [sp, #0]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2200      	movs	r2, #0
 80036a4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80036a8:	68f8      	ldr	r0, [r7, #12]
 80036aa:	f000 f91d 	bl	80038e8 <I2C_WaitOnFlagUntilTimeout>
 80036ae:	4603      	mov	r3, r0
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d00d      	beq.n	80036d0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036c2:	d103      	bne.n	80036cc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80036ca:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80036cc:	2303      	movs	r3, #3
 80036ce:	e035      	b.n	800373c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	691b      	ldr	r3, [r3, #16]
 80036d4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80036d8:	d108      	bne.n	80036ec <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80036da:	897b      	ldrh	r3, [r7, #10]
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	461a      	mov	r2, r3
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80036e8:	611a      	str	r2, [r3, #16]
 80036ea:	e01b      	b.n	8003724 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80036ec:	897b      	ldrh	r3, [r7, #10]
 80036ee:	11db      	asrs	r3, r3, #7
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	f003 0306 	and.w	r3, r3, #6
 80036f6:	b2db      	uxtb	r3, r3
 80036f8:	f063 030f 	orn	r3, r3, #15
 80036fc:	b2da      	uxtb	r2, r3
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	687a      	ldr	r2, [r7, #4]
 8003708:	490e      	ldr	r1, [pc, #56]	; (8003744 <I2C_MasterRequestWrite+0xfc>)
 800370a:	68f8      	ldr	r0, [r7, #12]
 800370c:	f000 f943 	bl	8003996 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003710:	4603      	mov	r3, r0
 8003712:	2b00      	cmp	r3, #0
 8003714:	d001      	beq.n	800371a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	e010      	b.n	800373c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800371a:	897b      	ldrh	r3, [r7, #10]
 800371c:	b2da      	uxtb	r2, r3
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	687a      	ldr	r2, [r7, #4]
 8003728:	4907      	ldr	r1, [pc, #28]	; (8003748 <I2C_MasterRequestWrite+0x100>)
 800372a:	68f8      	ldr	r0, [r7, #12]
 800372c:	f000 f933 	bl	8003996 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003730:	4603      	mov	r3, r0
 8003732:	2b00      	cmp	r3, #0
 8003734:	d001      	beq.n	800373a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e000      	b.n	800373c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800373a:	2300      	movs	r3, #0
}
 800373c:	4618      	mov	r0, r3
 800373e:	3718      	adds	r7, #24
 8003740:	46bd      	mov	sp, r7
 8003742:	bd80      	pop	{r7, pc}
 8003744:	00010008 	.word	0x00010008
 8003748:	00010002 	.word	0x00010002

0800374c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b088      	sub	sp, #32
 8003750:	af02      	add	r7, sp, #8
 8003752:	60f8      	str	r0, [r7, #12]
 8003754:	607a      	str	r2, [r7, #4]
 8003756:	603b      	str	r3, [r7, #0]
 8003758:	460b      	mov	r3, r1
 800375a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003760:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	681a      	ldr	r2, [r3, #0]
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003770:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	2b08      	cmp	r3, #8
 8003776:	d006      	beq.n	8003786 <I2C_MasterRequestRead+0x3a>
 8003778:	697b      	ldr	r3, [r7, #20]
 800377a:	2b01      	cmp	r3, #1
 800377c:	d003      	beq.n	8003786 <I2C_MasterRequestRead+0x3a>
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003784:	d108      	bne.n	8003798 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003794:	601a      	str	r2, [r3, #0]
 8003796:	e00b      	b.n	80037b0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800379c:	2b11      	cmp	r3, #17
 800379e:	d107      	bne.n	80037b0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037ae:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	9300      	str	r3, [sp, #0]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2200      	movs	r2, #0
 80037b8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80037bc:	68f8      	ldr	r0, [r7, #12]
 80037be:	f000 f893 	bl	80038e8 <I2C_WaitOnFlagUntilTimeout>
 80037c2:	4603      	mov	r3, r0
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d00d      	beq.n	80037e4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037d6:	d103      	bne.n	80037e0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80037de:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80037e0:	2303      	movs	r3, #3
 80037e2:	e079      	b.n	80038d8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	691b      	ldr	r3, [r3, #16]
 80037e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80037ec:	d108      	bne.n	8003800 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80037ee:	897b      	ldrh	r3, [r7, #10]
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	f043 0301 	orr.w	r3, r3, #1
 80037f6:	b2da      	uxtb	r2, r3
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	611a      	str	r2, [r3, #16]
 80037fe:	e05f      	b.n	80038c0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003800:	897b      	ldrh	r3, [r7, #10]
 8003802:	11db      	asrs	r3, r3, #7
 8003804:	b2db      	uxtb	r3, r3
 8003806:	f003 0306 	and.w	r3, r3, #6
 800380a:	b2db      	uxtb	r3, r3
 800380c:	f063 030f 	orn	r3, r3, #15
 8003810:	b2da      	uxtb	r2, r3
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	687a      	ldr	r2, [r7, #4]
 800381c:	4930      	ldr	r1, [pc, #192]	; (80038e0 <I2C_MasterRequestRead+0x194>)
 800381e:	68f8      	ldr	r0, [r7, #12]
 8003820:	f000 f8b9 	bl	8003996 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003824:	4603      	mov	r3, r0
 8003826:	2b00      	cmp	r3, #0
 8003828:	d001      	beq.n	800382e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e054      	b.n	80038d8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800382e:	897b      	ldrh	r3, [r7, #10]
 8003830:	b2da      	uxtb	r2, r3
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	687a      	ldr	r2, [r7, #4]
 800383c:	4929      	ldr	r1, [pc, #164]	; (80038e4 <I2C_MasterRequestRead+0x198>)
 800383e:	68f8      	ldr	r0, [r7, #12]
 8003840:	f000 f8a9 	bl	8003996 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003844:	4603      	mov	r3, r0
 8003846:	2b00      	cmp	r3, #0
 8003848:	d001      	beq.n	800384e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	e044      	b.n	80038d8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800384e:	2300      	movs	r3, #0
 8003850:	613b      	str	r3, [r7, #16]
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	695b      	ldr	r3, [r3, #20]
 8003858:	613b      	str	r3, [r7, #16]
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	699b      	ldr	r3, [r3, #24]
 8003860:	613b      	str	r3, [r7, #16]
 8003862:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003872:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	9300      	str	r3, [sp, #0]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2200      	movs	r2, #0
 800387c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003880:	68f8      	ldr	r0, [r7, #12]
 8003882:	f000 f831 	bl	80038e8 <I2C_WaitOnFlagUntilTimeout>
 8003886:	4603      	mov	r3, r0
 8003888:	2b00      	cmp	r3, #0
 800388a:	d00d      	beq.n	80038a8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003896:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800389a:	d103      	bne.n	80038a4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038a2:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80038a4:	2303      	movs	r3, #3
 80038a6:	e017      	b.n	80038d8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80038a8:	897b      	ldrh	r3, [r7, #10]
 80038aa:	11db      	asrs	r3, r3, #7
 80038ac:	b2db      	uxtb	r3, r3
 80038ae:	f003 0306 	and.w	r3, r3, #6
 80038b2:	b2db      	uxtb	r3, r3
 80038b4:	f063 030e 	orn	r3, r3, #14
 80038b8:	b2da      	uxtb	r2, r3
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	687a      	ldr	r2, [r7, #4]
 80038c4:	4907      	ldr	r1, [pc, #28]	; (80038e4 <I2C_MasterRequestRead+0x198>)
 80038c6:	68f8      	ldr	r0, [r7, #12]
 80038c8:	f000 f865 	bl	8003996 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80038cc:	4603      	mov	r3, r0
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d001      	beq.n	80038d6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	e000      	b.n	80038d8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80038d6:	2300      	movs	r3, #0
}
 80038d8:	4618      	mov	r0, r3
 80038da:	3718      	adds	r7, #24
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	00010008 	.word	0x00010008
 80038e4:	00010002 	.word	0x00010002

080038e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b084      	sub	sp, #16
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	60f8      	str	r0, [r7, #12]
 80038f0:	60b9      	str	r1, [r7, #8]
 80038f2:	603b      	str	r3, [r7, #0]
 80038f4:	4613      	mov	r3, r2
 80038f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80038f8:	e025      	b.n	8003946 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003900:	d021      	beq.n	8003946 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003902:	f7fd fb37 	bl	8000f74 <HAL_GetTick>
 8003906:	4602      	mov	r2, r0
 8003908:	69bb      	ldr	r3, [r7, #24]
 800390a:	1ad3      	subs	r3, r2, r3
 800390c:	683a      	ldr	r2, [r7, #0]
 800390e:	429a      	cmp	r2, r3
 8003910:	d302      	bcc.n	8003918 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d116      	bne.n	8003946 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2200      	movs	r2, #0
 800391c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2220      	movs	r2, #32
 8003922:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2200      	movs	r2, #0
 800392a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003932:	f043 0220 	orr.w	r2, r3, #32
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	2200      	movs	r2, #0
 800393e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	e023      	b.n	800398e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	0c1b      	lsrs	r3, r3, #16
 800394a:	b2db      	uxtb	r3, r3
 800394c:	2b01      	cmp	r3, #1
 800394e:	d10d      	bne.n	800396c <I2C_WaitOnFlagUntilTimeout+0x84>
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	695b      	ldr	r3, [r3, #20]
 8003956:	43da      	mvns	r2, r3
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	4013      	ands	r3, r2
 800395c:	b29b      	uxth	r3, r3
 800395e:	2b00      	cmp	r3, #0
 8003960:	bf0c      	ite	eq
 8003962:	2301      	moveq	r3, #1
 8003964:	2300      	movne	r3, #0
 8003966:	b2db      	uxtb	r3, r3
 8003968:	461a      	mov	r2, r3
 800396a:	e00c      	b.n	8003986 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	699b      	ldr	r3, [r3, #24]
 8003972:	43da      	mvns	r2, r3
 8003974:	68bb      	ldr	r3, [r7, #8]
 8003976:	4013      	ands	r3, r2
 8003978:	b29b      	uxth	r3, r3
 800397a:	2b00      	cmp	r3, #0
 800397c:	bf0c      	ite	eq
 800397e:	2301      	moveq	r3, #1
 8003980:	2300      	movne	r3, #0
 8003982:	b2db      	uxtb	r3, r3
 8003984:	461a      	mov	r2, r3
 8003986:	79fb      	ldrb	r3, [r7, #7]
 8003988:	429a      	cmp	r2, r3
 800398a:	d0b6      	beq.n	80038fa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800398c:	2300      	movs	r3, #0
}
 800398e:	4618      	mov	r0, r3
 8003990:	3710      	adds	r7, #16
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}

08003996 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003996:	b580      	push	{r7, lr}
 8003998:	b084      	sub	sp, #16
 800399a:	af00      	add	r7, sp, #0
 800399c:	60f8      	str	r0, [r7, #12]
 800399e:	60b9      	str	r1, [r7, #8]
 80039a0:	607a      	str	r2, [r7, #4]
 80039a2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80039a4:	e051      	b.n	8003a4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	695b      	ldr	r3, [r3, #20]
 80039ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039b4:	d123      	bne.n	80039fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039c4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80039ce:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2200      	movs	r2, #0
 80039d4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	2220      	movs	r2, #32
 80039da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	2200      	movs	r2, #0
 80039e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ea:	f043 0204 	orr.w	r2, r3, #4
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2200      	movs	r2, #0
 80039f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e046      	b.n	8003a8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a04:	d021      	beq.n	8003a4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a06:	f7fd fab5 	bl	8000f74 <HAL_GetTick>
 8003a0a:	4602      	mov	r2, r0
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	1ad3      	subs	r3, r2, r3
 8003a10:	687a      	ldr	r2, [r7, #4]
 8003a12:	429a      	cmp	r2, r3
 8003a14:	d302      	bcc.n	8003a1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d116      	bne.n	8003a4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	2220      	movs	r2, #32
 8003a26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a36:	f043 0220 	orr.w	r2, r3, #32
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2200      	movs	r2, #0
 8003a42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	e020      	b.n	8003a8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003a4a:	68bb      	ldr	r3, [r7, #8]
 8003a4c:	0c1b      	lsrs	r3, r3, #16
 8003a4e:	b2db      	uxtb	r3, r3
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d10c      	bne.n	8003a6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	695b      	ldr	r3, [r3, #20]
 8003a5a:	43da      	mvns	r2, r3
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	4013      	ands	r3, r2
 8003a60:	b29b      	uxth	r3, r3
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	bf14      	ite	ne
 8003a66:	2301      	movne	r3, #1
 8003a68:	2300      	moveq	r3, #0
 8003a6a:	b2db      	uxtb	r3, r3
 8003a6c:	e00b      	b.n	8003a86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	699b      	ldr	r3, [r3, #24]
 8003a74:	43da      	mvns	r2, r3
 8003a76:	68bb      	ldr	r3, [r7, #8]
 8003a78:	4013      	ands	r3, r2
 8003a7a:	b29b      	uxth	r3, r3
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	bf14      	ite	ne
 8003a80:	2301      	movne	r3, #1
 8003a82:	2300      	moveq	r3, #0
 8003a84:	b2db      	uxtb	r3, r3
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d18d      	bne.n	80039a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003a8a:	2300      	movs	r3, #0
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3710      	adds	r7, #16
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}

08003a94 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b084      	sub	sp, #16
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	60f8      	str	r0, [r7, #12]
 8003a9c:	60b9      	str	r1, [r7, #8]
 8003a9e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003aa0:	e02d      	b.n	8003afe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003aa2:	68f8      	ldr	r0, [r7, #12]
 8003aa4:	f000 f8ce 	bl	8003c44 <I2C_IsAcknowledgeFailed>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d001      	beq.n	8003ab2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e02d      	b.n	8003b0e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ab8:	d021      	beq.n	8003afe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003aba:	f7fd fa5b 	bl	8000f74 <HAL_GetTick>
 8003abe:	4602      	mov	r2, r0
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	1ad3      	subs	r3, r2, r3
 8003ac4:	68ba      	ldr	r2, [r7, #8]
 8003ac6:	429a      	cmp	r2, r3
 8003ac8:	d302      	bcc.n	8003ad0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d116      	bne.n	8003afe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	2220      	movs	r2, #32
 8003ada:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aea:	f043 0220 	orr.w	r2, r3, #32
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2200      	movs	r2, #0
 8003af6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003afa:	2301      	movs	r3, #1
 8003afc:	e007      	b.n	8003b0e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	695b      	ldr	r3, [r3, #20]
 8003b04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b08:	2b80      	cmp	r3, #128	; 0x80
 8003b0a:	d1ca      	bne.n	8003aa2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003b0c:	2300      	movs	r3, #0
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	3710      	adds	r7, #16
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}

08003b16 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b16:	b580      	push	{r7, lr}
 8003b18:	b084      	sub	sp, #16
 8003b1a:	af00      	add	r7, sp, #0
 8003b1c:	60f8      	str	r0, [r7, #12]
 8003b1e:	60b9      	str	r1, [r7, #8]
 8003b20:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b22:	e02d      	b.n	8003b80 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003b24:	68f8      	ldr	r0, [r7, #12]
 8003b26:	f000 f88d 	bl	8003c44 <I2C_IsAcknowledgeFailed>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d001      	beq.n	8003b34 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	e02d      	b.n	8003b90 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b3a:	d021      	beq.n	8003b80 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b3c:	f7fd fa1a 	bl	8000f74 <HAL_GetTick>
 8003b40:	4602      	mov	r2, r0
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	1ad3      	subs	r3, r2, r3
 8003b46:	68ba      	ldr	r2, [r7, #8]
 8003b48:	429a      	cmp	r2, r3
 8003b4a:	d302      	bcc.n	8003b52 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d116      	bne.n	8003b80 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2200      	movs	r2, #0
 8003b56:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2220      	movs	r2, #32
 8003b5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2200      	movs	r2, #0
 8003b64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b6c:	f043 0220 	orr.w	r2, r3, #32
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2200      	movs	r2, #0
 8003b78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	e007      	b.n	8003b90 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	695b      	ldr	r3, [r3, #20]
 8003b86:	f003 0304 	and.w	r3, r3, #4
 8003b8a:	2b04      	cmp	r3, #4
 8003b8c:	d1ca      	bne.n	8003b24 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003b8e:	2300      	movs	r3, #0
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	3710      	adds	r7, #16
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bd80      	pop	{r7, pc}

08003b98 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b084      	sub	sp, #16
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	60f8      	str	r0, [r7, #12]
 8003ba0:	60b9      	str	r1, [r7, #8]
 8003ba2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003ba4:	e042      	b.n	8003c2c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	695b      	ldr	r3, [r3, #20]
 8003bac:	f003 0310 	and.w	r3, r3, #16
 8003bb0:	2b10      	cmp	r3, #16
 8003bb2:	d119      	bne.n	8003be8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f06f 0210 	mvn.w	r2, #16
 8003bbc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2220      	movs	r2, #32
 8003bc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2200      	movs	r2, #0
 8003bd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2200      	movs	r2, #0
 8003be0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
 8003be6:	e029      	b.n	8003c3c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003be8:	f7fd f9c4 	bl	8000f74 <HAL_GetTick>
 8003bec:	4602      	mov	r2, r0
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	1ad3      	subs	r3, r2, r3
 8003bf2:	68ba      	ldr	r2, [r7, #8]
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	d302      	bcc.n	8003bfe <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003bf8:	68bb      	ldr	r3, [r7, #8]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d116      	bne.n	8003c2c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	2200      	movs	r2, #0
 8003c02:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	2220      	movs	r2, #32
 8003c08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c18:	f043 0220 	orr.w	r2, r3, #32
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2200      	movs	r2, #0
 8003c24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	e007      	b.n	8003c3c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	695b      	ldr	r3, [r3, #20]
 8003c32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c36:	2b40      	cmp	r3, #64	; 0x40
 8003c38:	d1b5      	bne.n	8003ba6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003c3a:	2300      	movs	r3, #0
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	3710      	adds	r7, #16
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}

08003c44 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003c44:	b480      	push	{r7}
 8003c46:	b083      	sub	sp, #12
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	695b      	ldr	r3, [r3, #20]
 8003c52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c5a:	d11b      	bne.n	8003c94 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003c64:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2220      	movs	r2, #32
 8003c70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2200      	movs	r2, #0
 8003c78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c80:	f043 0204 	orr.w	r2, r3, #4
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	e000      	b.n	8003c96 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003c94:	2300      	movs	r3, #0
}
 8003c96:	4618      	mov	r0, r3
 8003c98:	370c      	adds	r7, #12
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca0:	4770      	bx	lr
	...

08003ca4 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b088      	sub	sp, #32
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d101      	bne.n	8003cb6 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	e128      	b.n	8003f08 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003cbc:	b2db      	uxtb	r3, r3
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d109      	bne.n	8003cd6 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	4a90      	ldr	r2, [pc, #576]	; (8003f10 <HAL_I2S_Init+0x26c>)
 8003cce:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003cd0:	6878      	ldr	r0, [r7, #4]
 8003cd2:	f7fc ff7b 	bl	8000bcc <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2202      	movs	r2, #2
 8003cda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	69db      	ldr	r3, [r3, #28]
 8003ce4:	687a      	ldr	r2, [r7, #4]
 8003ce6:	6812      	ldr	r2, [r2, #0]
 8003ce8:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003cec:	f023 030f 	bic.w	r3, r3, #15
 8003cf0:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	2202      	movs	r2, #2
 8003cf8:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	695b      	ldr	r3, [r3, #20]
 8003cfe:	2b02      	cmp	r3, #2
 8003d00:	d060      	beq.n	8003dc4 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	68db      	ldr	r3, [r3, #12]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d102      	bne.n	8003d10 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003d0a:	2310      	movs	r3, #16
 8003d0c:	617b      	str	r3, [r7, #20]
 8003d0e:	e001      	b.n	8003d14 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003d10:	2320      	movs	r3, #32
 8003d12:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	2b20      	cmp	r3, #32
 8003d1a:	d802      	bhi.n	8003d22 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003d1c:	697b      	ldr	r3, [r7, #20]
 8003d1e:	005b      	lsls	r3, r3, #1
 8003d20:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003d22:	2001      	movs	r0, #1
 8003d24:	f001 f9c4 	bl	80050b0 <HAL_RCCEx_GetPeriphCLKFreq>
 8003d28:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	691b      	ldr	r3, [r3, #16]
 8003d2e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d32:	d125      	bne.n	8003d80 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	68db      	ldr	r3, [r3, #12]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d010      	beq.n	8003d5e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003d3c:	697b      	ldr	r3, [r7, #20]
 8003d3e:	009b      	lsls	r3, r3, #2
 8003d40:	68fa      	ldr	r2, [r7, #12]
 8003d42:	fbb2 f2f3 	udiv	r2, r2, r3
 8003d46:	4613      	mov	r3, r2
 8003d48:	009b      	lsls	r3, r3, #2
 8003d4a:	4413      	add	r3, r2
 8003d4c:	005b      	lsls	r3, r3, #1
 8003d4e:	461a      	mov	r2, r3
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	695b      	ldr	r3, [r3, #20]
 8003d54:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d58:	3305      	adds	r3, #5
 8003d5a:	613b      	str	r3, [r7, #16]
 8003d5c:	e01f      	b.n	8003d9e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003d5e:	697b      	ldr	r3, [r7, #20]
 8003d60:	00db      	lsls	r3, r3, #3
 8003d62:	68fa      	ldr	r2, [r7, #12]
 8003d64:	fbb2 f2f3 	udiv	r2, r2, r3
 8003d68:	4613      	mov	r3, r2
 8003d6a:	009b      	lsls	r3, r3, #2
 8003d6c:	4413      	add	r3, r2
 8003d6e:	005b      	lsls	r3, r3, #1
 8003d70:	461a      	mov	r2, r3
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	695b      	ldr	r3, [r3, #20]
 8003d76:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d7a:	3305      	adds	r3, #5
 8003d7c:	613b      	str	r3, [r7, #16]
 8003d7e:	e00e      	b.n	8003d9e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003d80:	68fa      	ldr	r2, [r7, #12]
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	fbb2 f2f3 	udiv	r2, r2, r3
 8003d88:	4613      	mov	r3, r2
 8003d8a:	009b      	lsls	r3, r3, #2
 8003d8c:	4413      	add	r3, r2
 8003d8e:	005b      	lsls	r3, r3, #1
 8003d90:	461a      	mov	r2, r3
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	695b      	ldr	r3, [r3, #20]
 8003d96:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d9a:	3305      	adds	r3, #5
 8003d9c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	4a5c      	ldr	r2, [pc, #368]	; (8003f14 <HAL_I2S_Init+0x270>)
 8003da2:	fba2 2303 	umull	r2, r3, r2, r3
 8003da6:	08db      	lsrs	r3, r3, #3
 8003da8:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003daa:	693b      	ldr	r3, [r7, #16]
 8003dac:	f003 0301 	and.w	r3, r3, #1
 8003db0:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003db2:	693a      	ldr	r2, [r7, #16]
 8003db4:	69bb      	ldr	r3, [r7, #24]
 8003db6:	1ad3      	subs	r3, r2, r3
 8003db8:	085b      	lsrs	r3, r3, #1
 8003dba:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003dbc:	69bb      	ldr	r3, [r7, #24]
 8003dbe:	021b      	lsls	r3, r3, #8
 8003dc0:	61bb      	str	r3, [r7, #24]
 8003dc2:	e003      	b.n	8003dcc <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003dc4:	2302      	movs	r3, #2
 8003dc6:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003dcc:	69fb      	ldr	r3, [r7, #28]
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	d902      	bls.n	8003dd8 <HAL_I2S_Init+0x134>
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	2bff      	cmp	r3, #255	; 0xff
 8003dd6:	d907      	bls.n	8003de8 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ddc:	f043 0210 	orr.w	r2, r3, #16
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8003de4:	2301      	movs	r3, #1
 8003de6:	e08f      	b.n	8003f08 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	691a      	ldr	r2, [r3, #16]
 8003dec:	69bb      	ldr	r3, [r7, #24]
 8003dee:	ea42 0103 	orr.w	r1, r2, r3
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	69fa      	ldr	r2, [r7, #28]
 8003df8:	430a      	orrs	r2, r1
 8003dfa:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	69db      	ldr	r3, [r3, #28]
 8003e02:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003e06:	f023 030f 	bic.w	r3, r3, #15
 8003e0a:	687a      	ldr	r2, [r7, #4]
 8003e0c:	6851      	ldr	r1, [r2, #4]
 8003e0e:	687a      	ldr	r2, [r7, #4]
 8003e10:	6892      	ldr	r2, [r2, #8]
 8003e12:	4311      	orrs	r1, r2
 8003e14:	687a      	ldr	r2, [r7, #4]
 8003e16:	68d2      	ldr	r2, [r2, #12]
 8003e18:	4311      	orrs	r1, r2
 8003e1a:	687a      	ldr	r2, [r7, #4]
 8003e1c:	6992      	ldr	r2, [r2, #24]
 8003e1e:	430a      	orrs	r2, r1
 8003e20:	431a      	orrs	r2, r3
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e2a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6a1b      	ldr	r3, [r3, #32]
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d161      	bne.n	8003ef8 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	4a38      	ldr	r2, [pc, #224]	; (8003f18 <HAL_I2S_Init+0x274>)
 8003e38:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a37      	ldr	r2, [pc, #220]	; (8003f1c <HAL_I2S_Init+0x278>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d101      	bne.n	8003e48 <HAL_I2S_Init+0x1a4>
 8003e44:	4b36      	ldr	r3, [pc, #216]	; (8003f20 <HAL_I2S_Init+0x27c>)
 8003e46:	e001      	b.n	8003e4c <HAL_I2S_Init+0x1a8>
 8003e48:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003e4c:	69db      	ldr	r3, [r3, #28]
 8003e4e:	687a      	ldr	r2, [r7, #4]
 8003e50:	6812      	ldr	r2, [r2, #0]
 8003e52:	4932      	ldr	r1, [pc, #200]	; (8003f1c <HAL_I2S_Init+0x278>)
 8003e54:	428a      	cmp	r2, r1
 8003e56:	d101      	bne.n	8003e5c <HAL_I2S_Init+0x1b8>
 8003e58:	4a31      	ldr	r2, [pc, #196]	; (8003f20 <HAL_I2S_Init+0x27c>)
 8003e5a:	e001      	b.n	8003e60 <HAL_I2S_Init+0x1bc>
 8003e5c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8003e60:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003e64:	f023 030f 	bic.w	r3, r3, #15
 8003e68:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a2b      	ldr	r2, [pc, #172]	; (8003f1c <HAL_I2S_Init+0x278>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d101      	bne.n	8003e78 <HAL_I2S_Init+0x1d4>
 8003e74:	4b2a      	ldr	r3, [pc, #168]	; (8003f20 <HAL_I2S_Init+0x27c>)
 8003e76:	e001      	b.n	8003e7c <HAL_I2S_Init+0x1d8>
 8003e78:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003e7c:	2202      	movs	r2, #2
 8003e7e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a25      	ldr	r2, [pc, #148]	; (8003f1c <HAL_I2S_Init+0x278>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d101      	bne.n	8003e8e <HAL_I2S_Init+0x1ea>
 8003e8a:	4b25      	ldr	r3, [pc, #148]	; (8003f20 <HAL_I2S_Init+0x27c>)
 8003e8c:	e001      	b.n	8003e92 <HAL_I2S_Init+0x1ee>
 8003e8e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003e92:	69db      	ldr	r3, [r3, #28]
 8003e94:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	685b      	ldr	r3, [r3, #4]
 8003e9a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e9e:	d003      	beq.n	8003ea8 <HAL_I2S_Init+0x204>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d103      	bne.n	8003eb0 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003ea8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003eac:	613b      	str	r3, [r7, #16]
 8003eae:	e001      	b.n	8003eb4 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003eb4:	693b      	ldr	r3, [r7, #16]
 8003eb6:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	689b      	ldr	r3, [r3, #8]
 8003ebc:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	68db      	ldr	r3, [r3, #12]
 8003ec6:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	699b      	ldr	r3, [r3, #24]
 8003ed0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	b29a      	uxth	r2, r3
 8003ed6:	897b      	ldrh	r3, [r7, #10]
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	b29b      	uxth	r3, r3
 8003edc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003ee0:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a0d      	ldr	r2, [pc, #52]	; (8003f1c <HAL_I2S_Init+0x278>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d101      	bne.n	8003ef0 <HAL_I2S_Init+0x24c>
 8003eec:	4b0c      	ldr	r3, [pc, #48]	; (8003f20 <HAL_I2S_Init+0x27c>)
 8003eee:	e001      	b.n	8003ef4 <HAL_I2S_Init+0x250>
 8003ef0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003ef4:	897a      	ldrh	r2, [r7, #10]
 8003ef6:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2200      	movs	r2, #0
 8003efc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2201      	movs	r2, #1
 8003f02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8003f06:	2300      	movs	r3, #0
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3720      	adds	r7, #32
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	0800401b 	.word	0x0800401b
 8003f14:	cccccccd 	.word	0xcccccccd
 8003f18:	08004131 	.word	0x08004131
 8003f1c:	40003800 	.word	0x40003800
 8003f20:	40003400 	.word	0x40003400

08003f24 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003f24:	b480      	push	{r7}
 8003f26:	b083      	sub	sp, #12
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003f2c:	bf00      	nop
 8003f2e:	370c      	adds	r7, #12
 8003f30:	46bd      	mov	sp, r7
 8003f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f36:	4770      	bx	lr

08003f38 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b083      	sub	sp, #12
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003f40:	bf00      	nop
 8003f42:	370c      	adds	r7, #12
 8003f44:	46bd      	mov	sp, r7
 8003f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4a:	4770      	bx	lr

08003f4c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b083      	sub	sp, #12
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003f54:	bf00      	nop
 8003f56:	370c      	adds	r7, #12
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5e:	4770      	bx	lr

08003f60 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b082      	sub	sp, #8
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f6c:	881a      	ldrh	r2, [r3, #0]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f78:	1c9a      	adds	r2, r3, #2
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f82:	b29b      	uxth	r3, r3
 8003f84:	3b01      	subs	r3, #1
 8003f86:	b29a      	uxth	r2, r3
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f90:	b29b      	uxth	r3, r3
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d10e      	bne.n	8003fb4 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	685a      	ldr	r2, [r3, #4]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003fa4:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2201      	movs	r2, #1
 8003faa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003fae:	6878      	ldr	r0, [r7, #4]
 8003fb0:	f7ff ffb8 	bl	8003f24 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003fb4:	bf00      	nop
 8003fb6:	3708      	adds	r7, #8
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bd80      	pop	{r7, pc}

08003fbc <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b082      	sub	sp, #8
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	68da      	ldr	r2, [r3, #12]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fce:	b292      	uxth	r2, r2
 8003fd0:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fd6:	1c9a      	adds	r2, r3, #2
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003fe0:	b29b      	uxth	r3, r3
 8003fe2:	3b01      	subs	r3, #1
 8003fe4:	b29a      	uxth	r2, r3
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003fee:	b29b      	uxth	r3, r3
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d10e      	bne.n	8004012 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	685a      	ldr	r2, [r3, #4]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004002:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2201      	movs	r2, #1
 8004008:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800400c:	6878      	ldr	r0, [r7, #4]
 800400e:	f7ff ff93 	bl	8003f38 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004012:	bf00      	nop
 8004014:	3708      	adds	r7, #8
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}

0800401a <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800401a:	b580      	push	{r7, lr}
 800401c:	b086      	sub	sp, #24
 800401e:	af00      	add	r7, sp, #0
 8004020:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	689b      	ldr	r3, [r3, #8]
 8004028:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004030:	b2db      	uxtb	r3, r3
 8004032:	2b04      	cmp	r3, #4
 8004034:	d13a      	bne.n	80040ac <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	f003 0301 	and.w	r3, r3, #1
 800403c:	2b01      	cmp	r3, #1
 800403e:	d109      	bne.n	8004054 <I2S_IRQHandler+0x3a>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800404a:	2b40      	cmp	r3, #64	; 0x40
 800404c:	d102      	bne.n	8004054 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800404e:	6878      	ldr	r0, [r7, #4]
 8004050:	f7ff ffb4 	bl	8003fbc <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800405a:	2b40      	cmp	r3, #64	; 0x40
 800405c:	d126      	bne.n	80040ac <I2S_IRQHandler+0x92>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	f003 0320 	and.w	r3, r3, #32
 8004068:	2b20      	cmp	r3, #32
 800406a:	d11f      	bne.n	80040ac <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	685a      	ldr	r2, [r3, #4]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800407a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800407c:	2300      	movs	r3, #0
 800407e:	613b      	str	r3, [r7, #16]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	68db      	ldr	r3, [r3, #12]
 8004086:	613b      	str	r3, [r7, #16]
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	613b      	str	r3, [r7, #16]
 8004090:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2201      	movs	r2, #1
 8004096:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800409e:	f043 0202 	orr.w	r2, r3, #2
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80040a6:	6878      	ldr	r0, [r7, #4]
 80040a8:	f7ff ff50 	bl	8003f4c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040b2:	b2db      	uxtb	r3, r3
 80040b4:	2b03      	cmp	r3, #3
 80040b6:	d136      	bne.n	8004126 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	f003 0302 	and.w	r3, r3, #2
 80040be:	2b02      	cmp	r3, #2
 80040c0:	d109      	bne.n	80040d6 <I2S_IRQHandler+0xbc>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040cc:	2b80      	cmp	r3, #128	; 0x80
 80040ce:	d102      	bne.n	80040d6 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80040d0:	6878      	ldr	r0, [r7, #4]
 80040d2:	f7ff ff45 	bl	8003f60 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	f003 0308 	and.w	r3, r3, #8
 80040dc:	2b08      	cmp	r3, #8
 80040de:	d122      	bne.n	8004126 <I2S_IRQHandler+0x10c>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	f003 0320 	and.w	r3, r3, #32
 80040ea:	2b20      	cmp	r3, #32
 80040ec:	d11b      	bne.n	8004126 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	685a      	ldr	r2, [r3, #4]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80040fc:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80040fe:	2300      	movs	r3, #0
 8004100:	60fb      	str	r3, [r7, #12]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	689b      	ldr	r3, [r3, #8]
 8004108:	60fb      	str	r3, [r7, #12]
 800410a:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2201      	movs	r2, #1
 8004110:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004118:	f043 0204 	orr.w	r2, r3, #4
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004120:	6878      	ldr	r0, [r7, #4]
 8004122:	f7ff ff13 	bl	8003f4c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004126:	bf00      	nop
 8004128:	3718      	adds	r7, #24
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}
	...

08004130 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b088      	sub	sp, #32
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a92      	ldr	r2, [pc, #584]	; (8004390 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d101      	bne.n	800414e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800414a:	4b92      	ldr	r3, [pc, #584]	; (8004394 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800414c:	e001      	b.n	8004152 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800414e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004152:	689b      	ldr	r3, [r3, #8]
 8004154:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4a8b      	ldr	r2, [pc, #556]	; (8004390 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d101      	bne.n	800416c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004168:	4b8a      	ldr	r3, [pc, #552]	; (8004394 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800416a:	e001      	b.n	8004170 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 800416c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800417c:	d004      	beq.n	8004188 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	2b00      	cmp	r3, #0
 8004184:	f040 8099 	bne.w	80042ba <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004188:	69fb      	ldr	r3, [r7, #28]
 800418a:	f003 0302 	and.w	r3, r3, #2
 800418e:	2b02      	cmp	r3, #2
 8004190:	d107      	bne.n	80041a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004198:	2b00      	cmp	r3, #0
 800419a:	d002      	beq.n	80041a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 800419c:	6878      	ldr	r0, [r7, #4]
 800419e:	f000 f925 	bl	80043ec <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80041a2:	69bb      	ldr	r3, [r7, #24]
 80041a4:	f003 0301 	and.w	r3, r3, #1
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	d107      	bne.n	80041bc <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d002      	beq.n	80041bc <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80041b6:	6878      	ldr	r0, [r7, #4]
 80041b8:	f000 f9c8 	bl	800454c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80041bc:	69bb      	ldr	r3, [r7, #24]
 80041be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041c2:	2b40      	cmp	r3, #64	; 0x40
 80041c4:	d13a      	bne.n	800423c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	f003 0320 	and.w	r3, r3, #32
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d035      	beq.n	800423c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a6e      	ldr	r2, [pc, #440]	; (8004390 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d101      	bne.n	80041de <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80041da:	4b6e      	ldr	r3, [pc, #440]	; (8004394 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80041dc:	e001      	b.n	80041e2 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80041de:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80041e2:	685a      	ldr	r2, [r3, #4]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4969      	ldr	r1, [pc, #420]	; (8004390 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80041ea:	428b      	cmp	r3, r1
 80041ec:	d101      	bne.n	80041f2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80041ee:	4b69      	ldr	r3, [pc, #420]	; (8004394 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80041f0:	e001      	b.n	80041f6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80041f2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80041f6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80041fa:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	685a      	ldr	r2, [r3, #4]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800420a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800420c:	2300      	movs	r3, #0
 800420e:	60fb      	str	r3, [r7, #12]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	68db      	ldr	r3, [r3, #12]
 8004216:	60fb      	str	r3, [r7, #12]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	60fb      	str	r3, [r7, #12]
 8004220:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2201      	movs	r2, #1
 8004226:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800422e:	f043 0202 	orr.w	r2, r3, #2
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f7ff fe88 	bl	8003f4c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800423c:	69fb      	ldr	r3, [r7, #28]
 800423e:	f003 0308 	and.w	r3, r3, #8
 8004242:	2b08      	cmp	r3, #8
 8004244:	f040 80c3 	bne.w	80043ce <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8004248:	697b      	ldr	r3, [r7, #20]
 800424a:	f003 0320 	and.w	r3, r3, #32
 800424e:	2b00      	cmp	r3, #0
 8004250:	f000 80bd 	beq.w	80043ce <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	685a      	ldr	r2, [r3, #4]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004262:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4a49      	ldr	r2, [pc, #292]	; (8004390 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d101      	bne.n	8004272 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800426e:	4b49      	ldr	r3, [pc, #292]	; (8004394 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004270:	e001      	b.n	8004276 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004272:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004276:	685a      	ldr	r2, [r3, #4]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4944      	ldr	r1, [pc, #272]	; (8004390 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800427e:	428b      	cmp	r3, r1
 8004280:	d101      	bne.n	8004286 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004282:	4b44      	ldr	r3, [pc, #272]	; (8004394 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004284:	e001      	b.n	800428a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004286:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800428a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800428e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004290:	2300      	movs	r3, #0
 8004292:	60bb      	str	r3, [r7, #8]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	689b      	ldr	r3, [r3, #8]
 800429a:	60bb      	str	r3, [r7, #8]
 800429c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2201      	movs	r2, #1
 80042a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042aa:	f043 0204 	orr.w	r2, r3, #4
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80042b2:	6878      	ldr	r0, [r7, #4]
 80042b4:	f7ff fe4a 	bl	8003f4c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80042b8:	e089      	b.n	80043ce <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80042ba:	69bb      	ldr	r3, [r7, #24]
 80042bc:	f003 0302 	and.w	r3, r3, #2
 80042c0:	2b02      	cmp	r3, #2
 80042c2:	d107      	bne.n	80042d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d002      	beq.n	80042d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80042ce:	6878      	ldr	r0, [r7, #4]
 80042d0:	f000 f8be 	bl	8004450 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80042d4:	69fb      	ldr	r3, [r7, #28]
 80042d6:	f003 0301 	and.w	r3, r3, #1
 80042da:	2b01      	cmp	r3, #1
 80042dc:	d107      	bne.n	80042ee <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d002      	beq.n	80042ee <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80042e8:	6878      	ldr	r0, [r7, #4]
 80042ea:	f000 f8fd 	bl	80044e8 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80042ee:	69fb      	ldr	r3, [r7, #28]
 80042f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042f4:	2b40      	cmp	r3, #64	; 0x40
 80042f6:	d12f      	bne.n	8004358 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	f003 0320 	and.w	r3, r3, #32
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d02a      	beq.n	8004358 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	685a      	ldr	r2, [r3, #4]
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004310:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4a1e      	ldr	r2, [pc, #120]	; (8004390 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d101      	bne.n	8004320 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800431c:	4b1d      	ldr	r3, [pc, #116]	; (8004394 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800431e:	e001      	b.n	8004324 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004320:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004324:	685a      	ldr	r2, [r3, #4]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4919      	ldr	r1, [pc, #100]	; (8004390 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800432c:	428b      	cmp	r3, r1
 800432e:	d101      	bne.n	8004334 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004330:	4b18      	ldr	r3, [pc, #96]	; (8004394 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004332:	e001      	b.n	8004338 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004334:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004338:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800433c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2201      	movs	r2, #1
 8004342:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800434a:	f043 0202 	orr.w	r2, r3, #2
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004352:	6878      	ldr	r0, [r7, #4]
 8004354:	f7ff fdfa 	bl	8003f4c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004358:	69bb      	ldr	r3, [r7, #24]
 800435a:	f003 0308 	and.w	r3, r3, #8
 800435e:	2b08      	cmp	r3, #8
 8004360:	d136      	bne.n	80043d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	f003 0320 	and.w	r3, r3, #32
 8004368:	2b00      	cmp	r3, #0
 800436a:	d031      	beq.n	80043d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4a07      	ldr	r2, [pc, #28]	; (8004390 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d101      	bne.n	800437a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004376:	4b07      	ldr	r3, [pc, #28]	; (8004394 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004378:	e001      	b.n	800437e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800437a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800437e:	685a      	ldr	r2, [r3, #4]
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4902      	ldr	r1, [pc, #8]	; (8004390 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004386:	428b      	cmp	r3, r1
 8004388:	d106      	bne.n	8004398 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800438a:	4b02      	ldr	r3, [pc, #8]	; (8004394 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800438c:	e006      	b.n	800439c <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800438e:	bf00      	nop
 8004390:	40003800 	.word	0x40003800
 8004394:	40003400 	.word	0x40003400
 8004398:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800439c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80043a0:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	685a      	ldr	r2, [r3, #4]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80043b0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2201      	movs	r2, #1
 80043b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043be:	f043 0204 	orr.w	r2, r3, #4
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	f7ff fdc0 	bl	8003f4c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80043cc:	e000      	b.n	80043d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80043ce:	bf00      	nop
}
 80043d0:	bf00      	nop
 80043d2:	3720      	adds	r7, #32
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}

080043d8 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80043d8:	b480      	push	{r7}
 80043da:	b083      	sub	sp, #12
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80043e0:	bf00      	nop
 80043e2:	370c      	adds	r7, #12
 80043e4:	46bd      	mov	sp, r7
 80043e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ea:	4770      	bx	lr

080043ec <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b082      	sub	sp, #8
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043f8:	1c99      	adds	r1, r3, #2
 80043fa:	687a      	ldr	r2, [r7, #4]
 80043fc:	6251      	str	r1, [r2, #36]	; 0x24
 80043fe:	881a      	ldrh	r2, [r3, #0]
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800440a:	b29b      	uxth	r3, r3
 800440c:	3b01      	subs	r3, #1
 800440e:	b29a      	uxth	r2, r3
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004418:	b29b      	uxth	r3, r3
 800441a:	2b00      	cmp	r3, #0
 800441c:	d113      	bne.n	8004446 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	685a      	ldr	r2, [r3, #4]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800442c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004432:	b29b      	uxth	r3, r3
 8004434:	2b00      	cmp	r3, #0
 8004436:	d106      	bne.n	8004446 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2201      	movs	r2, #1
 800443c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004440:	6878      	ldr	r0, [r7, #4]
 8004442:	f7ff ffc9 	bl	80043d8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004446:	bf00      	nop
 8004448:	3708      	adds	r7, #8
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}
	...

08004450 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b082      	sub	sp, #8
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800445c:	1c99      	adds	r1, r3, #2
 800445e:	687a      	ldr	r2, [r7, #4]
 8004460:	6251      	str	r1, [r2, #36]	; 0x24
 8004462:	8819      	ldrh	r1, [r3, #0]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a1d      	ldr	r2, [pc, #116]	; (80044e0 <I2SEx_TxISR_I2SExt+0x90>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d101      	bne.n	8004472 <I2SEx_TxISR_I2SExt+0x22>
 800446e:	4b1d      	ldr	r3, [pc, #116]	; (80044e4 <I2SEx_TxISR_I2SExt+0x94>)
 8004470:	e001      	b.n	8004476 <I2SEx_TxISR_I2SExt+0x26>
 8004472:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004476:	460a      	mov	r2, r1
 8004478:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800447e:	b29b      	uxth	r3, r3
 8004480:	3b01      	subs	r3, #1
 8004482:	b29a      	uxth	r2, r3
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800448c:	b29b      	uxth	r3, r3
 800448e:	2b00      	cmp	r3, #0
 8004490:	d121      	bne.n	80044d6 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a12      	ldr	r2, [pc, #72]	; (80044e0 <I2SEx_TxISR_I2SExt+0x90>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d101      	bne.n	80044a0 <I2SEx_TxISR_I2SExt+0x50>
 800449c:	4b11      	ldr	r3, [pc, #68]	; (80044e4 <I2SEx_TxISR_I2SExt+0x94>)
 800449e:	e001      	b.n	80044a4 <I2SEx_TxISR_I2SExt+0x54>
 80044a0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80044a4:	685a      	ldr	r2, [r3, #4]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	490d      	ldr	r1, [pc, #52]	; (80044e0 <I2SEx_TxISR_I2SExt+0x90>)
 80044ac:	428b      	cmp	r3, r1
 80044ae:	d101      	bne.n	80044b4 <I2SEx_TxISR_I2SExt+0x64>
 80044b0:	4b0c      	ldr	r3, [pc, #48]	; (80044e4 <I2SEx_TxISR_I2SExt+0x94>)
 80044b2:	e001      	b.n	80044b8 <I2SEx_TxISR_I2SExt+0x68>
 80044b4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80044b8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80044bc:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80044c2:	b29b      	uxth	r3, r3
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d106      	bne.n	80044d6 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2201      	movs	r2, #1
 80044cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80044d0:	6878      	ldr	r0, [r7, #4]
 80044d2:	f7ff ff81 	bl	80043d8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80044d6:	bf00      	nop
 80044d8:	3708      	adds	r7, #8
 80044da:	46bd      	mov	sp, r7
 80044dc:	bd80      	pop	{r7, pc}
 80044de:	bf00      	nop
 80044e0:	40003800 	.word	0x40003800
 80044e4:	40003400 	.word	0x40003400

080044e8 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b082      	sub	sp, #8
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	68d8      	ldr	r0, [r3, #12]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044fa:	1c99      	adds	r1, r3, #2
 80044fc:	687a      	ldr	r2, [r7, #4]
 80044fe:	62d1      	str	r1, [r2, #44]	; 0x2c
 8004500:	b282      	uxth	r2, r0
 8004502:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004508:	b29b      	uxth	r3, r3
 800450a:	3b01      	subs	r3, #1
 800450c:	b29a      	uxth	r2, r3
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004516:	b29b      	uxth	r3, r3
 8004518:	2b00      	cmp	r3, #0
 800451a:	d113      	bne.n	8004544 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	685a      	ldr	r2, [r3, #4]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800452a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004530:	b29b      	uxth	r3, r3
 8004532:	2b00      	cmp	r3, #0
 8004534:	d106      	bne.n	8004544 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2201      	movs	r2, #1
 800453a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800453e:	6878      	ldr	r0, [r7, #4]
 8004540:	f7ff ff4a 	bl	80043d8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004544:	bf00      	nop
 8004546:	3708      	adds	r7, #8
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}

0800454c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b082      	sub	sp, #8
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4a20      	ldr	r2, [pc, #128]	; (80045dc <I2SEx_RxISR_I2SExt+0x90>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d101      	bne.n	8004562 <I2SEx_RxISR_I2SExt+0x16>
 800455e:	4b20      	ldr	r3, [pc, #128]	; (80045e0 <I2SEx_RxISR_I2SExt+0x94>)
 8004560:	e001      	b.n	8004566 <I2SEx_RxISR_I2SExt+0x1a>
 8004562:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004566:	68d8      	ldr	r0, [r3, #12]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800456c:	1c99      	adds	r1, r3, #2
 800456e:	687a      	ldr	r2, [r7, #4]
 8004570:	62d1      	str	r1, [r2, #44]	; 0x2c
 8004572:	b282      	uxth	r2, r0
 8004574:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800457a:	b29b      	uxth	r3, r3
 800457c:	3b01      	subs	r3, #1
 800457e:	b29a      	uxth	r2, r3
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004588:	b29b      	uxth	r3, r3
 800458a:	2b00      	cmp	r3, #0
 800458c:	d121      	bne.n	80045d2 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a12      	ldr	r2, [pc, #72]	; (80045dc <I2SEx_RxISR_I2SExt+0x90>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d101      	bne.n	800459c <I2SEx_RxISR_I2SExt+0x50>
 8004598:	4b11      	ldr	r3, [pc, #68]	; (80045e0 <I2SEx_RxISR_I2SExt+0x94>)
 800459a:	e001      	b.n	80045a0 <I2SEx_RxISR_I2SExt+0x54>
 800459c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80045a0:	685a      	ldr	r2, [r3, #4]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	490d      	ldr	r1, [pc, #52]	; (80045dc <I2SEx_RxISR_I2SExt+0x90>)
 80045a8:	428b      	cmp	r3, r1
 80045aa:	d101      	bne.n	80045b0 <I2SEx_RxISR_I2SExt+0x64>
 80045ac:	4b0c      	ldr	r3, [pc, #48]	; (80045e0 <I2SEx_RxISR_I2SExt+0x94>)
 80045ae:	e001      	b.n	80045b4 <I2SEx_RxISR_I2SExt+0x68>
 80045b0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80045b4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80045b8:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045be:	b29b      	uxth	r3, r3
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d106      	bne.n	80045d2 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2201      	movs	r2, #1
 80045c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80045cc:	6878      	ldr	r0, [r7, #4]
 80045ce:	f7ff ff03 	bl	80043d8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80045d2:	bf00      	nop
 80045d4:	3708      	adds	r7, #8
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}
 80045da:	bf00      	nop
 80045dc:	40003800 	.word	0x40003800
 80045e0:	40003400 	.word	0x40003400

080045e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b086      	sub	sp, #24
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d101      	bne.n	80045f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e267      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f003 0301 	and.w	r3, r3, #1
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d075      	beq.n	80046ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004602:	4b88      	ldr	r3, [pc, #544]	; (8004824 <HAL_RCC_OscConfig+0x240>)
 8004604:	689b      	ldr	r3, [r3, #8]
 8004606:	f003 030c 	and.w	r3, r3, #12
 800460a:	2b04      	cmp	r3, #4
 800460c:	d00c      	beq.n	8004628 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800460e:	4b85      	ldr	r3, [pc, #532]	; (8004824 <HAL_RCC_OscConfig+0x240>)
 8004610:	689b      	ldr	r3, [r3, #8]
 8004612:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004616:	2b08      	cmp	r3, #8
 8004618:	d112      	bne.n	8004640 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800461a:	4b82      	ldr	r3, [pc, #520]	; (8004824 <HAL_RCC_OscConfig+0x240>)
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004622:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004626:	d10b      	bne.n	8004640 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004628:	4b7e      	ldr	r3, [pc, #504]	; (8004824 <HAL_RCC_OscConfig+0x240>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004630:	2b00      	cmp	r3, #0
 8004632:	d05b      	beq.n	80046ec <HAL_RCC_OscConfig+0x108>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	685b      	ldr	r3, [r3, #4]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d157      	bne.n	80046ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800463c:	2301      	movs	r3, #1
 800463e:	e242      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004648:	d106      	bne.n	8004658 <HAL_RCC_OscConfig+0x74>
 800464a:	4b76      	ldr	r3, [pc, #472]	; (8004824 <HAL_RCC_OscConfig+0x240>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4a75      	ldr	r2, [pc, #468]	; (8004824 <HAL_RCC_OscConfig+0x240>)
 8004650:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004654:	6013      	str	r3, [r2, #0]
 8004656:	e01d      	b.n	8004694 <HAL_RCC_OscConfig+0xb0>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004660:	d10c      	bne.n	800467c <HAL_RCC_OscConfig+0x98>
 8004662:	4b70      	ldr	r3, [pc, #448]	; (8004824 <HAL_RCC_OscConfig+0x240>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a6f      	ldr	r2, [pc, #444]	; (8004824 <HAL_RCC_OscConfig+0x240>)
 8004668:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800466c:	6013      	str	r3, [r2, #0]
 800466e:	4b6d      	ldr	r3, [pc, #436]	; (8004824 <HAL_RCC_OscConfig+0x240>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a6c      	ldr	r2, [pc, #432]	; (8004824 <HAL_RCC_OscConfig+0x240>)
 8004674:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004678:	6013      	str	r3, [r2, #0]
 800467a:	e00b      	b.n	8004694 <HAL_RCC_OscConfig+0xb0>
 800467c:	4b69      	ldr	r3, [pc, #420]	; (8004824 <HAL_RCC_OscConfig+0x240>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a68      	ldr	r2, [pc, #416]	; (8004824 <HAL_RCC_OscConfig+0x240>)
 8004682:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004686:	6013      	str	r3, [r2, #0]
 8004688:	4b66      	ldr	r3, [pc, #408]	; (8004824 <HAL_RCC_OscConfig+0x240>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a65      	ldr	r2, [pc, #404]	; (8004824 <HAL_RCC_OscConfig+0x240>)
 800468e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004692:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	685b      	ldr	r3, [r3, #4]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d013      	beq.n	80046c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800469c:	f7fc fc6a 	bl	8000f74 <HAL_GetTick>
 80046a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046a2:	e008      	b.n	80046b6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80046a4:	f7fc fc66 	bl	8000f74 <HAL_GetTick>
 80046a8:	4602      	mov	r2, r0
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	1ad3      	subs	r3, r2, r3
 80046ae:	2b64      	cmp	r3, #100	; 0x64
 80046b0:	d901      	bls.n	80046b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80046b2:	2303      	movs	r3, #3
 80046b4:	e207      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046b6:	4b5b      	ldr	r3, [pc, #364]	; (8004824 <HAL_RCC_OscConfig+0x240>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d0f0      	beq.n	80046a4 <HAL_RCC_OscConfig+0xc0>
 80046c2:	e014      	b.n	80046ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046c4:	f7fc fc56 	bl	8000f74 <HAL_GetTick>
 80046c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046ca:	e008      	b.n	80046de <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80046cc:	f7fc fc52 	bl	8000f74 <HAL_GetTick>
 80046d0:	4602      	mov	r2, r0
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	1ad3      	subs	r3, r2, r3
 80046d6:	2b64      	cmp	r3, #100	; 0x64
 80046d8:	d901      	bls.n	80046de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80046da:	2303      	movs	r3, #3
 80046dc:	e1f3      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046de:	4b51      	ldr	r3, [pc, #324]	; (8004824 <HAL_RCC_OscConfig+0x240>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d1f0      	bne.n	80046cc <HAL_RCC_OscConfig+0xe8>
 80046ea:	e000      	b.n	80046ee <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f003 0302 	and.w	r3, r3, #2
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d063      	beq.n	80047c2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80046fa:	4b4a      	ldr	r3, [pc, #296]	; (8004824 <HAL_RCC_OscConfig+0x240>)
 80046fc:	689b      	ldr	r3, [r3, #8]
 80046fe:	f003 030c 	and.w	r3, r3, #12
 8004702:	2b00      	cmp	r3, #0
 8004704:	d00b      	beq.n	800471e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004706:	4b47      	ldr	r3, [pc, #284]	; (8004824 <HAL_RCC_OscConfig+0x240>)
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800470e:	2b08      	cmp	r3, #8
 8004710:	d11c      	bne.n	800474c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004712:	4b44      	ldr	r3, [pc, #272]	; (8004824 <HAL_RCC_OscConfig+0x240>)
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800471a:	2b00      	cmp	r3, #0
 800471c:	d116      	bne.n	800474c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800471e:	4b41      	ldr	r3, [pc, #260]	; (8004824 <HAL_RCC_OscConfig+0x240>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f003 0302 	and.w	r3, r3, #2
 8004726:	2b00      	cmp	r3, #0
 8004728:	d005      	beq.n	8004736 <HAL_RCC_OscConfig+0x152>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	68db      	ldr	r3, [r3, #12]
 800472e:	2b01      	cmp	r3, #1
 8004730:	d001      	beq.n	8004736 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	e1c7      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004736:	4b3b      	ldr	r3, [pc, #236]	; (8004824 <HAL_RCC_OscConfig+0x240>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	691b      	ldr	r3, [r3, #16]
 8004742:	00db      	lsls	r3, r3, #3
 8004744:	4937      	ldr	r1, [pc, #220]	; (8004824 <HAL_RCC_OscConfig+0x240>)
 8004746:	4313      	orrs	r3, r2
 8004748:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800474a:	e03a      	b.n	80047c2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	68db      	ldr	r3, [r3, #12]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d020      	beq.n	8004796 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004754:	4b34      	ldr	r3, [pc, #208]	; (8004828 <HAL_RCC_OscConfig+0x244>)
 8004756:	2201      	movs	r2, #1
 8004758:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800475a:	f7fc fc0b 	bl	8000f74 <HAL_GetTick>
 800475e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004760:	e008      	b.n	8004774 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004762:	f7fc fc07 	bl	8000f74 <HAL_GetTick>
 8004766:	4602      	mov	r2, r0
 8004768:	693b      	ldr	r3, [r7, #16]
 800476a:	1ad3      	subs	r3, r2, r3
 800476c:	2b02      	cmp	r3, #2
 800476e:	d901      	bls.n	8004774 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004770:	2303      	movs	r3, #3
 8004772:	e1a8      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004774:	4b2b      	ldr	r3, [pc, #172]	; (8004824 <HAL_RCC_OscConfig+0x240>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f003 0302 	and.w	r3, r3, #2
 800477c:	2b00      	cmp	r3, #0
 800477e:	d0f0      	beq.n	8004762 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004780:	4b28      	ldr	r3, [pc, #160]	; (8004824 <HAL_RCC_OscConfig+0x240>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	691b      	ldr	r3, [r3, #16]
 800478c:	00db      	lsls	r3, r3, #3
 800478e:	4925      	ldr	r1, [pc, #148]	; (8004824 <HAL_RCC_OscConfig+0x240>)
 8004790:	4313      	orrs	r3, r2
 8004792:	600b      	str	r3, [r1, #0]
 8004794:	e015      	b.n	80047c2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004796:	4b24      	ldr	r3, [pc, #144]	; (8004828 <HAL_RCC_OscConfig+0x244>)
 8004798:	2200      	movs	r2, #0
 800479a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800479c:	f7fc fbea 	bl	8000f74 <HAL_GetTick>
 80047a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047a2:	e008      	b.n	80047b6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80047a4:	f7fc fbe6 	bl	8000f74 <HAL_GetTick>
 80047a8:	4602      	mov	r2, r0
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	1ad3      	subs	r3, r2, r3
 80047ae:	2b02      	cmp	r3, #2
 80047b0:	d901      	bls.n	80047b6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80047b2:	2303      	movs	r3, #3
 80047b4:	e187      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047b6:	4b1b      	ldr	r3, [pc, #108]	; (8004824 <HAL_RCC_OscConfig+0x240>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 0302 	and.w	r3, r3, #2
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d1f0      	bne.n	80047a4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f003 0308 	and.w	r3, r3, #8
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d036      	beq.n	800483c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	695b      	ldr	r3, [r3, #20]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d016      	beq.n	8004804 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047d6:	4b15      	ldr	r3, [pc, #84]	; (800482c <HAL_RCC_OscConfig+0x248>)
 80047d8:	2201      	movs	r2, #1
 80047da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047dc:	f7fc fbca 	bl	8000f74 <HAL_GetTick>
 80047e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047e2:	e008      	b.n	80047f6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047e4:	f7fc fbc6 	bl	8000f74 <HAL_GetTick>
 80047e8:	4602      	mov	r2, r0
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	1ad3      	subs	r3, r2, r3
 80047ee:	2b02      	cmp	r3, #2
 80047f0:	d901      	bls.n	80047f6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80047f2:	2303      	movs	r3, #3
 80047f4:	e167      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047f6:	4b0b      	ldr	r3, [pc, #44]	; (8004824 <HAL_RCC_OscConfig+0x240>)
 80047f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047fa:	f003 0302 	and.w	r3, r3, #2
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d0f0      	beq.n	80047e4 <HAL_RCC_OscConfig+0x200>
 8004802:	e01b      	b.n	800483c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004804:	4b09      	ldr	r3, [pc, #36]	; (800482c <HAL_RCC_OscConfig+0x248>)
 8004806:	2200      	movs	r2, #0
 8004808:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800480a:	f7fc fbb3 	bl	8000f74 <HAL_GetTick>
 800480e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004810:	e00e      	b.n	8004830 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004812:	f7fc fbaf 	bl	8000f74 <HAL_GetTick>
 8004816:	4602      	mov	r2, r0
 8004818:	693b      	ldr	r3, [r7, #16]
 800481a:	1ad3      	subs	r3, r2, r3
 800481c:	2b02      	cmp	r3, #2
 800481e:	d907      	bls.n	8004830 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004820:	2303      	movs	r3, #3
 8004822:	e150      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4e2>
 8004824:	40023800 	.word	0x40023800
 8004828:	42470000 	.word	0x42470000
 800482c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004830:	4b88      	ldr	r3, [pc, #544]	; (8004a54 <HAL_RCC_OscConfig+0x470>)
 8004832:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004834:	f003 0302 	and.w	r3, r3, #2
 8004838:	2b00      	cmp	r3, #0
 800483a:	d1ea      	bne.n	8004812 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f003 0304 	and.w	r3, r3, #4
 8004844:	2b00      	cmp	r3, #0
 8004846:	f000 8097 	beq.w	8004978 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800484a:	2300      	movs	r3, #0
 800484c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800484e:	4b81      	ldr	r3, [pc, #516]	; (8004a54 <HAL_RCC_OscConfig+0x470>)
 8004850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004852:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004856:	2b00      	cmp	r3, #0
 8004858:	d10f      	bne.n	800487a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800485a:	2300      	movs	r3, #0
 800485c:	60bb      	str	r3, [r7, #8]
 800485e:	4b7d      	ldr	r3, [pc, #500]	; (8004a54 <HAL_RCC_OscConfig+0x470>)
 8004860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004862:	4a7c      	ldr	r2, [pc, #496]	; (8004a54 <HAL_RCC_OscConfig+0x470>)
 8004864:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004868:	6413      	str	r3, [r2, #64]	; 0x40
 800486a:	4b7a      	ldr	r3, [pc, #488]	; (8004a54 <HAL_RCC_OscConfig+0x470>)
 800486c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800486e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004872:	60bb      	str	r3, [r7, #8]
 8004874:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004876:	2301      	movs	r3, #1
 8004878:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800487a:	4b77      	ldr	r3, [pc, #476]	; (8004a58 <HAL_RCC_OscConfig+0x474>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004882:	2b00      	cmp	r3, #0
 8004884:	d118      	bne.n	80048b8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004886:	4b74      	ldr	r3, [pc, #464]	; (8004a58 <HAL_RCC_OscConfig+0x474>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4a73      	ldr	r2, [pc, #460]	; (8004a58 <HAL_RCC_OscConfig+0x474>)
 800488c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004890:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004892:	f7fc fb6f 	bl	8000f74 <HAL_GetTick>
 8004896:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004898:	e008      	b.n	80048ac <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800489a:	f7fc fb6b 	bl	8000f74 <HAL_GetTick>
 800489e:	4602      	mov	r2, r0
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	1ad3      	subs	r3, r2, r3
 80048a4:	2b02      	cmp	r3, #2
 80048a6:	d901      	bls.n	80048ac <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80048a8:	2303      	movs	r3, #3
 80048aa:	e10c      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048ac:	4b6a      	ldr	r3, [pc, #424]	; (8004a58 <HAL_RCC_OscConfig+0x474>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d0f0      	beq.n	800489a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	2b01      	cmp	r3, #1
 80048be:	d106      	bne.n	80048ce <HAL_RCC_OscConfig+0x2ea>
 80048c0:	4b64      	ldr	r3, [pc, #400]	; (8004a54 <HAL_RCC_OscConfig+0x470>)
 80048c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048c4:	4a63      	ldr	r2, [pc, #396]	; (8004a54 <HAL_RCC_OscConfig+0x470>)
 80048c6:	f043 0301 	orr.w	r3, r3, #1
 80048ca:	6713      	str	r3, [r2, #112]	; 0x70
 80048cc:	e01c      	b.n	8004908 <HAL_RCC_OscConfig+0x324>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	2b05      	cmp	r3, #5
 80048d4:	d10c      	bne.n	80048f0 <HAL_RCC_OscConfig+0x30c>
 80048d6:	4b5f      	ldr	r3, [pc, #380]	; (8004a54 <HAL_RCC_OscConfig+0x470>)
 80048d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048da:	4a5e      	ldr	r2, [pc, #376]	; (8004a54 <HAL_RCC_OscConfig+0x470>)
 80048dc:	f043 0304 	orr.w	r3, r3, #4
 80048e0:	6713      	str	r3, [r2, #112]	; 0x70
 80048e2:	4b5c      	ldr	r3, [pc, #368]	; (8004a54 <HAL_RCC_OscConfig+0x470>)
 80048e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048e6:	4a5b      	ldr	r2, [pc, #364]	; (8004a54 <HAL_RCC_OscConfig+0x470>)
 80048e8:	f043 0301 	orr.w	r3, r3, #1
 80048ec:	6713      	str	r3, [r2, #112]	; 0x70
 80048ee:	e00b      	b.n	8004908 <HAL_RCC_OscConfig+0x324>
 80048f0:	4b58      	ldr	r3, [pc, #352]	; (8004a54 <HAL_RCC_OscConfig+0x470>)
 80048f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048f4:	4a57      	ldr	r2, [pc, #348]	; (8004a54 <HAL_RCC_OscConfig+0x470>)
 80048f6:	f023 0301 	bic.w	r3, r3, #1
 80048fa:	6713      	str	r3, [r2, #112]	; 0x70
 80048fc:	4b55      	ldr	r3, [pc, #340]	; (8004a54 <HAL_RCC_OscConfig+0x470>)
 80048fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004900:	4a54      	ldr	r2, [pc, #336]	; (8004a54 <HAL_RCC_OscConfig+0x470>)
 8004902:	f023 0304 	bic.w	r3, r3, #4
 8004906:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	689b      	ldr	r3, [r3, #8]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d015      	beq.n	800493c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004910:	f7fc fb30 	bl	8000f74 <HAL_GetTick>
 8004914:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004916:	e00a      	b.n	800492e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004918:	f7fc fb2c 	bl	8000f74 <HAL_GetTick>
 800491c:	4602      	mov	r2, r0
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	1ad3      	subs	r3, r2, r3
 8004922:	f241 3288 	movw	r2, #5000	; 0x1388
 8004926:	4293      	cmp	r3, r2
 8004928:	d901      	bls.n	800492e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800492a:	2303      	movs	r3, #3
 800492c:	e0cb      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800492e:	4b49      	ldr	r3, [pc, #292]	; (8004a54 <HAL_RCC_OscConfig+0x470>)
 8004930:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004932:	f003 0302 	and.w	r3, r3, #2
 8004936:	2b00      	cmp	r3, #0
 8004938:	d0ee      	beq.n	8004918 <HAL_RCC_OscConfig+0x334>
 800493a:	e014      	b.n	8004966 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800493c:	f7fc fb1a 	bl	8000f74 <HAL_GetTick>
 8004940:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004942:	e00a      	b.n	800495a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004944:	f7fc fb16 	bl	8000f74 <HAL_GetTick>
 8004948:	4602      	mov	r2, r0
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	1ad3      	subs	r3, r2, r3
 800494e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004952:	4293      	cmp	r3, r2
 8004954:	d901      	bls.n	800495a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004956:	2303      	movs	r3, #3
 8004958:	e0b5      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800495a:	4b3e      	ldr	r3, [pc, #248]	; (8004a54 <HAL_RCC_OscConfig+0x470>)
 800495c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800495e:	f003 0302 	and.w	r3, r3, #2
 8004962:	2b00      	cmp	r3, #0
 8004964:	d1ee      	bne.n	8004944 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004966:	7dfb      	ldrb	r3, [r7, #23]
 8004968:	2b01      	cmp	r3, #1
 800496a:	d105      	bne.n	8004978 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800496c:	4b39      	ldr	r3, [pc, #228]	; (8004a54 <HAL_RCC_OscConfig+0x470>)
 800496e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004970:	4a38      	ldr	r2, [pc, #224]	; (8004a54 <HAL_RCC_OscConfig+0x470>)
 8004972:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004976:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	699b      	ldr	r3, [r3, #24]
 800497c:	2b00      	cmp	r3, #0
 800497e:	f000 80a1 	beq.w	8004ac4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004982:	4b34      	ldr	r3, [pc, #208]	; (8004a54 <HAL_RCC_OscConfig+0x470>)
 8004984:	689b      	ldr	r3, [r3, #8]
 8004986:	f003 030c 	and.w	r3, r3, #12
 800498a:	2b08      	cmp	r3, #8
 800498c:	d05c      	beq.n	8004a48 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	699b      	ldr	r3, [r3, #24]
 8004992:	2b02      	cmp	r3, #2
 8004994:	d141      	bne.n	8004a1a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004996:	4b31      	ldr	r3, [pc, #196]	; (8004a5c <HAL_RCC_OscConfig+0x478>)
 8004998:	2200      	movs	r2, #0
 800499a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800499c:	f7fc faea 	bl	8000f74 <HAL_GetTick>
 80049a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049a2:	e008      	b.n	80049b6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049a4:	f7fc fae6 	bl	8000f74 <HAL_GetTick>
 80049a8:	4602      	mov	r2, r0
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	1ad3      	subs	r3, r2, r3
 80049ae:	2b02      	cmp	r3, #2
 80049b0:	d901      	bls.n	80049b6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80049b2:	2303      	movs	r3, #3
 80049b4:	e087      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049b6:	4b27      	ldr	r3, [pc, #156]	; (8004a54 <HAL_RCC_OscConfig+0x470>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d1f0      	bne.n	80049a4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	69da      	ldr	r2, [r3, #28]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6a1b      	ldr	r3, [r3, #32]
 80049ca:	431a      	orrs	r2, r3
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049d0:	019b      	lsls	r3, r3, #6
 80049d2:	431a      	orrs	r2, r3
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049d8:	085b      	lsrs	r3, r3, #1
 80049da:	3b01      	subs	r3, #1
 80049dc:	041b      	lsls	r3, r3, #16
 80049de:	431a      	orrs	r2, r3
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049e4:	061b      	lsls	r3, r3, #24
 80049e6:	491b      	ldr	r1, [pc, #108]	; (8004a54 <HAL_RCC_OscConfig+0x470>)
 80049e8:	4313      	orrs	r3, r2
 80049ea:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049ec:	4b1b      	ldr	r3, [pc, #108]	; (8004a5c <HAL_RCC_OscConfig+0x478>)
 80049ee:	2201      	movs	r2, #1
 80049f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049f2:	f7fc fabf 	bl	8000f74 <HAL_GetTick>
 80049f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049f8:	e008      	b.n	8004a0c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049fa:	f7fc fabb 	bl	8000f74 <HAL_GetTick>
 80049fe:	4602      	mov	r2, r0
 8004a00:	693b      	ldr	r3, [r7, #16]
 8004a02:	1ad3      	subs	r3, r2, r3
 8004a04:	2b02      	cmp	r3, #2
 8004a06:	d901      	bls.n	8004a0c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004a08:	2303      	movs	r3, #3
 8004a0a:	e05c      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a0c:	4b11      	ldr	r3, [pc, #68]	; (8004a54 <HAL_RCC_OscConfig+0x470>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d0f0      	beq.n	80049fa <HAL_RCC_OscConfig+0x416>
 8004a18:	e054      	b.n	8004ac4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a1a:	4b10      	ldr	r3, [pc, #64]	; (8004a5c <HAL_RCC_OscConfig+0x478>)
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a20:	f7fc faa8 	bl	8000f74 <HAL_GetTick>
 8004a24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a26:	e008      	b.n	8004a3a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a28:	f7fc faa4 	bl	8000f74 <HAL_GetTick>
 8004a2c:	4602      	mov	r2, r0
 8004a2e:	693b      	ldr	r3, [r7, #16]
 8004a30:	1ad3      	subs	r3, r2, r3
 8004a32:	2b02      	cmp	r3, #2
 8004a34:	d901      	bls.n	8004a3a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004a36:	2303      	movs	r3, #3
 8004a38:	e045      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a3a:	4b06      	ldr	r3, [pc, #24]	; (8004a54 <HAL_RCC_OscConfig+0x470>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d1f0      	bne.n	8004a28 <HAL_RCC_OscConfig+0x444>
 8004a46:	e03d      	b.n	8004ac4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	699b      	ldr	r3, [r3, #24]
 8004a4c:	2b01      	cmp	r3, #1
 8004a4e:	d107      	bne.n	8004a60 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	e038      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4e2>
 8004a54:	40023800 	.word	0x40023800
 8004a58:	40007000 	.word	0x40007000
 8004a5c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004a60:	4b1b      	ldr	r3, [pc, #108]	; (8004ad0 <HAL_RCC_OscConfig+0x4ec>)
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	699b      	ldr	r3, [r3, #24]
 8004a6a:	2b01      	cmp	r3, #1
 8004a6c:	d028      	beq.n	8004ac0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d121      	bne.n	8004ac0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a86:	429a      	cmp	r2, r3
 8004a88:	d11a      	bne.n	8004ac0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a8a:	68fa      	ldr	r2, [r7, #12]
 8004a8c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004a90:	4013      	ands	r3, r2
 8004a92:	687a      	ldr	r2, [r7, #4]
 8004a94:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004a96:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d111      	bne.n	8004ac0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aa6:	085b      	lsrs	r3, r3, #1
 8004aa8:	3b01      	subs	r3, #1
 8004aaa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004aac:	429a      	cmp	r2, r3
 8004aae:	d107      	bne.n	8004ac0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004abc:	429a      	cmp	r2, r3
 8004abe:	d001      	beq.n	8004ac4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	e000      	b.n	8004ac6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004ac4:	2300      	movs	r3, #0
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	3718      	adds	r7, #24
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}
 8004ace:	bf00      	nop
 8004ad0:	40023800 	.word	0x40023800

08004ad4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b084      	sub	sp, #16
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
 8004adc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d101      	bne.n	8004ae8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e0cc      	b.n	8004c82 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ae8:	4b68      	ldr	r3, [pc, #416]	; (8004c8c <HAL_RCC_ClockConfig+0x1b8>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f003 0307 	and.w	r3, r3, #7
 8004af0:	683a      	ldr	r2, [r7, #0]
 8004af2:	429a      	cmp	r2, r3
 8004af4:	d90c      	bls.n	8004b10 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004af6:	4b65      	ldr	r3, [pc, #404]	; (8004c8c <HAL_RCC_ClockConfig+0x1b8>)
 8004af8:	683a      	ldr	r2, [r7, #0]
 8004afa:	b2d2      	uxtb	r2, r2
 8004afc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004afe:	4b63      	ldr	r3, [pc, #396]	; (8004c8c <HAL_RCC_ClockConfig+0x1b8>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 0307 	and.w	r3, r3, #7
 8004b06:	683a      	ldr	r2, [r7, #0]
 8004b08:	429a      	cmp	r2, r3
 8004b0a:	d001      	beq.n	8004b10 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	e0b8      	b.n	8004c82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f003 0302 	and.w	r3, r3, #2
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d020      	beq.n	8004b5e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f003 0304 	and.w	r3, r3, #4
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d005      	beq.n	8004b34 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b28:	4b59      	ldr	r3, [pc, #356]	; (8004c90 <HAL_RCC_ClockConfig+0x1bc>)
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	4a58      	ldr	r2, [pc, #352]	; (8004c90 <HAL_RCC_ClockConfig+0x1bc>)
 8004b2e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004b32:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f003 0308 	and.w	r3, r3, #8
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d005      	beq.n	8004b4c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004b40:	4b53      	ldr	r3, [pc, #332]	; (8004c90 <HAL_RCC_ClockConfig+0x1bc>)
 8004b42:	689b      	ldr	r3, [r3, #8]
 8004b44:	4a52      	ldr	r2, [pc, #328]	; (8004c90 <HAL_RCC_ClockConfig+0x1bc>)
 8004b46:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004b4a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b4c:	4b50      	ldr	r3, [pc, #320]	; (8004c90 <HAL_RCC_ClockConfig+0x1bc>)
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	689b      	ldr	r3, [r3, #8]
 8004b58:	494d      	ldr	r1, [pc, #308]	; (8004c90 <HAL_RCC_ClockConfig+0x1bc>)
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f003 0301 	and.w	r3, r3, #1
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d044      	beq.n	8004bf4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	2b01      	cmp	r3, #1
 8004b70:	d107      	bne.n	8004b82 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b72:	4b47      	ldr	r3, [pc, #284]	; (8004c90 <HAL_RCC_ClockConfig+0x1bc>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d119      	bne.n	8004bb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e07f      	b.n	8004c82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	2b02      	cmp	r3, #2
 8004b88:	d003      	beq.n	8004b92 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b8e:	2b03      	cmp	r3, #3
 8004b90:	d107      	bne.n	8004ba2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b92:	4b3f      	ldr	r3, [pc, #252]	; (8004c90 <HAL_RCC_ClockConfig+0x1bc>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d109      	bne.n	8004bb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	e06f      	b.n	8004c82 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ba2:	4b3b      	ldr	r3, [pc, #236]	; (8004c90 <HAL_RCC_ClockConfig+0x1bc>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f003 0302 	and.w	r3, r3, #2
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d101      	bne.n	8004bb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	e067      	b.n	8004c82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004bb2:	4b37      	ldr	r3, [pc, #220]	; (8004c90 <HAL_RCC_ClockConfig+0x1bc>)
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	f023 0203 	bic.w	r2, r3, #3
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	4934      	ldr	r1, [pc, #208]	; (8004c90 <HAL_RCC_ClockConfig+0x1bc>)
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004bc4:	f7fc f9d6 	bl	8000f74 <HAL_GetTick>
 8004bc8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bca:	e00a      	b.n	8004be2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004bcc:	f7fc f9d2 	bl	8000f74 <HAL_GetTick>
 8004bd0:	4602      	mov	r2, r0
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	1ad3      	subs	r3, r2, r3
 8004bd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d901      	bls.n	8004be2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004bde:	2303      	movs	r3, #3
 8004be0:	e04f      	b.n	8004c82 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004be2:	4b2b      	ldr	r3, [pc, #172]	; (8004c90 <HAL_RCC_ClockConfig+0x1bc>)
 8004be4:	689b      	ldr	r3, [r3, #8]
 8004be6:	f003 020c 	and.w	r2, r3, #12
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	009b      	lsls	r3, r3, #2
 8004bf0:	429a      	cmp	r2, r3
 8004bf2:	d1eb      	bne.n	8004bcc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004bf4:	4b25      	ldr	r3, [pc, #148]	; (8004c8c <HAL_RCC_ClockConfig+0x1b8>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 0307 	and.w	r3, r3, #7
 8004bfc:	683a      	ldr	r2, [r7, #0]
 8004bfe:	429a      	cmp	r2, r3
 8004c00:	d20c      	bcs.n	8004c1c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c02:	4b22      	ldr	r3, [pc, #136]	; (8004c8c <HAL_RCC_ClockConfig+0x1b8>)
 8004c04:	683a      	ldr	r2, [r7, #0]
 8004c06:	b2d2      	uxtb	r2, r2
 8004c08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c0a:	4b20      	ldr	r3, [pc, #128]	; (8004c8c <HAL_RCC_ClockConfig+0x1b8>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f003 0307 	and.w	r3, r3, #7
 8004c12:	683a      	ldr	r2, [r7, #0]
 8004c14:	429a      	cmp	r2, r3
 8004c16:	d001      	beq.n	8004c1c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e032      	b.n	8004c82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f003 0304 	and.w	r3, r3, #4
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d008      	beq.n	8004c3a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c28:	4b19      	ldr	r3, [pc, #100]	; (8004c90 <HAL_RCC_ClockConfig+0x1bc>)
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	68db      	ldr	r3, [r3, #12]
 8004c34:	4916      	ldr	r1, [pc, #88]	; (8004c90 <HAL_RCC_ClockConfig+0x1bc>)
 8004c36:	4313      	orrs	r3, r2
 8004c38:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f003 0308 	and.w	r3, r3, #8
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d009      	beq.n	8004c5a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c46:	4b12      	ldr	r3, [pc, #72]	; (8004c90 <HAL_RCC_ClockConfig+0x1bc>)
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	691b      	ldr	r3, [r3, #16]
 8004c52:	00db      	lsls	r3, r3, #3
 8004c54:	490e      	ldr	r1, [pc, #56]	; (8004c90 <HAL_RCC_ClockConfig+0x1bc>)
 8004c56:	4313      	orrs	r3, r2
 8004c58:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004c5a:	f000 f821 	bl	8004ca0 <HAL_RCC_GetSysClockFreq>
 8004c5e:	4602      	mov	r2, r0
 8004c60:	4b0b      	ldr	r3, [pc, #44]	; (8004c90 <HAL_RCC_ClockConfig+0x1bc>)
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	091b      	lsrs	r3, r3, #4
 8004c66:	f003 030f 	and.w	r3, r3, #15
 8004c6a:	490a      	ldr	r1, [pc, #40]	; (8004c94 <HAL_RCC_ClockConfig+0x1c0>)
 8004c6c:	5ccb      	ldrb	r3, [r1, r3]
 8004c6e:	fa22 f303 	lsr.w	r3, r2, r3
 8004c72:	4a09      	ldr	r2, [pc, #36]	; (8004c98 <HAL_RCC_ClockConfig+0x1c4>)
 8004c74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004c76:	4b09      	ldr	r3, [pc, #36]	; (8004c9c <HAL_RCC_ClockConfig+0x1c8>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	f7fc f936 	bl	8000eec <HAL_InitTick>

  return HAL_OK;
 8004c80:	2300      	movs	r3, #0
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	3710      	adds	r7, #16
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}
 8004c8a:	bf00      	nop
 8004c8c:	40023c00 	.word	0x40023c00
 8004c90:	40023800 	.word	0x40023800
 8004c94:	08008adc 	.word	0x08008adc
 8004c98:	20000000 	.word	0x20000000
 8004c9c:	20000004 	.word	0x20000004

08004ca0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ca0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ca4:	b094      	sub	sp, #80	; 0x50
 8004ca6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004ca8:	2300      	movs	r3, #0
 8004caa:	647b      	str	r3, [r7, #68]	; 0x44
 8004cac:	2300      	movs	r3, #0
 8004cae:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004cb8:	4b79      	ldr	r3, [pc, #484]	; (8004ea0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	f003 030c 	and.w	r3, r3, #12
 8004cc0:	2b08      	cmp	r3, #8
 8004cc2:	d00d      	beq.n	8004ce0 <HAL_RCC_GetSysClockFreq+0x40>
 8004cc4:	2b08      	cmp	r3, #8
 8004cc6:	f200 80e1 	bhi.w	8004e8c <HAL_RCC_GetSysClockFreq+0x1ec>
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d002      	beq.n	8004cd4 <HAL_RCC_GetSysClockFreq+0x34>
 8004cce:	2b04      	cmp	r3, #4
 8004cd0:	d003      	beq.n	8004cda <HAL_RCC_GetSysClockFreq+0x3a>
 8004cd2:	e0db      	b.n	8004e8c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004cd4:	4b73      	ldr	r3, [pc, #460]	; (8004ea4 <HAL_RCC_GetSysClockFreq+0x204>)
 8004cd6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004cd8:	e0db      	b.n	8004e92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004cda:	4b73      	ldr	r3, [pc, #460]	; (8004ea8 <HAL_RCC_GetSysClockFreq+0x208>)
 8004cdc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004cde:	e0d8      	b.n	8004e92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ce0:	4b6f      	ldr	r3, [pc, #444]	; (8004ea0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004ce8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004cea:	4b6d      	ldr	r3, [pc, #436]	; (8004ea0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d063      	beq.n	8004dbe <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004cf6:	4b6a      	ldr	r3, [pc, #424]	; (8004ea0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	099b      	lsrs	r3, r3, #6
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	63bb      	str	r3, [r7, #56]	; 0x38
 8004d00:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004d02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d08:	633b      	str	r3, [r7, #48]	; 0x30
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	637b      	str	r3, [r7, #52]	; 0x34
 8004d0e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004d12:	4622      	mov	r2, r4
 8004d14:	462b      	mov	r3, r5
 8004d16:	f04f 0000 	mov.w	r0, #0
 8004d1a:	f04f 0100 	mov.w	r1, #0
 8004d1e:	0159      	lsls	r1, r3, #5
 8004d20:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d24:	0150      	lsls	r0, r2, #5
 8004d26:	4602      	mov	r2, r0
 8004d28:	460b      	mov	r3, r1
 8004d2a:	4621      	mov	r1, r4
 8004d2c:	1a51      	subs	r1, r2, r1
 8004d2e:	6139      	str	r1, [r7, #16]
 8004d30:	4629      	mov	r1, r5
 8004d32:	eb63 0301 	sbc.w	r3, r3, r1
 8004d36:	617b      	str	r3, [r7, #20]
 8004d38:	f04f 0200 	mov.w	r2, #0
 8004d3c:	f04f 0300 	mov.w	r3, #0
 8004d40:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004d44:	4659      	mov	r1, fp
 8004d46:	018b      	lsls	r3, r1, #6
 8004d48:	4651      	mov	r1, sl
 8004d4a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004d4e:	4651      	mov	r1, sl
 8004d50:	018a      	lsls	r2, r1, #6
 8004d52:	4651      	mov	r1, sl
 8004d54:	ebb2 0801 	subs.w	r8, r2, r1
 8004d58:	4659      	mov	r1, fp
 8004d5a:	eb63 0901 	sbc.w	r9, r3, r1
 8004d5e:	f04f 0200 	mov.w	r2, #0
 8004d62:	f04f 0300 	mov.w	r3, #0
 8004d66:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004d6a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004d6e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004d72:	4690      	mov	r8, r2
 8004d74:	4699      	mov	r9, r3
 8004d76:	4623      	mov	r3, r4
 8004d78:	eb18 0303 	adds.w	r3, r8, r3
 8004d7c:	60bb      	str	r3, [r7, #8]
 8004d7e:	462b      	mov	r3, r5
 8004d80:	eb49 0303 	adc.w	r3, r9, r3
 8004d84:	60fb      	str	r3, [r7, #12]
 8004d86:	f04f 0200 	mov.w	r2, #0
 8004d8a:	f04f 0300 	mov.w	r3, #0
 8004d8e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004d92:	4629      	mov	r1, r5
 8004d94:	024b      	lsls	r3, r1, #9
 8004d96:	4621      	mov	r1, r4
 8004d98:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004d9c:	4621      	mov	r1, r4
 8004d9e:	024a      	lsls	r2, r1, #9
 8004da0:	4610      	mov	r0, r2
 8004da2:	4619      	mov	r1, r3
 8004da4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004da6:	2200      	movs	r2, #0
 8004da8:	62bb      	str	r3, [r7, #40]	; 0x28
 8004daa:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004dac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004db0:	f7fb fa0a 	bl	80001c8 <__aeabi_uldivmod>
 8004db4:	4602      	mov	r2, r0
 8004db6:	460b      	mov	r3, r1
 8004db8:	4613      	mov	r3, r2
 8004dba:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004dbc:	e058      	b.n	8004e70 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004dbe:	4b38      	ldr	r3, [pc, #224]	; (8004ea0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	099b      	lsrs	r3, r3, #6
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	4611      	mov	r1, r2
 8004dca:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004dce:	623b      	str	r3, [r7, #32]
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	627b      	str	r3, [r7, #36]	; 0x24
 8004dd4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004dd8:	4642      	mov	r2, r8
 8004dda:	464b      	mov	r3, r9
 8004ddc:	f04f 0000 	mov.w	r0, #0
 8004de0:	f04f 0100 	mov.w	r1, #0
 8004de4:	0159      	lsls	r1, r3, #5
 8004de6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004dea:	0150      	lsls	r0, r2, #5
 8004dec:	4602      	mov	r2, r0
 8004dee:	460b      	mov	r3, r1
 8004df0:	4641      	mov	r1, r8
 8004df2:	ebb2 0a01 	subs.w	sl, r2, r1
 8004df6:	4649      	mov	r1, r9
 8004df8:	eb63 0b01 	sbc.w	fp, r3, r1
 8004dfc:	f04f 0200 	mov.w	r2, #0
 8004e00:	f04f 0300 	mov.w	r3, #0
 8004e04:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004e08:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004e0c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004e10:	ebb2 040a 	subs.w	r4, r2, sl
 8004e14:	eb63 050b 	sbc.w	r5, r3, fp
 8004e18:	f04f 0200 	mov.w	r2, #0
 8004e1c:	f04f 0300 	mov.w	r3, #0
 8004e20:	00eb      	lsls	r3, r5, #3
 8004e22:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004e26:	00e2      	lsls	r2, r4, #3
 8004e28:	4614      	mov	r4, r2
 8004e2a:	461d      	mov	r5, r3
 8004e2c:	4643      	mov	r3, r8
 8004e2e:	18e3      	adds	r3, r4, r3
 8004e30:	603b      	str	r3, [r7, #0]
 8004e32:	464b      	mov	r3, r9
 8004e34:	eb45 0303 	adc.w	r3, r5, r3
 8004e38:	607b      	str	r3, [r7, #4]
 8004e3a:	f04f 0200 	mov.w	r2, #0
 8004e3e:	f04f 0300 	mov.w	r3, #0
 8004e42:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004e46:	4629      	mov	r1, r5
 8004e48:	028b      	lsls	r3, r1, #10
 8004e4a:	4621      	mov	r1, r4
 8004e4c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004e50:	4621      	mov	r1, r4
 8004e52:	028a      	lsls	r2, r1, #10
 8004e54:	4610      	mov	r0, r2
 8004e56:	4619      	mov	r1, r3
 8004e58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	61bb      	str	r3, [r7, #24]
 8004e5e:	61fa      	str	r2, [r7, #28]
 8004e60:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004e64:	f7fb f9b0 	bl	80001c8 <__aeabi_uldivmod>
 8004e68:	4602      	mov	r2, r0
 8004e6a:	460b      	mov	r3, r1
 8004e6c:	4613      	mov	r3, r2
 8004e6e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004e70:	4b0b      	ldr	r3, [pc, #44]	; (8004ea0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	0c1b      	lsrs	r3, r3, #16
 8004e76:	f003 0303 	and.w	r3, r3, #3
 8004e7a:	3301      	adds	r3, #1
 8004e7c:	005b      	lsls	r3, r3, #1
 8004e7e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004e80:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004e82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e84:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e88:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004e8a:	e002      	b.n	8004e92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004e8c:	4b05      	ldr	r3, [pc, #20]	; (8004ea4 <HAL_RCC_GetSysClockFreq+0x204>)
 8004e8e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004e90:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e92:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004e94:	4618      	mov	r0, r3
 8004e96:	3750      	adds	r7, #80	; 0x50
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e9e:	bf00      	nop
 8004ea0:	40023800 	.word	0x40023800
 8004ea4:	00f42400 	.word	0x00f42400
 8004ea8:	007a1200 	.word	0x007a1200

08004eac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004eac:	b480      	push	{r7}
 8004eae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004eb0:	4b03      	ldr	r3, [pc, #12]	; (8004ec0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
}
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebc:	4770      	bx	lr
 8004ebe:	bf00      	nop
 8004ec0:	20000000 	.word	0x20000000

08004ec4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004ec8:	f7ff fff0 	bl	8004eac <HAL_RCC_GetHCLKFreq>
 8004ecc:	4602      	mov	r2, r0
 8004ece:	4b05      	ldr	r3, [pc, #20]	; (8004ee4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004ed0:	689b      	ldr	r3, [r3, #8]
 8004ed2:	0a9b      	lsrs	r3, r3, #10
 8004ed4:	f003 0307 	and.w	r3, r3, #7
 8004ed8:	4903      	ldr	r1, [pc, #12]	; (8004ee8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004eda:	5ccb      	ldrb	r3, [r1, r3]
 8004edc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	bd80      	pop	{r7, pc}
 8004ee4:	40023800 	.word	0x40023800
 8004ee8:	08008aec 	.word	0x08008aec

08004eec <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b086      	sub	sp, #24
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004ef8:	2300      	movs	r3, #0
 8004efa:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f003 0301 	and.w	r3, r3, #1
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d105      	bne.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d035      	beq.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004f14:	4b62      	ldr	r3, [pc, #392]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004f16:	2200      	movs	r2, #0
 8004f18:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004f1a:	f7fc f82b 	bl	8000f74 <HAL_GetTick>
 8004f1e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004f20:	e008      	b.n	8004f34 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004f22:	f7fc f827 	bl	8000f74 <HAL_GetTick>
 8004f26:	4602      	mov	r2, r0
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	1ad3      	subs	r3, r2, r3
 8004f2c:	2b02      	cmp	r3, #2
 8004f2e:	d901      	bls.n	8004f34 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004f30:	2303      	movs	r3, #3
 8004f32:	e0b0      	b.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004f34:	4b5b      	ldr	r3, [pc, #364]	; (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d1f0      	bne.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	685b      	ldr	r3, [r3, #4]
 8004f44:	019a      	lsls	r2, r3, #6
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	071b      	lsls	r3, r3, #28
 8004f4c:	4955      	ldr	r1, [pc, #340]	; (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004f54:	4b52      	ldr	r3, [pc, #328]	; (80050a0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004f56:	2201      	movs	r2, #1
 8004f58:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004f5a:	f7fc f80b 	bl	8000f74 <HAL_GetTick>
 8004f5e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004f60:	e008      	b.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004f62:	f7fc f807 	bl	8000f74 <HAL_GetTick>
 8004f66:	4602      	mov	r2, r0
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	1ad3      	subs	r3, r2, r3
 8004f6c:	2b02      	cmp	r3, #2
 8004f6e:	d901      	bls.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004f70:	2303      	movs	r3, #3
 8004f72:	e090      	b.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004f74:	4b4b      	ldr	r3, [pc, #300]	; (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d0f0      	beq.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f003 0302 	and.w	r3, r3, #2
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	f000 8083 	beq.w	8005094 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004f8e:	2300      	movs	r3, #0
 8004f90:	60fb      	str	r3, [r7, #12]
 8004f92:	4b44      	ldr	r3, [pc, #272]	; (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f96:	4a43      	ldr	r2, [pc, #268]	; (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f9c:	6413      	str	r3, [r2, #64]	; 0x40
 8004f9e:	4b41      	ldr	r3, [pc, #260]	; (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fa6:	60fb      	str	r3, [r7, #12]
 8004fa8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004faa:	4b3f      	ldr	r3, [pc, #252]	; (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a3e      	ldr	r2, [pc, #248]	; (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004fb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004fb4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004fb6:	f7fb ffdd 	bl	8000f74 <HAL_GetTick>
 8004fba:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004fbc:	e008      	b.n	8004fd0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004fbe:	f7fb ffd9 	bl	8000f74 <HAL_GetTick>
 8004fc2:	4602      	mov	r2, r0
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	1ad3      	subs	r3, r2, r3
 8004fc8:	2b02      	cmp	r3, #2
 8004fca:	d901      	bls.n	8004fd0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004fcc:	2303      	movs	r3, #3
 8004fce:	e062      	b.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004fd0:	4b35      	ldr	r3, [pc, #212]	; (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d0f0      	beq.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004fdc:	4b31      	ldr	r3, [pc, #196]	; (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004fde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fe0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fe4:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004fe6:	693b      	ldr	r3, [r7, #16]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d02f      	beq.n	800504c <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	68db      	ldr	r3, [r3, #12]
 8004ff0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ff4:	693a      	ldr	r2, [r7, #16]
 8004ff6:	429a      	cmp	r2, r3
 8004ff8:	d028      	beq.n	800504c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004ffa:	4b2a      	ldr	r3, [pc, #168]	; (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ffc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ffe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005002:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005004:	4b29      	ldr	r3, [pc, #164]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005006:	2201      	movs	r2, #1
 8005008:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800500a:	4b28      	ldr	r3, [pc, #160]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800500c:	2200      	movs	r2, #0
 800500e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005010:	4a24      	ldr	r2, [pc, #144]	; (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005012:	693b      	ldr	r3, [r7, #16]
 8005014:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005016:	4b23      	ldr	r3, [pc, #140]	; (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005018:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800501a:	f003 0301 	and.w	r3, r3, #1
 800501e:	2b01      	cmp	r3, #1
 8005020:	d114      	bne.n	800504c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005022:	f7fb ffa7 	bl	8000f74 <HAL_GetTick>
 8005026:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005028:	e00a      	b.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800502a:	f7fb ffa3 	bl	8000f74 <HAL_GetTick>
 800502e:	4602      	mov	r2, r0
 8005030:	697b      	ldr	r3, [r7, #20]
 8005032:	1ad3      	subs	r3, r2, r3
 8005034:	f241 3288 	movw	r2, #5000	; 0x1388
 8005038:	4293      	cmp	r3, r2
 800503a:	d901      	bls.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800503c:	2303      	movs	r3, #3
 800503e:	e02a      	b.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005040:	4b18      	ldr	r3, [pc, #96]	; (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005042:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005044:	f003 0302 	and.w	r3, r3, #2
 8005048:	2b00      	cmp	r3, #0
 800504a:	d0ee      	beq.n	800502a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	68db      	ldr	r3, [r3, #12]
 8005050:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005054:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005058:	d10d      	bne.n	8005076 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800505a:	4b12      	ldr	r3, [pc, #72]	; (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	68db      	ldr	r3, [r3, #12]
 8005066:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800506a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800506e:	490d      	ldr	r1, [pc, #52]	; (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005070:	4313      	orrs	r3, r2
 8005072:	608b      	str	r3, [r1, #8]
 8005074:	e005      	b.n	8005082 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005076:	4b0b      	ldr	r3, [pc, #44]	; (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005078:	689b      	ldr	r3, [r3, #8]
 800507a:	4a0a      	ldr	r2, [pc, #40]	; (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800507c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005080:	6093      	str	r3, [r2, #8]
 8005082:	4b08      	ldr	r3, [pc, #32]	; (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005084:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	68db      	ldr	r3, [r3, #12]
 800508a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800508e:	4905      	ldr	r1, [pc, #20]	; (80050a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005090:	4313      	orrs	r3, r2
 8005092:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005094:	2300      	movs	r3, #0
}
 8005096:	4618      	mov	r0, r3
 8005098:	3718      	adds	r7, #24
 800509a:	46bd      	mov	sp, r7
 800509c:	bd80      	pop	{r7, pc}
 800509e:	bf00      	nop
 80050a0:	42470068 	.word	0x42470068
 80050a4:	40023800 	.word	0x40023800
 80050a8:	40007000 	.word	0x40007000
 80050ac:	42470e40 	.word	0x42470e40

080050b0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80050b0:	b480      	push	{r7}
 80050b2:	b087      	sub	sp, #28
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80050b8:	2300      	movs	r3, #0
 80050ba:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80050bc:	2300      	movs	r3, #0
 80050be:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80050c0:	2300      	movs	r3, #0
 80050c2:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80050c4:	2300      	movs	r3, #0
 80050c6:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2b01      	cmp	r3, #1
 80050cc:	d13e      	bne.n	800514c <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80050ce:	4b23      	ldr	r3, [pc, #140]	; (800515c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80050d6:	60fb      	str	r3, [r7, #12]
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d005      	beq.n	80050ea <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2b01      	cmp	r3, #1
 80050e2:	d12f      	bne.n	8005144 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80050e4:	4b1e      	ldr	r3, [pc, #120]	; (8005160 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80050e6:	617b      	str	r3, [r7, #20]
          break;
 80050e8:	e02f      	b.n	800514a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80050ea:	4b1c      	ldr	r3, [pc, #112]	; (800515c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80050f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80050f6:	d108      	bne.n	800510a <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80050f8:	4b18      	ldr	r3, [pc, #96]	; (800515c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005100:	4a18      	ldr	r2, [pc, #96]	; (8005164 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005102:	fbb2 f3f3 	udiv	r3, r2, r3
 8005106:	613b      	str	r3, [r7, #16]
 8005108:	e007      	b.n	800511a <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800510a:	4b14      	ldr	r3, [pc, #80]	; (800515c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005112:	4a15      	ldr	r2, [pc, #84]	; (8005168 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8005114:	fbb2 f3f3 	udiv	r3, r2, r3
 8005118:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800511a:	4b10      	ldr	r3, [pc, #64]	; (800515c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800511c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005120:	099b      	lsrs	r3, r3, #6
 8005122:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005126:	693b      	ldr	r3, [r7, #16]
 8005128:	fb02 f303 	mul.w	r3, r2, r3
 800512c:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800512e:	4b0b      	ldr	r3, [pc, #44]	; (800515c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005130:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005134:	0f1b      	lsrs	r3, r3, #28
 8005136:	f003 0307 	and.w	r3, r3, #7
 800513a:	68ba      	ldr	r2, [r7, #8]
 800513c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005140:	617b      	str	r3, [r7, #20]
          break;
 8005142:	e002      	b.n	800514a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8005144:	2300      	movs	r3, #0
 8005146:	617b      	str	r3, [r7, #20]
          break;
 8005148:	bf00      	nop
        }
      }
      break;
 800514a:	bf00      	nop
    }
  }
  return frequency;
 800514c:	697b      	ldr	r3, [r7, #20]
}
 800514e:	4618      	mov	r0, r3
 8005150:	371c      	adds	r7, #28
 8005152:	46bd      	mov	sp, r7
 8005154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005158:	4770      	bx	lr
 800515a:	bf00      	nop
 800515c:	40023800 	.word	0x40023800
 8005160:	00bb8000 	.word	0x00bb8000
 8005164:	007a1200 	.word	0x007a1200
 8005168:	00f42400 	.word	0x00f42400

0800516c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b082      	sub	sp, #8
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d101      	bne.n	800517e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800517a:	2301      	movs	r3, #1
 800517c:	e07b      	b.n	8005276 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005182:	2b00      	cmp	r3, #0
 8005184:	d108      	bne.n	8005198 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	685b      	ldr	r3, [r3, #4]
 800518a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800518e:	d009      	beq.n	80051a4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2200      	movs	r2, #0
 8005194:	61da      	str	r2, [r3, #28]
 8005196:	e005      	b.n	80051a4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2200      	movs	r2, #0
 800519c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2200      	movs	r2, #0
 80051a2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2200      	movs	r2, #0
 80051a8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d106      	bne.n	80051c4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2200      	movs	r2, #0
 80051ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80051be:	6878      	ldr	r0, [r7, #4]
 80051c0:	f7fb fd84 	bl	8000ccc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2202      	movs	r2, #2
 80051c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	681a      	ldr	r2, [r3, #0]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80051da:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	689b      	ldr	r3, [r3, #8]
 80051e8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80051ec:	431a      	orrs	r2, r3
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	68db      	ldr	r3, [r3, #12]
 80051f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80051f6:	431a      	orrs	r2, r3
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	691b      	ldr	r3, [r3, #16]
 80051fc:	f003 0302 	and.w	r3, r3, #2
 8005200:	431a      	orrs	r2, r3
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	695b      	ldr	r3, [r3, #20]
 8005206:	f003 0301 	and.w	r3, r3, #1
 800520a:	431a      	orrs	r2, r3
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	699b      	ldr	r3, [r3, #24]
 8005210:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005214:	431a      	orrs	r2, r3
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	69db      	ldr	r3, [r3, #28]
 800521a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800521e:	431a      	orrs	r2, r3
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6a1b      	ldr	r3, [r3, #32]
 8005224:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005228:	ea42 0103 	orr.w	r1, r2, r3
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005230:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	430a      	orrs	r2, r1
 800523a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	699b      	ldr	r3, [r3, #24]
 8005240:	0c1b      	lsrs	r3, r3, #16
 8005242:	f003 0104 	and.w	r1, r3, #4
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800524a:	f003 0210 	and.w	r2, r3, #16
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	430a      	orrs	r2, r1
 8005254:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	69da      	ldr	r2, [r3, #28]
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005264:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2200      	movs	r2, #0
 800526a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2201      	movs	r2, #1
 8005270:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005274:	2300      	movs	r3, #0
}
 8005276:	4618      	mov	r0, r3
 8005278:	3708      	adds	r7, #8
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}

0800527e <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800527e:	b084      	sub	sp, #16
 8005280:	b580      	push	{r7, lr}
 8005282:	b084      	sub	sp, #16
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
 8005288:	f107 001c 	add.w	r0, r7, #28
 800528c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005290:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005292:	2b01      	cmp	r3, #1
 8005294:	d122      	bne.n	80052dc <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800529a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	68db      	ldr	r3, [r3, #12]
 80052a6:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80052aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80052ae:	687a      	ldr	r2, [r7, #4]
 80052b0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	68db      	ldr	r3, [r3, #12]
 80052b6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80052be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052c0:	2b01      	cmp	r3, #1
 80052c2:	d105      	bne.n	80052d0 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	68db      	ldr	r3, [r3, #12]
 80052c8:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80052d0:	6878      	ldr	r0, [r7, #4]
 80052d2:	f000 f9bf 	bl	8005654 <USB_CoreReset>
 80052d6:	4603      	mov	r3, r0
 80052d8:	73fb      	strb	r3, [r7, #15]
 80052da:	e01a      	b.n	8005312 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	68db      	ldr	r3, [r3, #12]
 80052e0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80052e8:	6878      	ldr	r0, [r7, #4]
 80052ea:	f000 f9b3 	bl	8005654 <USB_CoreReset>
 80052ee:	4603      	mov	r3, r0
 80052f0:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80052f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d106      	bne.n	8005306 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052fc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	639a      	str	r2, [r3, #56]	; 0x38
 8005304:	e005      	b.n	8005312 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800530a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005312:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005314:	2b01      	cmp	r3, #1
 8005316:	d10b      	bne.n	8005330 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	689b      	ldr	r3, [r3, #8]
 800531c:	f043 0206 	orr.w	r2, r3, #6
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	689b      	ldr	r3, [r3, #8]
 8005328:	f043 0220 	orr.w	r2, r3, #32
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005330:	7bfb      	ldrb	r3, [r7, #15]
}
 8005332:	4618      	mov	r0, r3
 8005334:	3710      	adds	r7, #16
 8005336:	46bd      	mov	sp, r7
 8005338:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800533c:	b004      	add	sp, #16
 800533e:	4770      	bx	lr

08005340 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005340:	b480      	push	{r7}
 8005342:	b083      	sub	sp, #12
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	f043 0201 	orr.w	r2, r3, #1
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005354:	2300      	movs	r3, #0
}
 8005356:	4618      	mov	r0, r3
 8005358:	370c      	adds	r7, #12
 800535a:	46bd      	mov	sp, r7
 800535c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005360:	4770      	bx	lr

08005362 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005362:	b480      	push	{r7}
 8005364:	b083      	sub	sp, #12
 8005366:	af00      	add	r7, sp, #0
 8005368:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	689b      	ldr	r3, [r3, #8]
 800536e:	f023 0201 	bic.w	r2, r3, #1
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005376:	2300      	movs	r3, #0
}
 8005378:	4618      	mov	r0, r3
 800537a:	370c      	adds	r7, #12
 800537c:	46bd      	mov	sp, r7
 800537e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005382:	4770      	bx	lr

08005384 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b084      	sub	sp, #16
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
 800538c:	460b      	mov	r3, r1
 800538e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005390:	2300      	movs	r3, #0
 8005392:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	68db      	ldr	r3, [r3, #12]
 8005398:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80053a0:	78fb      	ldrb	r3, [r7, #3]
 80053a2:	2b01      	cmp	r3, #1
 80053a4:	d115      	bne.n	80053d2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	68db      	ldr	r3, [r3, #12]
 80053aa:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80053b2:	2001      	movs	r0, #1
 80053b4:	f7fb fdea 	bl	8000f8c <HAL_Delay>
      ms++;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	3301      	adds	r3, #1
 80053bc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f000 f939 	bl	8005636 <USB_GetMode>
 80053c4:	4603      	mov	r3, r0
 80053c6:	2b01      	cmp	r3, #1
 80053c8:	d01e      	beq.n	8005408 <USB_SetCurrentMode+0x84>
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2b31      	cmp	r3, #49	; 0x31
 80053ce:	d9f0      	bls.n	80053b2 <USB_SetCurrentMode+0x2e>
 80053d0:	e01a      	b.n	8005408 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80053d2:	78fb      	ldrb	r3, [r7, #3]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d115      	bne.n	8005404 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	68db      	ldr	r3, [r3, #12]
 80053dc:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80053e4:	2001      	movs	r0, #1
 80053e6:	f7fb fdd1 	bl	8000f8c <HAL_Delay>
      ms++;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	3301      	adds	r3, #1
 80053ee:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80053f0:	6878      	ldr	r0, [r7, #4]
 80053f2:	f000 f920 	bl	8005636 <USB_GetMode>
 80053f6:	4603      	mov	r3, r0
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d005      	beq.n	8005408 <USB_SetCurrentMode+0x84>
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	2b31      	cmp	r3, #49	; 0x31
 8005400:	d9f0      	bls.n	80053e4 <USB_SetCurrentMode+0x60>
 8005402:	e001      	b.n	8005408 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005404:	2301      	movs	r3, #1
 8005406:	e005      	b.n	8005414 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	2b32      	cmp	r3, #50	; 0x32
 800540c:	d101      	bne.n	8005412 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	e000      	b.n	8005414 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005412:	2300      	movs	r3, #0
}
 8005414:	4618      	mov	r0, r3
 8005416:	3710      	adds	r7, #16
 8005418:	46bd      	mov	sp, r7
 800541a:	bd80      	pop	{r7, pc}

0800541c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800541c:	b480      	push	{r7}
 800541e:	b085      	sub	sp, #20
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
 8005424:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005426:	2300      	movs	r3, #0
 8005428:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	3301      	adds	r3, #1
 800542e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	4a13      	ldr	r2, [pc, #76]	; (8005480 <USB_FlushTxFifo+0x64>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d901      	bls.n	800543c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005438:	2303      	movs	r3, #3
 800543a:	e01b      	b.n	8005474 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	691b      	ldr	r3, [r3, #16]
 8005440:	2b00      	cmp	r3, #0
 8005442:	daf2      	bge.n	800542a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005444:	2300      	movs	r3, #0
 8005446:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	019b      	lsls	r3, r3, #6
 800544c:	f043 0220 	orr.w	r2, r3, #32
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	3301      	adds	r3, #1
 8005458:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	4a08      	ldr	r2, [pc, #32]	; (8005480 <USB_FlushTxFifo+0x64>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d901      	bls.n	8005466 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005462:	2303      	movs	r3, #3
 8005464:	e006      	b.n	8005474 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	691b      	ldr	r3, [r3, #16]
 800546a:	f003 0320 	and.w	r3, r3, #32
 800546e:	2b20      	cmp	r3, #32
 8005470:	d0f0      	beq.n	8005454 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005472:	2300      	movs	r3, #0
}
 8005474:	4618      	mov	r0, r3
 8005476:	3714      	adds	r7, #20
 8005478:	46bd      	mov	sp, r7
 800547a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547e:	4770      	bx	lr
 8005480:	00030d40 	.word	0x00030d40

08005484 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005484:	b480      	push	{r7}
 8005486:	b085      	sub	sp, #20
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800548c:	2300      	movs	r3, #0
 800548e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	3301      	adds	r3, #1
 8005494:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	4a11      	ldr	r2, [pc, #68]	; (80054e0 <USB_FlushRxFifo+0x5c>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d901      	bls.n	80054a2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800549e:	2303      	movs	r3, #3
 80054a0:	e018      	b.n	80054d4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	691b      	ldr	r3, [r3, #16]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	daf2      	bge.n	8005490 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80054aa:	2300      	movs	r3, #0
 80054ac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2210      	movs	r2, #16
 80054b2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	3301      	adds	r3, #1
 80054b8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	4a08      	ldr	r2, [pc, #32]	; (80054e0 <USB_FlushRxFifo+0x5c>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d901      	bls.n	80054c6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80054c2:	2303      	movs	r3, #3
 80054c4:	e006      	b.n	80054d4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	691b      	ldr	r3, [r3, #16]
 80054ca:	f003 0310 	and.w	r3, r3, #16
 80054ce:	2b10      	cmp	r3, #16
 80054d0:	d0f0      	beq.n	80054b4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80054d2:	2300      	movs	r3, #0
}
 80054d4:	4618      	mov	r0, r3
 80054d6:	3714      	adds	r7, #20
 80054d8:	46bd      	mov	sp, r7
 80054da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054de:	4770      	bx	lr
 80054e0:	00030d40 	.word	0x00030d40

080054e4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b089      	sub	sp, #36	; 0x24
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	60f8      	str	r0, [r7, #12]
 80054ec:	60b9      	str	r1, [r7, #8]
 80054ee:	4611      	mov	r1, r2
 80054f0:	461a      	mov	r2, r3
 80054f2:	460b      	mov	r3, r1
 80054f4:	71fb      	strb	r3, [r7, #7]
 80054f6:	4613      	mov	r3, r2
 80054f8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005502:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005506:	2b00      	cmp	r3, #0
 8005508:	d123      	bne.n	8005552 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800550a:	88bb      	ldrh	r3, [r7, #4]
 800550c:	3303      	adds	r3, #3
 800550e:	089b      	lsrs	r3, r3, #2
 8005510:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005512:	2300      	movs	r3, #0
 8005514:	61bb      	str	r3, [r7, #24]
 8005516:	e018      	b.n	800554a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005518:	79fb      	ldrb	r3, [r7, #7]
 800551a:	031a      	lsls	r2, r3, #12
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	4413      	add	r3, r2
 8005520:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005524:	461a      	mov	r2, r3
 8005526:	69fb      	ldr	r3, [r7, #28]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800552c:	69fb      	ldr	r3, [r7, #28]
 800552e:	3301      	adds	r3, #1
 8005530:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005532:	69fb      	ldr	r3, [r7, #28]
 8005534:	3301      	adds	r3, #1
 8005536:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005538:	69fb      	ldr	r3, [r7, #28]
 800553a:	3301      	adds	r3, #1
 800553c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800553e:	69fb      	ldr	r3, [r7, #28]
 8005540:	3301      	adds	r3, #1
 8005542:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005544:	69bb      	ldr	r3, [r7, #24]
 8005546:	3301      	adds	r3, #1
 8005548:	61bb      	str	r3, [r7, #24]
 800554a:	69ba      	ldr	r2, [r7, #24]
 800554c:	693b      	ldr	r3, [r7, #16]
 800554e:	429a      	cmp	r2, r3
 8005550:	d3e2      	bcc.n	8005518 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005552:	2300      	movs	r3, #0
}
 8005554:	4618      	mov	r0, r3
 8005556:	3724      	adds	r7, #36	; 0x24
 8005558:	46bd      	mov	sp, r7
 800555a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555e:	4770      	bx	lr

08005560 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005560:	b480      	push	{r7}
 8005562:	b08b      	sub	sp, #44	; 0x2c
 8005564:	af00      	add	r7, sp, #0
 8005566:	60f8      	str	r0, [r7, #12]
 8005568:	60b9      	str	r1, [r7, #8]
 800556a:	4613      	mov	r3, r2
 800556c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005572:	68bb      	ldr	r3, [r7, #8]
 8005574:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005576:	88fb      	ldrh	r3, [r7, #6]
 8005578:	089b      	lsrs	r3, r3, #2
 800557a:	b29b      	uxth	r3, r3
 800557c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800557e:	88fb      	ldrh	r3, [r7, #6]
 8005580:	f003 0303 	and.w	r3, r3, #3
 8005584:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005586:	2300      	movs	r3, #0
 8005588:	623b      	str	r3, [r7, #32]
 800558a:	e014      	b.n	80055b6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800558c:	69bb      	ldr	r3, [r7, #24]
 800558e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005592:	681a      	ldr	r2, [r3, #0]
 8005594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005596:	601a      	str	r2, [r3, #0]
    pDest++;
 8005598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800559a:	3301      	adds	r3, #1
 800559c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800559e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055a0:	3301      	adds	r3, #1
 80055a2:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80055a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055a6:	3301      	adds	r3, #1
 80055a8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80055aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ac:	3301      	adds	r3, #1
 80055ae:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80055b0:	6a3b      	ldr	r3, [r7, #32]
 80055b2:	3301      	adds	r3, #1
 80055b4:	623b      	str	r3, [r7, #32]
 80055b6:	6a3a      	ldr	r2, [r7, #32]
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	429a      	cmp	r2, r3
 80055bc:	d3e6      	bcc.n	800558c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80055be:	8bfb      	ldrh	r3, [r7, #30]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d01e      	beq.n	8005602 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80055c4:	2300      	movs	r3, #0
 80055c6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80055c8:	69bb      	ldr	r3, [r7, #24]
 80055ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80055ce:	461a      	mov	r2, r3
 80055d0:	f107 0310 	add.w	r3, r7, #16
 80055d4:	6812      	ldr	r2, [r2, #0]
 80055d6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80055d8:	693a      	ldr	r2, [r7, #16]
 80055da:	6a3b      	ldr	r3, [r7, #32]
 80055dc:	b2db      	uxtb	r3, r3
 80055de:	00db      	lsls	r3, r3, #3
 80055e0:	fa22 f303 	lsr.w	r3, r2, r3
 80055e4:	b2da      	uxtb	r2, r3
 80055e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055e8:	701a      	strb	r2, [r3, #0]
      i++;
 80055ea:	6a3b      	ldr	r3, [r7, #32]
 80055ec:	3301      	adds	r3, #1
 80055ee:	623b      	str	r3, [r7, #32]
      pDest++;
 80055f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055f2:	3301      	adds	r3, #1
 80055f4:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80055f6:	8bfb      	ldrh	r3, [r7, #30]
 80055f8:	3b01      	subs	r3, #1
 80055fa:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80055fc:	8bfb      	ldrh	r3, [r7, #30]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d1ea      	bne.n	80055d8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005604:	4618      	mov	r0, r3
 8005606:	372c      	adds	r7, #44	; 0x2c
 8005608:	46bd      	mov	sp, r7
 800560a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560e:	4770      	bx	lr

08005610 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8005610:	b480      	push	{r7}
 8005612:	b085      	sub	sp, #20
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	695b      	ldr	r3, [r3, #20]
 800561c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	699b      	ldr	r3, [r3, #24]
 8005622:	68fa      	ldr	r2, [r7, #12]
 8005624:	4013      	ands	r3, r2
 8005626:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005628:	68fb      	ldr	r3, [r7, #12]
}
 800562a:	4618      	mov	r0, r3
 800562c:	3714      	adds	r7, #20
 800562e:	46bd      	mov	sp, r7
 8005630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005634:	4770      	bx	lr

08005636 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8005636:	b480      	push	{r7}
 8005638:	b083      	sub	sp, #12
 800563a:	af00      	add	r7, sp, #0
 800563c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	695b      	ldr	r3, [r3, #20]
 8005642:	f003 0301 	and.w	r3, r3, #1
}
 8005646:	4618      	mov	r0, r3
 8005648:	370c      	adds	r7, #12
 800564a:	46bd      	mov	sp, r7
 800564c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005650:	4770      	bx	lr
	...

08005654 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005654:	b480      	push	{r7}
 8005656:	b085      	sub	sp, #20
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800565c:	2300      	movs	r3, #0
 800565e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	3301      	adds	r3, #1
 8005664:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	4a13      	ldr	r2, [pc, #76]	; (80056b8 <USB_CoreReset+0x64>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d901      	bls.n	8005672 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800566e:	2303      	movs	r3, #3
 8005670:	e01b      	b.n	80056aa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	691b      	ldr	r3, [r3, #16]
 8005676:	2b00      	cmp	r3, #0
 8005678:	daf2      	bge.n	8005660 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800567a:	2300      	movs	r3, #0
 800567c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	691b      	ldr	r3, [r3, #16]
 8005682:	f043 0201 	orr.w	r2, r3, #1
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	3301      	adds	r3, #1
 800568e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	4a09      	ldr	r2, [pc, #36]	; (80056b8 <USB_CoreReset+0x64>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d901      	bls.n	800569c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005698:	2303      	movs	r3, #3
 800569a:	e006      	b.n	80056aa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	691b      	ldr	r3, [r3, #16]
 80056a0:	f003 0301 	and.w	r3, r3, #1
 80056a4:	2b01      	cmp	r3, #1
 80056a6:	d0f0      	beq.n	800568a <USB_CoreReset+0x36>

  return HAL_OK;
 80056a8:	2300      	movs	r3, #0
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3714      	adds	r7, #20
 80056ae:	46bd      	mov	sp, r7
 80056b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b4:	4770      	bx	lr
 80056b6:	bf00      	nop
 80056b8:	00030d40 	.word	0x00030d40

080056bc <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80056bc:	b084      	sub	sp, #16
 80056be:	b580      	push	{r7, lr}
 80056c0:	b086      	sub	sp, #24
 80056c2:	af00      	add	r7, sp, #0
 80056c4:	6078      	str	r0, [r7, #4]
 80056c6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80056ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80056ce:	2300      	movs	r3, #0
 80056d0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80056dc:	461a      	mov	r2, r3
 80056de:	2300      	movs	r3, #0
 80056e0:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056e6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056f2:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056fe:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800570a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800570e:	2b00      	cmp	r3, #0
 8005710:	d018      	beq.n	8005744 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8005712:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005714:	2b01      	cmp	r3, #1
 8005716:	d10a      	bne.n	800572e <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	68fa      	ldr	r2, [r7, #12]
 8005722:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005726:	f043 0304 	orr.w	r3, r3, #4
 800572a:	6013      	str	r3, [r2, #0]
 800572c:	e014      	b.n	8005758 <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	68fa      	ldr	r2, [r7, #12]
 8005738:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800573c:	f023 0304 	bic.w	r3, r3, #4
 8005740:	6013      	str	r3, [r2, #0]
 8005742:	e009      	b.n	8005758 <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	68fa      	ldr	r2, [r7, #12]
 800574e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005752:	f023 0304 	bic.w	r3, r3, #4
 8005756:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005758:	2110      	movs	r1, #16
 800575a:	6878      	ldr	r0, [r7, #4]
 800575c:	f7ff fe5e 	bl	800541c <USB_FlushTxFifo>
 8005760:	4603      	mov	r3, r0
 8005762:	2b00      	cmp	r3, #0
 8005764:	d001      	beq.n	800576a <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 8005766:	2301      	movs	r3, #1
 8005768:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f7ff fe8a 	bl	8005484 <USB_FlushRxFifo>
 8005770:	4603      	mov	r3, r0
 8005772:	2b00      	cmp	r3, #0
 8005774:	d001      	beq.n	800577a <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 8005776:	2301      	movs	r3, #1
 8005778:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800577a:	2300      	movs	r3, #0
 800577c:	613b      	str	r3, [r7, #16]
 800577e:	e015      	b.n	80057ac <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8005780:	693b      	ldr	r3, [r7, #16]
 8005782:	015a      	lsls	r2, r3, #5
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	4413      	add	r3, r2
 8005788:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800578c:	461a      	mov	r2, r3
 800578e:	f04f 33ff 	mov.w	r3, #4294967295
 8005792:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8005794:	693b      	ldr	r3, [r7, #16]
 8005796:	015a      	lsls	r2, r3, #5
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	4413      	add	r3, r2
 800579c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057a0:	461a      	mov	r2, r3
 80057a2:	2300      	movs	r3, #0
 80057a4:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80057a6:	693b      	ldr	r3, [r7, #16]
 80057a8:	3301      	adds	r3, #1
 80057aa:	613b      	str	r3, [r7, #16]
 80057ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057ae:	693a      	ldr	r2, [r7, #16]
 80057b0:	429a      	cmp	r2, r3
 80057b2:	d3e5      	bcc.n	8005780 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2200      	movs	r2, #0
 80057b8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	f04f 32ff 	mov.w	r2, #4294967295
 80057c0:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d00b      	beq.n	80057e6 <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80057d4:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	4a13      	ldr	r2, [pc, #76]	; (8005828 <USB_HostInit+0x16c>)
 80057da:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	4a13      	ldr	r2, [pc, #76]	; (800582c <USB_HostInit+0x170>)
 80057e0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 80057e4:	e009      	b.n	80057fa <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2280      	movs	r2, #128	; 0x80
 80057ea:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	4a10      	ldr	r2, [pc, #64]	; (8005830 <USB_HostInit+0x174>)
 80057f0:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	4a0f      	ldr	r2, [pc, #60]	; (8005834 <USB_HostInit+0x178>)
 80057f6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80057fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d105      	bne.n	800580c <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	699b      	ldr	r3, [r3, #24]
 8005804:	f043 0210 	orr.w	r2, r3, #16
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	699a      	ldr	r2, [r3, #24]
 8005810:	4b09      	ldr	r3, [pc, #36]	; (8005838 <USB_HostInit+0x17c>)
 8005812:	4313      	orrs	r3, r2
 8005814:	687a      	ldr	r2, [r7, #4]
 8005816:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8005818:	7dfb      	ldrb	r3, [r7, #23]
}
 800581a:	4618      	mov	r0, r3
 800581c:	3718      	adds	r7, #24
 800581e:	46bd      	mov	sp, r7
 8005820:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005824:	b004      	add	sp, #16
 8005826:	4770      	bx	lr
 8005828:	01000200 	.word	0x01000200
 800582c:	00e00300 	.word	0x00e00300
 8005830:	00600080 	.word	0x00600080
 8005834:	004000e0 	.word	0x004000e0
 8005838:	a3200008 	.word	0xa3200008

0800583c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800583c:	b480      	push	{r7}
 800583e:	b085      	sub	sp, #20
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
 8005844:	460b      	mov	r3, r1
 8005846:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	68fa      	ldr	r2, [r7, #12]
 8005856:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800585a:	f023 0303 	bic.w	r3, r3, #3
 800585e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005866:	681a      	ldr	r2, [r3, #0]
 8005868:	78fb      	ldrb	r3, [r7, #3]
 800586a:	f003 0303 	and.w	r3, r3, #3
 800586e:	68f9      	ldr	r1, [r7, #12]
 8005870:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005874:	4313      	orrs	r3, r2
 8005876:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8005878:	78fb      	ldrb	r3, [r7, #3]
 800587a:	2b01      	cmp	r3, #1
 800587c:	d107      	bne.n	800588e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005884:	461a      	mov	r2, r3
 8005886:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800588a:	6053      	str	r3, [r2, #4]
 800588c:	e009      	b.n	80058a2 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800588e:	78fb      	ldrb	r3, [r7, #3]
 8005890:	2b02      	cmp	r3, #2
 8005892:	d106      	bne.n	80058a2 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800589a:	461a      	mov	r2, r3
 800589c:	f241 7370 	movw	r3, #6000	; 0x1770
 80058a0:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 80058a2:	2300      	movs	r3, #0
}
 80058a4:	4618      	mov	r0, r3
 80058a6:	3714      	adds	r7, #20
 80058a8:	46bd      	mov	sp, r7
 80058aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ae:	4770      	bx	lr

080058b0 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b084      	sub	sp, #16
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80058bc:	2300      	movs	r3, #0
 80058be:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80058ca:	68bb      	ldr	r3, [r7, #8]
 80058cc:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80058d0:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	68fa      	ldr	r2, [r7, #12]
 80058d6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80058da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80058de:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80058e0:	2064      	movs	r0, #100	; 0x64
 80058e2:	f7fb fb53 	bl	8000f8c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	68fa      	ldr	r2, [r7, #12]
 80058ea:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80058ee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80058f2:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80058f4:	200a      	movs	r0, #10
 80058f6:	f7fb fb49 	bl	8000f8c <HAL_Delay>

  return HAL_OK;
 80058fa:	2300      	movs	r3, #0
}
 80058fc:	4618      	mov	r0, r3
 80058fe:	3710      	adds	r7, #16
 8005900:	46bd      	mov	sp, r7
 8005902:	bd80      	pop	{r7, pc}

08005904 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8005904:	b480      	push	{r7}
 8005906:	b085      	sub	sp, #20
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
 800590c:	460b      	mov	r3, r1
 800590e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005914:	2300      	movs	r3, #0
 8005916:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005928:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005930:	2b00      	cmp	r3, #0
 8005932:	d109      	bne.n	8005948 <USB_DriveVbus+0x44>
 8005934:	78fb      	ldrb	r3, [r7, #3]
 8005936:	2b01      	cmp	r3, #1
 8005938:	d106      	bne.n	8005948 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800593a:	68bb      	ldr	r3, [r7, #8]
 800593c:	68fa      	ldr	r2, [r7, #12]
 800593e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005942:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005946:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800594e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005952:	d109      	bne.n	8005968 <USB_DriveVbus+0x64>
 8005954:	78fb      	ldrb	r3, [r7, #3]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d106      	bne.n	8005968 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	68fa      	ldr	r2, [r7, #12]
 800595e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005962:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005966:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8005968:	2300      	movs	r3, #0
}
 800596a:	4618      	mov	r0, r3
 800596c:	3714      	adds	r7, #20
 800596e:	46bd      	mov	sp, r7
 8005970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005974:	4770      	bx	lr

08005976 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8005976:	b480      	push	{r7}
 8005978:	b085      	sub	sp, #20
 800597a:	af00      	add	r7, sp, #0
 800597c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005982:	2300      	movs	r3, #0
 8005984:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	0c5b      	lsrs	r3, r3, #17
 8005994:	f003 0303 	and.w	r3, r3, #3
}
 8005998:	4618      	mov	r0, r3
 800599a:	3714      	adds	r7, #20
 800599c:	46bd      	mov	sp, r7
 800599e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a2:	4770      	bx	lr

080059a4 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 80059a4:	b480      	push	{r7}
 80059a6:	b085      	sub	sp, #20
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80059b6:	689b      	ldr	r3, [r3, #8]
 80059b8:	b29b      	uxth	r3, r3
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	3714      	adds	r7, #20
 80059be:	46bd      	mov	sp, r7
 80059c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c4:	4770      	bx	lr
	...

080059c8 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b088      	sub	sp, #32
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
 80059d0:	4608      	mov	r0, r1
 80059d2:	4611      	mov	r1, r2
 80059d4:	461a      	mov	r2, r3
 80059d6:	4603      	mov	r3, r0
 80059d8:	70fb      	strb	r3, [r7, #3]
 80059da:	460b      	mov	r3, r1
 80059dc:	70bb      	strb	r3, [r7, #2]
 80059de:	4613      	mov	r3, r2
 80059e0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80059e2:	2300      	movs	r3, #0
 80059e4:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 80059ea:	78fb      	ldrb	r3, [r7, #3]
 80059ec:	015a      	lsls	r2, r3, #5
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	4413      	add	r3, r2
 80059f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059f6:	461a      	mov	r2, r3
 80059f8:	f04f 33ff 	mov.w	r3, #4294967295
 80059fc:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80059fe:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005a02:	2b03      	cmp	r3, #3
 8005a04:	d87e      	bhi.n	8005b04 <USB_HC_Init+0x13c>
 8005a06:	a201      	add	r2, pc, #4	; (adr r2, 8005a0c <USB_HC_Init+0x44>)
 8005a08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a0c:	08005a1d 	.word	0x08005a1d
 8005a10:	08005ac7 	.word	0x08005ac7
 8005a14:	08005a1d 	.word	0x08005a1d
 8005a18:	08005a89 	.word	0x08005a89
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005a1c:	78fb      	ldrb	r3, [r7, #3]
 8005a1e:	015a      	lsls	r2, r3, #5
 8005a20:	693b      	ldr	r3, [r7, #16]
 8005a22:	4413      	add	r3, r2
 8005a24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a28:	461a      	mov	r2, r3
 8005a2a:	f240 439d 	movw	r3, #1181	; 0x49d
 8005a2e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8005a30:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	da10      	bge.n	8005a5a <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005a38:	78fb      	ldrb	r3, [r7, #3]
 8005a3a:	015a      	lsls	r2, r3, #5
 8005a3c:	693b      	ldr	r3, [r7, #16]
 8005a3e:	4413      	add	r3, r2
 8005a40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a44:	68db      	ldr	r3, [r3, #12]
 8005a46:	78fa      	ldrb	r2, [r7, #3]
 8005a48:	0151      	lsls	r1, r2, #5
 8005a4a:	693a      	ldr	r2, [r7, #16]
 8005a4c:	440a      	add	r2, r1
 8005a4e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005a52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a56:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8005a58:	e057      	b.n	8005b0a <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d051      	beq.n	8005b0a <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8005a66:	78fb      	ldrb	r3, [r7, #3]
 8005a68:	015a      	lsls	r2, r3, #5
 8005a6a:	693b      	ldr	r3, [r7, #16]
 8005a6c:	4413      	add	r3, r2
 8005a6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a72:	68db      	ldr	r3, [r3, #12]
 8005a74:	78fa      	ldrb	r2, [r7, #3]
 8005a76:	0151      	lsls	r1, r2, #5
 8005a78:	693a      	ldr	r2, [r7, #16]
 8005a7a:	440a      	add	r2, r1
 8005a7c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005a80:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005a84:	60d3      	str	r3, [r2, #12]
      break;
 8005a86:	e040      	b.n	8005b0a <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005a88:	78fb      	ldrb	r3, [r7, #3]
 8005a8a:	015a      	lsls	r2, r3, #5
 8005a8c:	693b      	ldr	r3, [r7, #16]
 8005a8e:	4413      	add	r3, r2
 8005a90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a94:	461a      	mov	r2, r3
 8005a96:	f240 639d 	movw	r3, #1693	; 0x69d
 8005a9a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005a9c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	da34      	bge.n	8005b0e <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005aa4:	78fb      	ldrb	r3, [r7, #3]
 8005aa6:	015a      	lsls	r2, r3, #5
 8005aa8:	693b      	ldr	r3, [r7, #16]
 8005aaa:	4413      	add	r3, r2
 8005aac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ab0:	68db      	ldr	r3, [r3, #12]
 8005ab2:	78fa      	ldrb	r2, [r7, #3]
 8005ab4:	0151      	lsls	r1, r2, #5
 8005ab6:	693a      	ldr	r2, [r7, #16]
 8005ab8:	440a      	add	r2, r1
 8005aba:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005abe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ac2:	60d3      	str	r3, [r2, #12]
      }

      break;
 8005ac4:	e023      	b.n	8005b0e <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005ac6:	78fb      	ldrb	r3, [r7, #3]
 8005ac8:	015a      	lsls	r2, r3, #5
 8005aca:	693b      	ldr	r3, [r7, #16]
 8005acc:	4413      	add	r3, r2
 8005ace:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ad2:	461a      	mov	r2, r3
 8005ad4:	f240 2325 	movw	r3, #549	; 0x225
 8005ad8:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005ada:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	da17      	bge.n	8005b12 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8005ae2:	78fb      	ldrb	r3, [r7, #3]
 8005ae4:	015a      	lsls	r2, r3, #5
 8005ae6:	693b      	ldr	r3, [r7, #16]
 8005ae8:	4413      	add	r3, r2
 8005aea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005aee:	68db      	ldr	r3, [r3, #12]
 8005af0:	78fa      	ldrb	r2, [r7, #3]
 8005af2:	0151      	lsls	r1, r2, #5
 8005af4:	693a      	ldr	r2, [r7, #16]
 8005af6:	440a      	add	r2, r1
 8005af8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005afc:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8005b00:	60d3      	str	r3, [r2, #12]
      }
      break;
 8005b02:	e006      	b.n	8005b12 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8005b04:	2301      	movs	r3, #1
 8005b06:	77fb      	strb	r3, [r7, #31]
      break;
 8005b08:	e004      	b.n	8005b14 <USB_HC_Init+0x14c>
      break;
 8005b0a:	bf00      	nop
 8005b0c:	e002      	b.n	8005b14 <USB_HC_Init+0x14c>
      break;
 8005b0e:	bf00      	nop
 8005b10:	e000      	b.n	8005b14 <USB_HC_Init+0x14c>
      break;
 8005b12:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8005b14:	78fb      	ldrb	r3, [r7, #3]
 8005b16:	015a      	lsls	r2, r3, #5
 8005b18:	693b      	ldr	r3, [r7, #16]
 8005b1a:	4413      	add	r3, r2
 8005b1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b20:	68db      	ldr	r3, [r3, #12]
 8005b22:	78fa      	ldrb	r2, [r7, #3]
 8005b24:	0151      	lsls	r1, r2, #5
 8005b26:	693a      	ldr	r2, [r7, #16]
 8005b28:	440a      	add	r2, r1
 8005b2a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005b2e:	f043 0302 	orr.w	r3, r3, #2
 8005b32:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8005b34:	693b      	ldr	r3, [r7, #16]
 8005b36:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005b3a:	699a      	ldr	r2, [r3, #24]
 8005b3c:	78fb      	ldrb	r3, [r7, #3]
 8005b3e:	f003 030f 	and.w	r3, r3, #15
 8005b42:	2101      	movs	r1, #1
 8005b44:	fa01 f303 	lsl.w	r3, r1, r3
 8005b48:	6939      	ldr	r1, [r7, #16]
 8005b4a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	699b      	ldr	r3, [r3, #24]
 8005b56:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8005b5e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	da03      	bge.n	8005b6e <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8005b66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b6a:	61bb      	str	r3, [r7, #24]
 8005b6c:	e001      	b.n	8005b72 <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 8005b6e:	2300      	movs	r3, #0
 8005b70:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	f7ff feff 	bl	8005976 <USB_GetHostSpeed>
 8005b78:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8005b7a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005b7e:	2b02      	cmp	r3, #2
 8005b80:	d106      	bne.n	8005b90 <USB_HC_Init+0x1c8>
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2b02      	cmp	r3, #2
 8005b86:	d003      	beq.n	8005b90 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8005b88:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005b8c:	617b      	str	r3, [r7, #20]
 8005b8e:	e001      	b.n	8005b94 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8005b90:	2300      	movs	r3, #0
 8005b92:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005b94:	787b      	ldrb	r3, [r7, #1]
 8005b96:	059b      	lsls	r3, r3, #22
 8005b98:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005b9c:	78bb      	ldrb	r3, [r7, #2]
 8005b9e:	02db      	lsls	r3, r3, #11
 8005ba0:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005ba4:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005ba6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005baa:	049b      	lsls	r3, r3, #18
 8005bac:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005bb0:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005bb2:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8005bb4:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005bb8:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005bba:	69bb      	ldr	r3, [r7, #24]
 8005bbc:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005bbe:	78fb      	ldrb	r3, [r7, #3]
 8005bc0:	0159      	lsls	r1, r3, #5
 8005bc2:	693b      	ldr	r3, [r7, #16]
 8005bc4:	440b      	add	r3, r1
 8005bc6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bca:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005bcc:	697b      	ldr	r3, [r7, #20]
 8005bce:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005bd0:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8005bd2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005bd6:	2b03      	cmp	r3, #3
 8005bd8:	d003      	beq.n	8005be2 <USB_HC_Init+0x21a>
 8005bda:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005bde:	2b01      	cmp	r3, #1
 8005be0:	d10f      	bne.n	8005c02 <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005be2:	78fb      	ldrb	r3, [r7, #3]
 8005be4:	015a      	lsls	r2, r3, #5
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	4413      	add	r3, r2
 8005bea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	78fa      	ldrb	r2, [r7, #3]
 8005bf2:	0151      	lsls	r1, r2, #5
 8005bf4:	693a      	ldr	r2, [r7, #16]
 8005bf6:	440a      	add	r2, r1
 8005bf8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005bfc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005c00:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8005c02:	7ffb      	ldrb	r3, [r7, #31]
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	3720      	adds	r7, #32
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bd80      	pop	{r7, pc}

08005c0c <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b08c      	sub	sp, #48	; 0x30
 8005c10:	af02      	add	r7, sp, #8
 8005c12:	60f8      	str	r0, [r7, #12]
 8005c14:	60b9      	str	r1, [r7, #8]
 8005c16:	4613      	mov	r3, r2
 8005c18:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8005c1e:	68bb      	ldr	r3, [r7, #8]
 8005c20:	785b      	ldrb	r3, [r3, #1]
 8005c22:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8005c24:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005c28:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d02d      	beq.n	8005c92 <USB_HC_StartXfer+0x86>
 8005c36:	68bb      	ldr	r3, [r7, #8]
 8005c38:	791b      	ldrb	r3, [r3, #4]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d129      	bne.n	8005c92 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8005c3e:	79fb      	ldrb	r3, [r7, #7]
 8005c40:	2b01      	cmp	r3, #1
 8005c42:	d117      	bne.n	8005c74 <USB_HC_StartXfer+0x68>
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	79db      	ldrb	r3, [r3, #7]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d003      	beq.n	8005c54 <USB_HC_StartXfer+0x48>
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	79db      	ldrb	r3, [r3, #7]
 8005c50:	2b02      	cmp	r3, #2
 8005c52:	d10f      	bne.n	8005c74 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8005c54:	69fb      	ldr	r3, [r7, #28]
 8005c56:	015a      	lsls	r2, r3, #5
 8005c58:	6a3b      	ldr	r3, [r7, #32]
 8005c5a:	4413      	add	r3, r2
 8005c5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c60:	68db      	ldr	r3, [r3, #12]
 8005c62:	69fa      	ldr	r2, [r7, #28]
 8005c64:	0151      	lsls	r1, r2, #5
 8005c66:	6a3a      	ldr	r2, [r7, #32]
 8005c68:	440a      	add	r2, r1
 8005c6a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c72:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8005c74:	79fb      	ldrb	r3, [r7, #7]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d10b      	bne.n	8005c92 <USB_HC_StartXfer+0x86>
 8005c7a:	68bb      	ldr	r3, [r7, #8]
 8005c7c:	795b      	ldrb	r3, [r3, #5]
 8005c7e:	2b01      	cmp	r3, #1
 8005c80:	d107      	bne.n	8005c92 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8005c82:	68bb      	ldr	r3, [r7, #8]
 8005c84:	785b      	ldrb	r3, [r3, #1]
 8005c86:	4619      	mov	r1, r3
 8005c88:	68f8      	ldr	r0, [r7, #12]
 8005c8a:	f000 fa0f 	bl	80060ac <USB_DoPing>
      return HAL_OK;
 8005c8e:	2300      	movs	r3, #0
 8005c90:	e0f8      	b.n	8005e84 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8005c92:	68bb      	ldr	r3, [r7, #8]
 8005c94:	695b      	ldr	r3, [r3, #20]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d018      	beq.n	8005ccc <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8005c9a:	68bb      	ldr	r3, [r7, #8]
 8005c9c:	695b      	ldr	r3, [r3, #20]
 8005c9e:	68ba      	ldr	r2, [r7, #8]
 8005ca0:	8912      	ldrh	r2, [r2, #8]
 8005ca2:	4413      	add	r3, r2
 8005ca4:	3b01      	subs	r3, #1
 8005ca6:	68ba      	ldr	r2, [r7, #8]
 8005ca8:	8912      	ldrh	r2, [r2, #8]
 8005caa:	fbb3 f3f2 	udiv	r3, r3, r2
 8005cae:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8005cb0:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8005cb2:	8b7b      	ldrh	r3, [r7, #26]
 8005cb4:	429a      	cmp	r2, r3
 8005cb6:	d90b      	bls.n	8005cd0 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8005cb8:	8b7b      	ldrh	r3, [r7, #26]
 8005cba:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005cbc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005cbe:	68ba      	ldr	r2, [r7, #8]
 8005cc0:	8912      	ldrh	r2, [r2, #8]
 8005cc2:	fb03 f202 	mul.w	r2, r3, r2
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	611a      	str	r2, [r3, #16]
 8005cca:	e001      	b.n	8005cd0 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8005ccc:	2301      	movs	r3, #1
 8005cce:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8005cd0:	68bb      	ldr	r3, [r7, #8]
 8005cd2:	78db      	ldrb	r3, [r3, #3]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d007      	beq.n	8005ce8 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005cd8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005cda:	68ba      	ldr	r2, [r7, #8]
 8005cdc:	8912      	ldrh	r2, [r2, #8]
 8005cde:	fb03 f202 	mul.w	r2, r3, r2
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	611a      	str	r2, [r3, #16]
 8005ce6:	e003      	b.n	8005cf0 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	695a      	ldr	r2, [r3, #20]
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005cf0:	68bb      	ldr	r3, [r7, #8]
 8005cf2:	691b      	ldr	r3, [r3, #16]
 8005cf4:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005cf8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005cfa:	04d9      	lsls	r1, r3, #19
 8005cfc:	4b63      	ldr	r3, [pc, #396]	; (8005e8c <USB_HC_StartXfer+0x280>)
 8005cfe:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005d00:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	7a9b      	ldrb	r3, [r3, #10]
 8005d06:	075b      	lsls	r3, r3, #29
 8005d08:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005d0c:	69f9      	ldr	r1, [r7, #28]
 8005d0e:	0148      	lsls	r0, r1, #5
 8005d10:	6a39      	ldr	r1, [r7, #32]
 8005d12:	4401      	add	r1, r0
 8005d14:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005d18:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005d1a:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8005d1c:	79fb      	ldrb	r3, [r7, #7]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d009      	beq.n	8005d36 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8005d22:	68bb      	ldr	r3, [r7, #8]
 8005d24:	68d9      	ldr	r1, [r3, #12]
 8005d26:	69fb      	ldr	r3, [r7, #28]
 8005d28:	015a      	lsls	r2, r3, #5
 8005d2a:	6a3b      	ldr	r3, [r7, #32]
 8005d2c:	4413      	add	r3, r2
 8005d2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d32:	460a      	mov	r2, r1
 8005d34:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8005d36:	6a3b      	ldr	r3, [r7, #32]
 8005d38:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d3c:	689b      	ldr	r3, [r3, #8]
 8005d3e:	f003 0301 	and.w	r3, r3, #1
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	bf0c      	ite	eq
 8005d46:	2301      	moveq	r3, #1
 8005d48:	2300      	movne	r3, #0
 8005d4a:	b2db      	uxtb	r3, r3
 8005d4c:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8005d4e:	69fb      	ldr	r3, [r7, #28]
 8005d50:	015a      	lsls	r2, r3, #5
 8005d52:	6a3b      	ldr	r3, [r7, #32]
 8005d54:	4413      	add	r3, r2
 8005d56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	69fa      	ldr	r2, [r7, #28]
 8005d5e:	0151      	lsls	r1, r2, #5
 8005d60:	6a3a      	ldr	r2, [r7, #32]
 8005d62:	440a      	add	r2, r1
 8005d64:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005d68:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005d6c:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8005d6e:	69fb      	ldr	r3, [r7, #28]
 8005d70:	015a      	lsls	r2, r3, #5
 8005d72:	6a3b      	ldr	r3, [r7, #32]
 8005d74:	4413      	add	r3, r2
 8005d76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d7a:	681a      	ldr	r2, [r3, #0]
 8005d7c:	7e7b      	ldrb	r3, [r7, #25]
 8005d7e:	075b      	lsls	r3, r3, #29
 8005d80:	69f9      	ldr	r1, [r7, #28]
 8005d82:	0148      	lsls	r0, r1, #5
 8005d84:	6a39      	ldr	r1, [r7, #32]
 8005d86:	4401      	add	r1, r0
 8005d88:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005d90:	69fb      	ldr	r3, [r7, #28]
 8005d92:	015a      	lsls	r2, r3, #5
 8005d94:	6a3b      	ldr	r3, [r7, #32]
 8005d96:	4413      	add	r3, r2
 8005d98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005da0:	693b      	ldr	r3, [r7, #16]
 8005da2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005da6:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	78db      	ldrb	r3, [r3, #3]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d004      	beq.n	8005dba <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8005db0:	693b      	ldr	r3, [r7, #16]
 8005db2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005db6:	613b      	str	r3, [r7, #16]
 8005db8:	e003      	b.n	8005dc2 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8005dba:	693b      	ldr	r3, [r7, #16]
 8005dbc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005dc0:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005dc2:	693b      	ldr	r3, [r7, #16]
 8005dc4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005dc8:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005dca:	69fb      	ldr	r3, [r7, #28]
 8005dcc:	015a      	lsls	r2, r3, #5
 8005dce:	6a3b      	ldr	r3, [r7, #32]
 8005dd0:	4413      	add	r3, r2
 8005dd2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dd6:	461a      	mov	r2, r3
 8005dd8:	693b      	ldr	r3, [r7, #16]
 8005dda:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8005ddc:	79fb      	ldrb	r3, [r7, #7]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d001      	beq.n	8005de6 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8005de2:	2300      	movs	r3, #0
 8005de4:	e04e      	b.n	8005e84 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	78db      	ldrb	r3, [r3, #3]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d149      	bne.n	8005e82 <USB_HC_StartXfer+0x276>
 8005dee:	68bb      	ldr	r3, [r7, #8]
 8005df0:	695b      	ldr	r3, [r3, #20]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d045      	beq.n	8005e82 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 8005df6:	68bb      	ldr	r3, [r7, #8]
 8005df8:	79db      	ldrb	r3, [r3, #7]
 8005dfa:	2b03      	cmp	r3, #3
 8005dfc:	d830      	bhi.n	8005e60 <USB_HC_StartXfer+0x254>
 8005dfe:	a201      	add	r2, pc, #4	; (adr r2, 8005e04 <USB_HC_StartXfer+0x1f8>)
 8005e00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e04:	08005e15 	.word	0x08005e15
 8005e08:	08005e39 	.word	0x08005e39
 8005e0c:	08005e15 	.word	0x08005e15
 8005e10:	08005e39 	.word	0x08005e39
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	695b      	ldr	r3, [r3, #20]
 8005e18:	3303      	adds	r3, #3
 8005e1a:	089b      	lsrs	r3, r3, #2
 8005e1c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8005e1e:	8afa      	ldrh	r2, [r7, #22]
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e24:	b29b      	uxth	r3, r3
 8005e26:	429a      	cmp	r2, r3
 8005e28:	d91c      	bls.n	8005e64 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	699b      	ldr	r3, [r3, #24]
 8005e2e:	f043 0220 	orr.w	r2, r3, #32
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	619a      	str	r2, [r3, #24]
        }
        break;
 8005e36:	e015      	b.n	8005e64 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	695b      	ldr	r3, [r3, #20]
 8005e3c:	3303      	adds	r3, #3
 8005e3e:	089b      	lsrs	r3, r3, #2
 8005e40:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8005e42:	8afa      	ldrh	r2, [r7, #22]
 8005e44:	6a3b      	ldr	r3, [r7, #32]
 8005e46:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005e4a:	691b      	ldr	r3, [r3, #16]
 8005e4c:	b29b      	uxth	r3, r3
 8005e4e:	429a      	cmp	r2, r3
 8005e50:	d90a      	bls.n	8005e68 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	699b      	ldr	r3, [r3, #24]
 8005e56:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	619a      	str	r2, [r3, #24]
        }
        break;
 8005e5e:	e003      	b.n	8005e68 <USB_HC_StartXfer+0x25c>

      default:
        break;
 8005e60:	bf00      	nop
 8005e62:	e002      	b.n	8005e6a <USB_HC_StartXfer+0x25e>
        break;
 8005e64:	bf00      	nop
 8005e66:	e000      	b.n	8005e6a <USB_HC_StartXfer+0x25e>
        break;
 8005e68:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8005e6a:	68bb      	ldr	r3, [r7, #8]
 8005e6c:	68d9      	ldr	r1, [r3, #12]
 8005e6e:	68bb      	ldr	r3, [r7, #8]
 8005e70:	785a      	ldrb	r2, [r3, #1]
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	695b      	ldr	r3, [r3, #20]
 8005e76:	b29b      	uxth	r3, r3
 8005e78:	2000      	movs	r0, #0
 8005e7a:	9000      	str	r0, [sp, #0]
 8005e7c:	68f8      	ldr	r0, [r7, #12]
 8005e7e:	f7ff fb31 	bl	80054e4 <USB_WritePacket>
  }

  return HAL_OK;
 8005e82:	2300      	movs	r3, #0
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	3728      	adds	r7, #40	; 0x28
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}
 8005e8c:	1ff80000 	.word	0x1ff80000

08005e90 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005e90:	b480      	push	{r7}
 8005e92:	b085      	sub	sp, #20
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005ea2:	695b      	ldr	r3, [r3, #20]
 8005ea4:	b29b      	uxth	r3, r3
}
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	3714      	adds	r7, #20
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb0:	4770      	bx	lr

08005eb2 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8005eb2:	b480      	push	{r7}
 8005eb4:	b089      	sub	sp, #36	; 0x24
 8005eb6:	af00      	add	r7, sp, #0
 8005eb8:	6078      	str	r0, [r7, #4]
 8005eba:	460b      	mov	r3, r1
 8005ebc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8005ec2:	78fb      	ldrb	r3, [r7, #3]
 8005ec4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8005eca:	69bb      	ldr	r3, [r7, #24]
 8005ecc:	015a      	lsls	r2, r3, #5
 8005ece:	69fb      	ldr	r3, [r7, #28]
 8005ed0:	4413      	add	r3, r2
 8005ed2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	0c9b      	lsrs	r3, r3, #18
 8005eda:	f003 0303 	and.w	r3, r3, #3
 8005ede:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8005ee0:	69bb      	ldr	r3, [r7, #24]
 8005ee2:	015a      	lsls	r2, r3, #5
 8005ee4:	69fb      	ldr	r3, [r7, #28]
 8005ee6:	4413      	add	r3, r2
 8005ee8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	0fdb      	lsrs	r3, r3, #31
 8005ef0:	f003 0301 	and.w	r3, r3, #1
 8005ef4:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	689b      	ldr	r3, [r3, #8]
 8005efa:	f003 0320 	and.w	r3, r3, #32
 8005efe:	2b20      	cmp	r3, #32
 8005f00:	d104      	bne.n	8005f0c <USB_HC_Halt+0x5a>
 8005f02:	693b      	ldr	r3, [r7, #16]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d101      	bne.n	8005f0c <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 8005f08:	2300      	movs	r3, #0
 8005f0a:	e0c8      	b.n	800609e <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8005f0c:	697b      	ldr	r3, [r7, #20]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d002      	beq.n	8005f18 <USB_HC_Halt+0x66>
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	2b02      	cmp	r3, #2
 8005f16:	d163      	bne.n	8005fe0 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005f18:	69bb      	ldr	r3, [r7, #24]
 8005f1a:	015a      	lsls	r2, r3, #5
 8005f1c:	69fb      	ldr	r3, [r7, #28]
 8005f1e:	4413      	add	r3, r2
 8005f20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	69ba      	ldr	r2, [r7, #24]
 8005f28:	0151      	lsls	r1, r2, #5
 8005f2a:	69fa      	ldr	r2, [r7, #28]
 8005f2c:	440a      	add	r2, r1
 8005f2e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005f32:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005f36:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	689b      	ldr	r3, [r3, #8]
 8005f3c:	f003 0320 	and.w	r3, r3, #32
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	f040 80ab 	bne.w	800609c <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f4a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d133      	bne.n	8005fba <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005f52:	69bb      	ldr	r3, [r7, #24]
 8005f54:	015a      	lsls	r2, r3, #5
 8005f56:	69fb      	ldr	r3, [r7, #28]
 8005f58:	4413      	add	r3, r2
 8005f5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	69ba      	ldr	r2, [r7, #24]
 8005f62:	0151      	lsls	r1, r2, #5
 8005f64:	69fa      	ldr	r2, [r7, #28]
 8005f66:	440a      	add	r2, r1
 8005f68:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005f6c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005f70:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005f72:	69bb      	ldr	r3, [r7, #24]
 8005f74:	015a      	lsls	r2, r3, #5
 8005f76:	69fb      	ldr	r3, [r7, #28]
 8005f78:	4413      	add	r3, r2
 8005f7a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	69ba      	ldr	r2, [r7, #24]
 8005f82:	0151      	lsls	r1, r2, #5
 8005f84:	69fa      	ldr	r2, [r7, #28]
 8005f86:	440a      	add	r2, r1
 8005f88:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005f8c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005f90:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	3301      	adds	r3, #1
 8005f96:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005f9e:	d81d      	bhi.n	8005fdc <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005fa0:	69bb      	ldr	r3, [r7, #24]
 8005fa2:	015a      	lsls	r2, r3, #5
 8005fa4:	69fb      	ldr	r3, [r7, #28]
 8005fa6:	4413      	add	r3, r2
 8005fa8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005fb2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005fb6:	d0ec      	beq.n	8005f92 <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005fb8:	e070      	b.n	800609c <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005fba:	69bb      	ldr	r3, [r7, #24]
 8005fbc:	015a      	lsls	r2, r3, #5
 8005fbe:	69fb      	ldr	r3, [r7, #28]
 8005fc0:	4413      	add	r3, r2
 8005fc2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	69ba      	ldr	r2, [r7, #24]
 8005fca:	0151      	lsls	r1, r2, #5
 8005fcc:	69fa      	ldr	r2, [r7, #28]
 8005fce:	440a      	add	r2, r1
 8005fd0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005fd4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005fd8:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005fda:	e05f      	b.n	800609c <USB_HC_Halt+0x1ea>
            break;
 8005fdc:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005fde:	e05d      	b.n	800609c <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005fe0:	69bb      	ldr	r3, [r7, #24]
 8005fe2:	015a      	lsls	r2, r3, #5
 8005fe4:	69fb      	ldr	r3, [r7, #28]
 8005fe6:	4413      	add	r3, r2
 8005fe8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	69ba      	ldr	r2, [r7, #24]
 8005ff0:	0151      	lsls	r1, r2, #5
 8005ff2:	69fa      	ldr	r2, [r7, #28]
 8005ff4:	440a      	add	r2, r1
 8005ff6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ffa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005ffe:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8006000:	69fb      	ldr	r3, [r7, #28]
 8006002:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006006:	691b      	ldr	r3, [r3, #16]
 8006008:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800600c:	2b00      	cmp	r3, #0
 800600e:	d133      	bne.n	8006078 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006010:	69bb      	ldr	r3, [r7, #24]
 8006012:	015a      	lsls	r2, r3, #5
 8006014:	69fb      	ldr	r3, [r7, #28]
 8006016:	4413      	add	r3, r2
 8006018:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	69ba      	ldr	r2, [r7, #24]
 8006020:	0151      	lsls	r1, r2, #5
 8006022:	69fa      	ldr	r2, [r7, #28]
 8006024:	440a      	add	r2, r1
 8006026:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800602a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800602e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006030:	69bb      	ldr	r3, [r7, #24]
 8006032:	015a      	lsls	r2, r3, #5
 8006034:	69fb      	ldr	r3, [r7, #28]
 8006036:	4413      	add	r3, r2
 8006038:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	69ba      	ldr	r2, [r7, #24]
 8006040:	0151      	lsls	r1, r2, #5
 8006042:	69fa      	ldr	r2, [r7, #28]
 8006044:	440a      	add	r2, r1
 8006046:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800604a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800604e:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	3301      	adds	r3, #1
 8006054:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800605c:	d81d      	bhi.n	800609a <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800605e:	69bb      	ldr	r3, [r7, #24]
 8006060:	015a      	lsls	r2, r3, #5
 8006062:	69fb      	ldr	r3, [r7, #28]
 8006064:	4413      	add	r3, r2
 8006066:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006070:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006074:	d0ec      	beq.n	8006050 <USB_HC_Halt+0x19e>
 8006076:	e011      	b.n	800609c <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006078:	69bb      	ldr	r3, [r7, #24]
 800607a:	015a      	lsls	r2, r3, #5
 800607c:	69fb      	ldr	r3, [r7, #28]
 800607e:	4413      	add	r3, r2
 8006080:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	69ba      	ldr	r2, [r7, #24]
 8006088:	0151      	lsls	r1, r2, #5
 800608a:	69fa      	ldr	r2, [r7, #28]
 800608c:	440a      	add	r2, r1
 800608e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006092:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006096:	6013      	str	r3, [r2, #0]
 8006098:	e000      	b.n	800609c <USB_HC_Halt+0x1ea>
          break;
 800609a:	bf00      	nop
    }
  }

  return HAL_OK;
 800609c:	2300      	movs	r3, #0
}
 800609e:	4618      	mov	r0, r3
 80060a0:	3724      	adds	r7, #36	; 0x24
 80060a2:	46bd      	mov	sp, r7
 80060a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a8:	4770      	bx	lr
	...

080060ac <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b087      	sub	sp, #28
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
 80060b4:	460b      	mov	r3, r1
 80060b6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80060bc:	78fb      	ldrb	r3, [r7, #3]
 80060be:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80060c0:	2301      	movs	r3, #1
 80060c2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	04da      	lsls	r2, r3, #19
 80060c8:	4b15      	ldr	r3, [pc, #84]	; (8006120 <USB_DoPing+0x74>)
 80060ca:	4013      	ands	r3, r2
 80060cc:	693a      	ldr	r2, [r7, #16]
 80060ce:	0151      	lsls	r1, r2, #5
 80060d0:	697a      	ldr	r2, [r7, #20]
 80060d2:	440a      	add	r2, r1
 80060d4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80060d8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80060dc:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 80060de:	693b      	ldr	r3, [r7, #16]
 80060e0:	015a      	lsls	r2, r3, #5
 80060e2:	697b      	ldr	r3, [r7, #20]
 80060e4:	4413      	add	r3, r2
 80060e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80060ee:	68bb      	ldr	r3, [r7, #8]
 80060f0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80060f4:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80060fc:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 80060fe:	693b      	ldr	r3, [r7, #16]
 8006100:	015a      	lsls	r2, r3, #5
 8006102:	697b      	ldr	r3, [r7, #20]
 8006104:	4413      	add	r3, r2
 8006106:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800610a:	461a      	mov	r2, r3
 800610c:	68bb      	ldr	r3, [r7, #8]
 800610e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8006110:	2300      	movs	r3, #0
}
 8006112:	4618      	mov	r0, r3
 8006114:	371c      	adds	r7, #28
 8006116:	46bd      	mov	sp, r7
 8006118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611c:	4770      	bx	lr
 800611e:	bf00      	nop
 8006120:	1ff80000 	.word	0x1ff80000

08006124 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b088      	sub	sp, #32
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800612c:	2300      	movs	r3, #0
 800612e:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8006134:	2300      	movs	r3, #0
 8006136:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8006138:	6878      	ldr	r0, [r7, #4]
 800613a:	f7ff f912 	bl	8005362 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800613e:	2110      	movs	r1, #16
 8006140:	6878      	ldr	r0, [r7, #4]
 8006142:	f7ff f96b 	bl	800541c <USB_FlushTxFifo>
 8006146:	4603      	mov	r3, r0
 8006148:	2b00      	cmp	r3, #0
 800614a:	d001      	beq.n	8006150 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800614c:	2301      	movs	r3, #1
 800614e:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006150:	6878      	ldr	r0, [r7, #4]
 8006152:	f7ff f997 	bl	8005484 <USB_FlushRxFifo>
 8006156:	4603      	mov	r3, r0
 8006158:	2b00      	cmp	r3, #0
 800615a:	d001      	beq.n	8006160 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800615c:	2301      	movs	r3, #1
 800615e:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8006160:	2300      	movs	r3, #0
 8006162:	61bb      	str	r3, [r7, #24]
 8006164:	e01f      	b.n	80061a6 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8006166:	69bb      	ldr	r3, [r7, #24]
 8006168:	015a      	lsls	r2, r3, #5
 800616a:	697b      	ldr	r3, [r7, #20]
 800616c:	4413      	add	r3, r2
 800616e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8006176:	693b      	ldr	r3, [r7, #16]
 8006178:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800617c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800617e:	693b      	ldr	r3, [r7, #16]
 8006180:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006184:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006186:	693b      	ldr	r3, [r7, #16]
 8006188:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800618c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800618e:	69bb      	ldr	r3, [r7, #24]
 8006190:	015a      	lsls	r2, r3, #5
 8006192:	697b      	ldr	r3, [r7, #20]
 8006194:	4413      	add	r3, r2
 8006196:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800619a:	461a      	mov	r2, r3
 800619c:	693b      	ldr	r3, [r7, #16]
 800619e:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80061a0:	69bb      	ldr	r3, [r7, #24]
 80061a2:	3301      	adds	r3, #1
 80061a4:	61bb      	str	r3, [r7, #24]
 80061a6:	69bb      	ldr	r3, [r7, #24]
 80061a8:	2b0f      	cmp	r3, #15
 80061aa:	d9dc      	bls.n	8006166 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80061ac:	2300      	movs	r3, #0
 80061ae:	61bb      	str	r3, [r7, #24]
 80061b0:	e034      	b.n	800621c <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80061b2:	69bb      	ldr	r3, [r7, #24]
 80061b4:	015a      	lsls	r2, r3, #5
 80061b6:	697b      	ldr	r3, [r7, #20]
 80061b8:	4413      	add	r3, r2
 80061ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 80061c2:	693b      	ldr	r3, [r7, #16]
 80061c4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80061c8:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 80061ca:	693b      	ldr	r3, [r7, #16]
 80061cc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80061d0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80061d8:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80061da:	69bb      	ldr	r3, [r7, #24]
 80061dc:	015a      	lsls	r2, r3, #5
 80061de:	697b      	ldr	r3, [r7, #20]
 80061e0:	4413      	add	r3, r2
 80061e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061e6:	461a      	mov	r2, r3
 80061e8:	693b      	ldr	r3, [r7, #16]
 80061ea:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	3301      	adds	r3, #1
 80061f0:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80061f8:	d80c      	bhi.n	8006214 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80061fa:	69bb      	ldr	r3, [r7, #24]
 80061fc:	015a      	lsls	r2, r3, #5
 80061fe:	697b      	ldr	r3, [r7, #20]
 8006200:	4413      	add	r3, r2
 8006202:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800620c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006210:	d0ec      	beq.n	80061ec <USB_StopHost+0xc8>
 8006212:	e000      	b.n	8006216 <USB_StopHost+0xf2>
        break;
 8006214:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8006216:	69bb      	ldr	r3, [r7, #24]
 8006218:	3301      	adds	r3, #1
 800621a:	61bb      	str	r3, [r7, #24]
 800621c:	69bb      	ldr	r3, [r7, #24]
 800621e:	2b0f      	cmp	r3, #15
 8006220:	d9c7      	bls.n	80061b2 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8006222:	697b      	ldr	r3, [r7, #20]
 8006224:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006228:	461a      	mov	r2, r3
 800622a:	f04f 33ff 	mov.w	r3, #4294967295
 800622e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	f04f 32ff 	mov.w	r2, #4294967295
 8006236:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8006238:	6878      	ldr	r0, [r7, #4]
 800623a:	f7ff f881 	bl	8005340 <USB_EnableGlobalInt>

  return ret;
 800623e:	7ffb      	ldrb	r3, [r7, #31]
}
 8006240:	4618      	mov	r0, r3
 8006242:	3720      	adds	r7, #32
 8006244:	46bd      	mov	sp, r7
 8006246:	bd80      	pop	{r7, pc}

08006248 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8006248:	b590      	push	{r4, r7, lr}
 800624a:	b089      	sub	sp, #36	; 0x24
 800624c:	af04      	add	r7, sp, #16
 800624e:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8006250:	2301      	movs	r3, #1
 8006252:	2202      	movs	r2, #2
 8006254:	2102      	movs	r1, #2
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f000 fc66 	bl	8006b28 <USBH_FindInterface>
 800625c:	4603      	mov	r3, r0
 800625e:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8006260:	7bfb      	ldrb	r3, [r7, #15]
 8006262:	2bff      	cmp	r3, #255	; 0xff
 8006264:	d002      	beq.n	800626c <USBH_CDC_InterfaceInit+0x24>
 8006266:	7bfb      	ldrb	r3, [r7, #15]
 8006268:	2b01      	cmp	r3, #1
 800626a:	d901      	bls.n	8006270 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800626c:	2302      	movs	r3, #2
 800626e:	e13d      	b.n	80064ec <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8006270:	7bfb      	ldrb	r3, [r7, #15]
 8006272:	4619      	mov	r1, r3
 8006274:	6878      	ldr	r0, [r7, #4]
 8006276:	f000 fc3b 	bl	8006af0 <USBH_SelectInterface>
 800627a:	4603      	mov	r3, r0
 800627c:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800627e:	7bbb      	ldrb	r3, [r7, #14]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d001      	beq.n	8006288 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8006284:	2302      	movs	r3, #2
 8006286:	e131      	b.n	80064ec <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 800628e:	2050      	movs	r0, #80	; 0x50
 8006290:	f002 fafa 	bl	8008888 <malloc>
 8006294:	4603      	mov	r3, r0
 8006296:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800629e:	69db      	ldr	r3, [r3, #28]
 80062a0:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d101      	bne.n	80062ac <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 80062a8:	2302      	movs	r3, #2
 80062aa:	e11f      	b.n	80064ec <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 80062ac:	2250      	movs	r2, #80	; 0x50
 80062ae:	2100      	movs	r1, #0
 80062b0:	68b8      	ldr	r0, [r7, #8]
 80062b2:	f002 faf9 	bl	80088a8 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80062b6:	7bfb      	ldrb	r3, [r7, #15]
 80062b8:	687a      	ldr	r2, [r7, #4]
 80062ba:	211a      	movs	r1, #26
 80062bc:	fb01 f303 	mul.w	r3, r1, r3
 80062c0:	4413      	add	r3, r2
 80062c2:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80062c6:	781b      	ldrb	r3, [r3, #0]
 80062c8:	b25b      	sxtb	r3, r3
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	da15      	bge.n	80062fa <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80062ce:	7bfb      	ldrb	r3, [r7, #15]
 80062d0:	687a      	ldr	r2, [r7, #4]
 80062d2:	211a      	movs	r1, #26
 80062d4:	fb01 f303 	mul.w	r3, r1, r3
 80062d8:	4413      	add	r3, r2
 80062da:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80062de:	781a      	ldrb	r2, [r3, #0]
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80062e4:	7bfb      	ldrb	r3, [r7, #15]
 80062e6:	687a      	ldr	r2, [r7, #4]
 80062e8:	211a      	movs	r1, #26
 80062ea:	fb01 f303 	mul.w	r3, r1, r3
 80062ee:	4413      	add	r3, r2
 80062f0:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80062f4:	881a      	ldrh	r2, [r3, #0]
 80062f6:	68bb      	ldr	r3, [r7, #8]
 80062f8:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80062fa:	68bb      	ldr	r3, [r7, #8]
 80062fc:	785b      	ldrb	r3, [r3, #1]
 80062fe:	4619      	mov	r1, r3
 8006300:	6878      	ldr	r0, [r7, #4]
 8006302:	f001 ff2c 	bl	800815e <USBH_AllocPipe>
 8006306:	4603      	mov	r3, r0
 8006308:	461a      	mov	r2, r3
 800630a:	68bb      	ldr	r3, [r7, #8]
 800630c:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	7819      	ldrb	r1, [r3, #0]
 8006312:	68bb      	ldr	r3, [r7, #8]
 8006314:	7858      	ldrb	r0, [r3, #1]
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006322:	68ba      	ldr	r2, [r7, #8]
 8006324:	8952      	ldrh	r2, [r2, #10]
 8006326:	9202      	str	r2, [sp, #8]
 8006328:	2203      	movs	r2, #3
 800632a:	9201      	str	r2, [sp, #4]
 800632c:	9300      	str	r3, [sp, #0]
 800632e:	4623      	mov	r3, r4
 8006330:	4602      	mov	r2, r0
 8006332:	6878      	ldr	r0, [r7, #4]
 8006334:	f001 fee4 	bl	8008100 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8006338:	68bb      	ldr	r3, [r7, #8]
 800633a:	781b      	ldrb	r3, [r3, #0]
 800633c:	2200      	movs	r2, #0
 800633e:	4619      	mov	r1, r3
 8006340:	6878      	ldr	r0, [r7, #4]
 8006342:	f002 f9f3 	bl	800872c <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8006346:	2300      	movs	r3, #0
 8006348:	2200      	movs	r2, #0
 800634a:	210a      	movs	r1, #10
 800634c:	6878      	ldr	r0, [r7, #4]
 800634e:	f000 fbeb 	bl	8006b28 <USBH_FindInterface>
 8006352:	4603      	mov	r3, r0
 8006354:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8006356:	7bfb      	ldrb	r3, [r7, #15]
 8006358:	2bff      	cmp	r3, #255	; 0xff
 800635a:	d002      	beq.n	8006362 <USBH_CDC_InterfaceInit+0x11a>
 800635c:	7bfb      	ldrb	r3, [r7, #15]
 800635e:	2b01      	cmp	r3, #1
 8006360:	d901      	bls.n	8006366 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8006362:	2302      	movs	r3, #2
 8006364:	e0c2      	b.n	80064ec <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8006366:	7bfb      	ldrb	r3, [r7, #15]
 8006368:	687a      	ldr	r2, [r7, #4]
 800636a:	211a      	movs	r1, #26
 800636c:	fb01 f303 	mul.w	r3, r1, r3
 8006370:	4413      	add	r3, r2
 8006372:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006376:	781b      	ldrb	r3, [r3, #0]
 8006378:	b25b      	sxtb	r3, r3
 800637a:	2b00      	cmp	r3, #0
 800637c:	da16      	bge.n	80063ac <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800637e:	7bfb      	ldrb	r3, [r7, #15]
 8006380:	687a      	ldr	r2, [r7, #4]
 8006382:	211a      	movs	r1, #26
 8006384:	fb01 f303 	mul.w	r3, r1, r3
 8006388:	4413      	add	r3, r2
 800638a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800638e:	781a      	ldrb	r2, [r3, #0]
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006394:	7bfb      	ldrb	r3, [r7, #15]
 8006396:	687a      	ldr	r2, [r7, #4]
 8006398:	211a      	movs	r1, #26
 800639a:	fb01 f303 	mul.w	r3, r1, r3
 800639e:	4413      	add	r3, r2
 80063a0:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80063a4:	881a      	ldrh	r2, [r3, #0]
 80063a6:	68bb      	ldr	r3, [r7, #8]
 80063a8:	835a      	strh	r2, [r3, #26]
 80063aa:	e015      	b.n	80063d8 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80063ac:	7bfb      	ldrb	r3, [r7, #15]
 80063ae:	687a      	ldr	r2, [r7, #4]
 80063b0:	211a      	movs	r1, #26
 80063b2:	fb01 f303 	mul.w	r3, r1, r3
 80063b6:	4413      	add	r3, r2
 80063b8:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80063bc:	781a      	ldrb	r2, [r3, #0]
 80063be:	68bb      	ldr	r3, [r7, #8]
 80063c0:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80063c2:	7bfb      	ldrb	r3, [r7, #15]
 80063c4:	687a      	ldr	r2, [r7, #4]
 80063c6:	211a      	movs	r1, #26
 80063c8:	fb01 f303 	mul.w	r3, r1, r3
 80063cc:	4413      	add	r3, r2
 80063ce:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80063d2:	881a      	ldrh	r2, [r3, #0]
 80063d4:	68bb      	ldr	r3, [r7, #8]
 80063d6:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 80063d8:	7bfb      	ldrb	r3, [r7, #15]
 80063da:	687a      	ldr	r2, [r7, #4]
 80063dc:	211a      	movs	r1, #26
 80063de:	fb01 f303 	mul.w	r3, r1, r3
 80063e2:	4413      	add	r3, r2
 80063e4:	f203 3356 	addw	r3, r3, #854	; 0x356
 80063e8:	781b      	ldrb	r3, [r3, #0]
 80063ea:	b25b      	sxtb	r3, r3
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	da16      	bge.n	800641e <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80063f0:	7bfb      	ldrb	r3, [r7, #15]
 80063f2:	687a      	ldr	r2, [r7, #4]
 80063f4:	211a      	movs	r1, #26
 80063f6:	fb01 f303 	mul.w	r3, r1, r3
 80063fa:	4413      	add	r3, r2
 80063fc:	f203 3356 	addw	r3, r3, #854	; 0x356
 8006400:	781a      	ldrb	r2, [r3, #0]
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006406:	7bfb      	ldrb	r3, [r7, #15]
 8006408:	687a      	ldr	r2, [r7, #4]
 800640a:	211a      	movs	r1, #26
 800640c:	fb01 f303 	mul.w	r3, r1, r3
 8006410:	4413      	add	r3, r2
 8006412:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8006416:	881a      	ldrh	r2, [r3, #0]
 8006418:	68bb      	ldr	r3, [r7, #8]
 800641a:	835a      	strh	r2, [r3, #26]
 800641c:	e015      	b.n	800644a <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800641e:	7bfb      	ldrb	r3, [r7, #15]
 8006420:	687a      	ldr	r2, [r7, #4]
 8006422:	211a      	movs	r1, #26
 8006424:	fb01 f303 	mul.w	r3, r1, r3
 8006428:	4413      	add	r3, r2
 800642a:	f203 3356 	addw	r3, r3, #854	; 0x356
 800642e:	781a      	ldrb	r2, [r3, #0]
 8006430:	68bb      	ldr	r3, [r7, #8]
 8006432:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006434:	7bfb      	ldrb	r3, [r7, #15]
 8006436:	687a      	ldr	r2, [r7, #4]
 8006438:	211a      	movs	r1, #26
 800643a:	fb01 f303 	mul.w	r3, r1, r3
 800643e:	4413      	add	r3, r2
 8006440:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8006444:	881a      	ldrh	r2, [r3, #0]
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800644a:	68bb      	ldr	r3, [r7, #8]
 800644c:	7b9b      	ldrb	r3, [r3, #14]
 800644e:	4619      	mov	r1, r3
 8006450:	6878      	ldr	r0, [r7, #4]
 8006452:	f001 fe84 	bl	800815e <USBH_AllocPipe>
 8006456:	4603      	mov	r3, r0
 8006458:	461a      	mov	r2, r3
 800645a:	68bb      	ldr	r3, [r7, #8]
 800645c:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800645e:	68bb      	ldr	r3, [r7, #8]
 8006460:	7bdb      	ldrb	r3, [r3, #15]
 8006462:	4619      	mov	r1, r3
 8006464:	6878      	ldr	r0, [r7, #4]
 8006466:	f001 fe7a 	bl	800815e <USBH_AllocPipe>
 800646a:	4603      	mov	r3, r0
 800646c:	461a      	mov	r2, r3
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8006472:	68bb      	ldr	r3, [r7, #8]
 8006474:	7b59      	ldrb	r1, [r3, #13]
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	7b98      	ldrb	r0, [r3, #14]
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006486:	68ba      	ldr	r2, [r7, #8]
 8006488:	8b12      	ldrh	r2, [r2, #24]
 800648a:	9202      	str	r2, [sp, #8]
 800648c:	2202      	movs	r2, #2
 800648e:	9201      	str	r2, [sp, #4]
 8006490:	9300      	str	r3, [sp, #0]
 8006492:	4623      	mov	r3, r4
 8006494:	4602      	mov	r2, r0
 8006496:	6878      	ldr	r0, [r7, #4]
 8006498:	f001 fe32 	bl	8008100 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800649c:	68bb      	ldr	r3, [r7, #8]
 800649e:	7b19      	ldrb	r1, [r3, #12]
 80064a0:	68bb      	ldr	r3, [r7, #8]
 80064a2:	7bd8      	ldrb	r0, [r3, #15]
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80064b0:	68ba      	ldr	r2, [r7, #8]
 80064b2:	8b52      	ldrh	r2, [r2, #26]
 80064b4:	9202      	str	r2, [sp, #8]
 80064b6:	2202      	movs	r2, #2
 80064b8:	9201      	str	r2, [sp, #4]
 80064ba:	9300      	str	r3, [sp, #0]
 80064bc:	4623      	mov	r3, r4
 80064be:	4602      	mov	r2, r0
 80064c0:	6878      	ldr	r0, [r7, #4]
 80064c2:	f001 fe1d 	bl	8008100 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	2200      	movs	r2, #0
 80064ca:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 80064ce:	68bb      	ldr	r3, [r7, #8]
 80064d0:	7b5b      	ldrb	r3, [r3, #13]
 80064d2:	2200      	movs	r2, #0
 80064d4:	4619      	mov	r1, r3
 80064d6:	6878      	ldr	r0, [r7, #4]
 80064d8:	f002 f928 	bl	800872c <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 80064dc:	68bb      	ldr	r3, [r7, #8]
 80064de:	7b1b      	ldrb	r3, [r3, #12]
 80064e0:	2200      	movs	r2, #0
 80064e2:	4619      	mov	r1, r3
 80064e4:	6878      	ldr	r0, [r7, #4]
 80064e6:	f002 f921 	bl	800872c <USBH_LL_SetToggle>

  return USBH_OK;
 80064ea:	2300      	movs	r3, #0
}
 80064ec:	4618      	mov	r0, r3
 80064ee:	3714      	adds	r7, #20
 80064f0:	46bd      	mov	sp, r7
 80064f2:	bd90      	pop	{r4, r7, pc}

080064f4 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b084      	sub	sp, #16
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006502:	69db      	ldr	r3, [r3, #28]
 8006504:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	781b      	ldrb	r3, [r3, #0]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d00e      	beq.n	800652c <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	781b      	ldrb	r3, [r3, #0]
 8006512:	4619      	mov	r1, r3
 8006514:	6878      	ldr	r0, [r7, #4]
 8006516:	f001 fe12 	bl	800813e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	781b      	ldrb	r3, [r3, #0]
 800651e:	4619      	mov	r1, r3
 8006520:	6878      	ldr	r0, [r7, #4]
 8006522:	f001 fe3d 	bl	80081a0 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	2200      	movs	r2, #0
 800652a:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	7b1b      	ldrb	r3, [r3, #12]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d00e      	beq.n	8006552 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	7b1b      	ldrb	r3, [r3, #12]
 8006538:	4619      	mov	r1, r3
 800653a:	6878      	ldr	r0, [r7, #4]
 800653c:	f001 fdff 	bl	800813e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	7b1b      	ldrb	r3, [r3, #12]
 8006544:	4619      	mov	r1, r3
 8006546:	6878      	ldr	r0, [r7, #4]
 8006548:	f001 fe2a 	bl	80081a0 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	2200      	movs	r2, #0
 8006550:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	7b5b      	ldrb	r3, [r3, #13]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d00e      	beq.n	8006578 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	7b5b      	ldrb	r3, [r3, #13]
 800655e:	4619      	mov	r1, r3
 8006560:	6878      	ldr	r0, [r7, #4]
 8006562:	f001 fdec 	bl	800813e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	7b5b      	ldrb	r3, [r3, #13]
 800656a:	4619      	mov	r1, r3
 800656c:	6878      	ldr	r0, [r7, #4]
 800656e:	f001 fe17 	bl	80081a0 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	2200      	movs	r2, #0
 8006576:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800657e:	69db      	ldr	r3, [r3, #28]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d00b      	beq.n	800659c <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800658a:	69db      	ldr	r3, [r3, #28]
 800658c:	4618      	mov	r0, r3
 800658e:	f002 f983 	bl	8008898 <free>
    phost->pActiveClass->pData = 0U;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006598:	2200      	movs	r2, #0
 800659a:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800659c:	2300      	movs	r3, #0
}
 800659e:	4618      	mov	r0, r3
 80065a0:	3710      	adds	r7, #16
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}

080065a6 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80065a6:	b580      	push	{r7, lr}
 80065a8:	b084      	sub	sp, #16
 80065aa:	af00      	add	r7, sp, #0
 80065ac:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80065b4:	69db      	ldr	r3, [r3, #28]
 80065b6:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	3340      	adds	r3, #64	; 0x40
 80065bc:	4619      	mov	r1, r3
 80065be:	6878      	ldr	r0, [r7, #4]
 80065c0:	f000 f8b1 	bl	8006726 <GetLineCoding>
 80065c4:	4603      	mov	r3, r0
 80065c6:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 80065c8:	7afb      	ldrb	r3, [r7, #11]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d105      	bne.n	80065da <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80065d4:	2102      	movs	r1, #2
 80065d6:	6878      	ldr	r0, [r7, #4]
 80065d8:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 80065da:	7afb      	ldrb	r3, [r7, #11]
}
 80065dc:	4618      	mov	r0, r3
 80065de:	3710      	adds	r7, #16
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}

080065e4 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b084      	sub	sp, #16
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80065ec:	2301      	movs	r3, #1
 80065ee:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80065f0:	2300      	movs	r3, #0
 80065f2:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80065fa:	69db      	ldr	r3, [r3, #28]
 80065fc:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 80065fe:	68bb      	ldr	r3, [r7, #8]
 8006600:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8006604:	2b04      	cmp	r3, #4
 8006606:	d877      	bhi.n	80066f8 <USBH_CDC_Process+0x114>
 8006608:	a201      	add	r2, pc, #4	; (adr r2, 8006610 <USBH_CDC_Process+0x2c>)
 800660a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800660e:	bf00      	nop
 8006610:	08006625 	.word	0x08006625
 8006614:	0800662b 	.word	0x0800662b
 8006618:	0800665b 	.word	0x0800665b
 800661c:	080066cf 	.word	0x080066cf
 8006620:	080066dd 	.word	0x080066dd
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8006624:	2300      	movs	r3, #0
 8006626:	73fb      	strb	r3, [r7, #15]
      break;
 8006628:	e06d      	b.n	8006706 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800662e:	4619      	mov	r1, r3
 8006630:	6878      	ldr	r0, [r7, #4]
 8006632:	f000 f897 	bl	8006764 <SetLineCoding>
 8006636:	4603      	mov	r3, r0
 8006638:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800663a:	7bbb      	ldrb	r3, [r7, #14]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d104      	bne.n	800664a <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8006640:	68bb      	ldr	r3, [r7, #8]
 8006642:	2202      	movs	r2, #2
 8006644:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006648:	e058      	b.n	80066fc <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800664a:	7bbb      	ldrb	r3, [r7, #14]
 800664c:	2b01      	cmp	r3, #1
 800664e:	d055      	beq.n	80066fc <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	2204      	movs	r2, #4
 8006654:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8006658:	e050      	b.n	80066fc <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	3340      	adds	r3, #64	; 0x40
 800665e:	4619      	mov	r1, r3
 8006660:	6878      	ldr	r0, [r7, #4]
 8006662:	f000 f860 	bl	8006726 <GetLineCoding>
 8006666:	4603      	mov	r3, r0
 8006668:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800666a:	7bbb      	ldrb	r3, [r7, #14]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d126      	bne.n	80066be <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	2200      	movs	r2, #0
 8006674:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006678:	68bb      	ldr	r3, [r7, #8]
 800667a:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006682:	791b      	ldrb	r3, [r3, #4]
 8006684:	429a      	cmp	r2, r3
 8006686:	d13b      	bne.n	8006700 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800668e:	68bb      	ldr	r3, [r7, #8]
 8006690:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006692:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006694:	429a      	cmp	r2, r3
 8006696:	d133      	bne.n	8006700 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800669e:	68bb      	ldr	r3, [r7, #8]
 80066a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80066a2:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80066a4:	429a      	cmp	r2, r3
 80066a6:	d12b      	bne.n	8006700 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80066a8:	68bb      	ldr	r3, [r7, #8]
 80066aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80066ac:	68bb      	ldr	r3, [r7, #8]
 80066ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80066b0:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80066b2:	429a      	cmp	r2, r3
 80066b4:	d124      	bne.n	8006700 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 80066b6:	6878      	ldr	r0, [r7, #4]
 80066b8:	f000 f958 	bl	800696c <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80066bc:	e020      	b.n	8006700 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80066be:	7bbb      	ldrb	r3, [r7, #14]
 80066c0:	2b01      	cmp	r3, #1
 80066c2:	d01d      	beq.n	8006700 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 80066c4:	68bb      	ldr	r3, [r7, #8]
 80066c6:	2204      	movs	r2, #4
 80066c8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 80066cc:	e018      	b.n	8006700 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80066ce:	6878      	ldr	r0, [r7, #4]
 80066d0:	f000 f867 	bl	80067a2 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80066d4:	6878      	ldr	r0, [r7, #4]
 80066d6:	f000 f8da 	bl	800688e <CDC_ProcessReception>
      break;
 80066da:	e014      	b.n	8006706 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 80066dc:	2100      	movs	r1, #0
 80066de:	6878      	ldr	r0, [r7, #4]
 80066e0:	f000 ffef 	bl	80076c2 <USBH_ClrFeature>
 80066e4:	4603      	mov	r3, r0
 80066e6:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80066e8:	7bbb      	ldrb	r3, [r7, #14]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d10a      	bne.n	8006704 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80066ee:	68bb      	ldr	r3, [r7, #8]
 80066f0:	2200      	movs	r2, #0
 80066f2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 80066f6:	e005      	b.n	8006704 <USBH_CDC_Process+0x120>

    default:
      break;
 80066f8:	bf00      	nop
 80066fa:	e004      	b.n	8006706 <USBH_CDC_Process+0x122>
      break;
 80066fc:	bf00      	nop
 80066fe:	e002      	b.n	8006706 <USBH_CDC_Process+0x122>
      break;
 8006700:	bf00      	nop
 8006702:	e000      	b.n	8006706 <USBH_CDC_Process+0x122>
      break;
 8006704:	bf00      	nop

  }

  return status;
 8006706:	7bfb      	ldrb	r3, [r7, #15]
}
 8006708:	4618      	mov	r0, r3
 800670a:	3710      	adds	r7, #16
 800670c:	46bd      	mov	sp, r7
 800670e:	bd80      	pop	{r7, pc}

08006710 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8006710:	b480      	push	{r7}
 8006712:	b083      	sub	sp, #12
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8006718:	2300      	movs	r3, #0
}
 800671a:	4618      	mov	r0, r3
 800671c:	370c      	adds	r7, #12
 800671e:	46bd      	mov	sp, r7
 8006720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006724:	4770      	bx	lr

08006726 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8006726:	b580      	push	{r7, lr}
 8006728:	b082      	sub	sp, #8
 800672a:	af00      	add	r7, sp, #0
 800672c:	6078      	str	r0, [r7, #4]
 800672e:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	22a1      	movs	r2, #161	; 0xa1
 8006734:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2221      	movs	r2, #33	; 0x21
 800673a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2200      	movs	r2, #0
 8006740:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2200      	movs	r2, #0
 8006746:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2207      	movs	r2, #7
 800674c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	2207      	movs	r2, #7
 8006752:	4619      	mov	r1, r3
 8006754:	6878      	ldr	r0, [r7, #4]
 8006756:	f001 fa81 	bl	8007c5c <USBH_CtlReq>
 800675a:	4603      	mov	r3, r0
}
 800675c:	4618      	mov	r0, r3
 800675e:	3708      	adds	r7, #8
 8006760:	46bd      	mov	sp, r7
 8006762:	bd80      	pop	{r7, pc}

08006764 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b082      	sub	sp, #8
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
 800676c:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2221      	movs	r2, #33	; 0x21
 8006772:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2220      	movs	r2, #32
 8006778:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	2200      	movs	r2, #0
 800677e:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2200      	movs	r2, #0
 8006784:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2207      	movs	r2, #7
 800678a:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	2207      	movs	r2, #7
 8006790:	4619      	mov	r1, r3
 8006792:	6878      	ldr	r0, [r7, #4]
 8006794:	f001 fa62 	bl	8007c5c <USBH_CtlReq>
 8006798:	4603      	mov	r3, r0
}
 800679a:	4618      	mov	r0, r3
 800679c:	3708      	adds	r7, #8
 800679e:	46bd      	mov	sp, r7
 80067a0:	bd80      	pop	{r7, pc}

080067a2 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80067a2:	b580      	push	{r7, lr}
 80067a4:	b086      	sub	sp, #24
 80067a6:	af02      	add	r7, sp, #8
 80067a8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80067b0:	69db      	ldr	r3, [r3, #28]
 80067b2:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80067b4:	2300      	movs	r3, #0
 80067b6:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 80067be:	2b01      	cmp	r3, #1
 80067c0:	d002      	beq.n	80067c8 <CDC_ProcessTransmission+0x26>
 80067c2:	2b02      	cmp	r3, #2
 80067c4:	d023      	beq.n	800680e <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 80067c6:	e05e      	b.n	8006886 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067cc:	68fa      	ldr	r2, [r7, #12]
 80067ce:	8b12      	ldrh	r2, [r2, #24]
 80067d0:	4293      	cmp	r3, r2
 80067d2:	d90b      	bls.n	80067ec <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	69d9      	ldr	r1, [r3, #28]
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	8b1a      	ldrh	r2, [r3, #24]
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	7b5b      	ldrb	r3, [r3, #13]
 80067e0:	2001      	movs	r0, #1
 80067e2:	9000      	str	r0, [sp, #0]
 80067e4:	6878      	ldr	r0, [r7, #4]
 80067e6:	f001 fc48 	bl	800807a <USBH_BulkSendData>
 80067ea:	e00b      	b.n	8006804 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 80067f4:	b29a      	uxth	r2, r3
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	7b5b      	ldrb	r3, [r3, #13]
 80067fa:	2001      	movs	r0, #1
 80067fc:	9000      	str	r0, [sp, #0]
 80067fe:	6878      	ldr	r0, [r7, #4]
 8006800:	f001 fc3b 	bl	800807a <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	2202      	movs	r2, #2
 8006808:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800680c:	e03b      	b.n	8006886 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	7b5b      	ldrb	r3, [r3, #13]
 8006812:	4619      	mov	r1, r3
 8006814:	6878      	ldr	r0, [r7, #4]
 8006816:	f001 ff5f 	bl	80086d8 <USBH_LL_GetURBState>
 800681a:	4603      	mov	r3, r0
 800681c:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800681e:	7afb      	ldrb	r3, [r7, #11]
 8006820:	2b01      	cmp	r3, #1
 8006822:	d128      	bne.n	8006876 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006828:	68fa      	ldr	r2, [r7, #12]
 800682a:	8b12      	ldrh	r2, [r2, #24]
 800682c:	4293      	cmp	r3, r2
 800682e:	d90e      	bls.n	800684e <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006834:	68fa      	ldr	r2, [r7, #12]
 8006836:	8b12      	ldrh	r2, [r2, #24]
 8006838:	1a9a      	subs	r2, r3, r2
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	69db      	ldr	r3, [r3, #28]
 8006842:	68fa      	ldr	r2, [r7, #12]
 8006844:	8b12      	ldrh	r2, [r2, #24]
 8006846:	441a      	add	r2, r3
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	61da      	str	r2, [r3, #28]
 800684c:	e002      	b.n	8006854 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	2200      	movs	r2, #0
 8006852:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006858:	2b00      	cmp	r3, #0
 800685a:	d004      	beq.n	8006866 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	2201      	movs	r2, #1
 8006860:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8006864:	e00e      	b.n	8006884 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	2200      	movs	r2, #0
 800686a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 800686e:	6878      	ldr	r0, [r7, #4]
 8006870:	f000 f868 	bl	8006944 <USBH_CDC_TransmitCallback>
      break;
 8006874:	e006      	b.n	8006884 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8006876:	7afb      	ldrb	r3, [r7, #11]
 8006878:	2b02      	cmp	r3, #2
 800687a:	d103      	bne.n	8006884 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2201      	movs	r2, #1
 8006880:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8006884:	bf00      	nop
  }
}
 8006886:	bf00      	nop
 8006888:	3710      	adds	r7, #16
 800688a:	46bd      	mov	sp, r7
 800688c:	bd80      	pop	{r7, pc}

0800688e <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800688e:	b580      	push	{r7, lr}
 8006890:	b086      	sub	sp, #24
 8006892:	af00      	add	r7, sp, #0
 8006894:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800689c:	69db      	ldr	r3, [r3, #28]
 800689e:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80068a0:	2300      	movs	r3, #0
 80068a2:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 80068a4:	697b      	ldr	r3, [r7, #20]
 80068a6:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 80068aa:	2b03      	cmp	r3, #3
 80068ac:	d002      	beq.n	80068b4 <CDC_ProcessReception+0x26>
 80068ae:	2b04      	cmp	r3, #4
 80068b0:	d00e      	beq.n	80068d0 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 80068b2:	e043      	b.n	800693c <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 80068b4:	697b      	ldr	r3, [r7, #20]
 80068b6:	6a19      	ldr	r1, [r3, #32]
 80068b8:	697b      	ldr	r3, [r7, #20]
 80068ba:	8b5a      	ldrh	r2, [r3, #26]
 80068bc:	697b      	ldr	r3, [r7, #20]
 80068be:	7b1b      	ldrb	r3, [r3, #12]
 80068c0:	6878      	ldr	r0, [r7, #4]
 80068c2:	f001 fbff 	bl	80080c4 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80068c6:	697b      	ldr	r3, [r7, #20]
 80068c8:	2204      	movs	r2, #4
 80068ca:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 80068ce:	e035      	b.n	800693c <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80068d0:	697b      	ldr	r3, [r7, #20]
 80068d2:	7b1b      	ldrb	r3, [r3, #12]
 80068d4:	4619      	mov	r1, r3
 80068d6:	6878      	ldr	r0, [r7, #4]
 80068d8:	f001 fefe 	bl	80086d8 <USBH_LL_GetURBState>
 80068dc:	4603      	mov	r3, r0
 80068de:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 80068e0:	7cfb      	ldrb	r3, [r7, #19]
 80068e2:	2b01      	cmp	r3, #1
 80068e4:	d129      	bne.n	800693a <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 80068e6:	697b      	ldr	r3, [r7, #20]
 80068e8:	7b1b      	ldrb	r3, [r3, #12]
 80068ea:	4619      	mov	r1, r3
 80068ec:	6878      	ldr	r0, [r7, #4]
 80068ee:	f001 fe61 	bl	80085b4 <USBH_LL_GetLastXferSize>
 80068f2:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 80068f4:	697b      	ldr	r3, [r7, #20]
 80068f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068f8:	68fa      	ldr	r2, [r7, #12]
 80068fa:	429a      	cmp	r2, r3
 80068fc:	d016      	beq.n	800692c <CDC_ProcessReception+0x9e>
 80068fe:	697b      	ldr	r3, [r7, #20]
 8006900:	8b5b      	ldrh	r3, [r3, #26]
 8006902:	461a      	mov	r2, r3
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	4293      	cmp	r3, r2
 8006908:	d910      	bls.n	800692c <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 800690a:	697b      	ldr	r3, [r7, #20]
 800690c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	1ad2      	subs	r2, r2, r3
 8006912:	697b      	ldr	r3, [r7, #20]
 8006914:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8006916:	697b      	ldr	r3, [r7, #20]
 8006918:	6a1a      	ldr	r2, [r3, #32]
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	441a      	add	r2, r3
 800691e:	697b      	ldr	r3, [r7, #20]
 8006920:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8006922:	697b      	ldr	r3, [r7, #20]
 8006924:	2203      	movs	r2, #3
 8006926:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800692a:	e006      	b.n	800693a <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800692c:	697b      	ldr	r3, [r7, #20]
 800692e:	2200      	movs	r2, #0
 8006930:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8006934:	6878      	ldr	r0, [r7, #4]
 8006936:	f000 f80f 	bl	8006958 <USBH_CDC_ReceiveCallback>
      break;
 800693a:	bf00      	nop
  }
}
 800693c:	bf00      	nop
 800693e:	3718      	adds	r7, #24
 8006940:	46bd      	mov	sp, r7
 8006942:	bd80      	pop	{r7, pc}

08006944 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8006944:	b480      	push	{r7}
 8006946:	b083      	sub	sp, #12
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800694c:	bf00      	nop
 800694e:	370c      	adds	r7, #12
 8006950:	46bd      	mov	sp, r7
 8006952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006956:	4770      	bx	lr

08006958 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8006958:	b480      	push	{r7}
 800695a:	b083      	sub	sp, #12
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006960:	bf00      	nop
 8006962:	370c      	adds	r7, #12
 8006964:	46bd      	mov	sp, r7
 8006966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696a:	4770      	bx	lr

0800696c <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800696c:	b480      	push	{r7}
 800696e:	b083      	sub	sp, #12
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006974:	bf00      	nop
 8006976:	370c      	adds	r7, #12
 8006978:	46bd      	mov	sp, r7
 800697a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697e:	4770      	bx	lr

08006980 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b084      	sub	sp, #16
 8006984:	af00      	add	r7, sp, #0
 8006986:	60f8      	str	r0, [r7, #12]
 8006988:	60b9      	str	r1, [r7, #8]
 800698a:	4613      	mov	r3, r2
 800698c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d101      	bne.n	8006998 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8006994:	2302      	movs	r3, #2
 8006996:	e029      	b.n	80069ec <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	79fa      	ldrb	r2, [r7, #7]
 800699c:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	2200      	movs	r2, #0
 80069a4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	2200      	movs	r2, #0
 80069ac:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 80069b0:	68f8      	ldr	r0, [r7, #12]
 80069b2:	f000 f81f 	bl	80069f4 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	2200      	movs	r2, #0
 80069ba:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	2200      	movs	r2, #0
 80069c2:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	2200      	movs	r2, #0
 80069ca:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	2200      	movs	r2, #0
 80069d2:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80069d6:	68bb      	ldr	r3, [r7, #8]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d003      	beq.n	80069e4 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	68ba      	ldr	r2, [r7, #8]
 80069e0:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 80069e4:	68f8      	ldr	r0, [r7, #12]
 80069e6:	f001 fd31 	bl	800844c <USBH_LL_Init>

  return USBH_OK;
 80069ea:	2300      	movs	r3, #0
}
 80069ec:	4618      	mov	r0, r3
 80069ee:	3710      	adds	r7, #16
 80069f0:	46bd      	mov	sp, r7
 80069f2:	bd80      	pop	{r7, pc}

080069f4 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80069f4:	b480      	push	{r7}
 80069f6:	b085      	sub	sp, #20
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 80069fc:	2300      	movs	r3, #0
 80069fe:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8006a00:	2300      	movs	r3, #0
 8006a02:	60fb      	str	r3, [r7, #12]
 8006a04:	e009      	b.n	8006a1a <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8006a06:	687a      	ldr	r2, [r7, #4]
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	33e0      	adds	r3, #224	; 0xe0
 8006a0c:	009b      	lsls	r3, r3, #2
 8006a0e:	4413      	add	r3, r2
 8006a10:	2200      	movs	r2, #0
 8006a12:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	3301      	adds	r3, #1
 8006a18:	60fb      	str	r3, [r7, #12]
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	2b0f      	cmp	r3, #15
 8006a1e:	d9f2      	bls.n	8006a06 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8006a20:	2300      	movs	r3, #0
 8006a22:	60fb      	str	r3, [r7, #12]
 8006a24:	e009      	b.n	8006a3a <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8006a26:	687a      	ldr	r2, [r7, #4]
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	4413      	add	r3, r2
 8006a2c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006a30:	2200      	movs	r2, #0
 8006a32:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	3301      	adds	r3, #1
 8006a38:	60fb      	str	r3, [r7, #12]
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a40:	d3f1      	bcc.n	8006a26 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	2200      	movs	r2, #0
 8006a46:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2201      	movs	r2, #1
 8006a52:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2200      	movs	r2, #0
 8006a58:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2201      	movs	r2, #1
 8006a60:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2240      	movs	r2, #64	; 0x40
 8006a66:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2200      	movs	r2, #0
 8006a72:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2201      	movs	r2, #1
 8006a7a:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	2200      	movs	r2, #0
 8006a82:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2200      	movs	r2, #0
 8006a8a:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8006a8e:	2300      	movs	r3, #0
}
 8006a90:	4618      	mov	r0, r3
 8006a92:	3714      	adds	r7, #20
 8006a94:	46bd      	mov	sp, r7
 8006a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9a:	4770      	bx	lr

08006a9c <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	b085      	sub	sp, #20
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
 8006aa4:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d016      	beq.n	8006ade <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d10e      	bne.n	8006ad8 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006ac0:	1c59      	adds	r1, r3, #1
 8006ac2:	687a      	ldr	r2, [r7, #4]
 8006ac4:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8006ac8:	687a      	ldr	r2, [r7, #4]
 8006aca:	33de      	adds	r3, #222	; 0xde
 8006acc:	6839      	ldr	r1, [r7, #0]
 8006ace:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	73fb      	strb	r3, [r7, #15]
 8006ad6:	e004      	b.n	8006ae2 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8006ad8:	2302      	movs	r3, #2
 8006ada:	73fb      	strb	r3, [r7, #15]
 8006adc:	e001      	b.n	8006ae2 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8006ade:	2302      	movs	r3, #2
 8006ae0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006ae2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	3714      	adds	r7, #20
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aee:	4770      	bx	lr

08006af0 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8006af0:	b480      	push	{r7}
 8006af2:	b085      	sub	sp, #20
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
 8006af8:	460b      	mov	r3, r1
 8006afa:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8006afc:	2300      	movs	r3, #0
 8006afe:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8006b06:	78fa      	ldrb	r2, [r7, #3]
 8006b08:	429a      	cmp	r2, r3
 8006b0a:	d204      	bcs.n	8006b16 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	78fa      	ldrb	r2, [r7, #3]
 8006b10:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8006b14:	e001      	b.n	8006b1a <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8006b16:	2302      	movs	r3, #2
 8006b18:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006b1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	3714      	adds	r7, #20
 8006b20:	46bd      	mov	sp, r7
 8006b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b26:	4770      	bx	lr

08006b28 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b087      	sub	sp, #28
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
 8006b30:	4608      	mov	r0, r1
 8006b32:	4611      	mov	r1, r2
 8006b34:	461a      	mov	r2, r3
 8006b36:	4603      	mov	r3, r0
 8006b38:	70fb      	strb	r3, [r7, #3]
 8006b3a:	460b      	mov	r3, r1
 8006b3c:	70bb      	strb	r3, [r7, #2]
 8006b3e:	4613      	mov	r3, r2
 8006b40:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8006b42:	2300      	movs	r3, #0
 8006b44:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8006b46:	2300      	movs	r3, #0
 8006b48:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8006b50:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006b52:	e025      	b.n	8006ba0 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8006b54:	7dfb      	ldrb	r3, [r7, #23]
 8006b56:	221a      	movs	r2, #26
 8006b58:	fb02 f303 	mul.w	r3, r2, r3
 8006b5c:	3308      	adds	r3, #8
 8006b5e:	68fa      	ldr	r2, [r7, #12]
 8006b60:	4413      	add	r3, r2
 8006b62:	3302      	adds	r3, #2
 8006b64:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8006b66:	693b      	ldr	r3, [r7, #16]
 8006b68:	795b      	ldrb	r3, [r3, #5]
 8006b6a:	78fa      	ldrb	r2, [r7, #3]
 8006b6c:	429a      	cmp	r2, r3
 8006b6e:	d002      	beq.n	8006b76 <USBH_FindInterface+0x4e>
 8006b70:	78fb      	ldrb	r3, [r7, #3]
 8006b72:	2bff      	cmp	r3, #255	; 0xff
 8006b74:	d111      	bne.n	8006b9a <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006b76:	693b      	ldr	r3, [r7, #16]
 8006b78:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8006b7a:	78ba      	ldrb	r2, [r7, #2]
 8006b7c:	429a      	cmp	r2, r3
 8006b7e:	d002      	beq.n	8006b86 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006b80:	78bb      	ldrb	r3, [r7, #2]
 8006b82:	2bff      	cmp	r3, #255	; 0xff
 8006b84:	d109      	bne.n	8006b9a <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006b86:	693b      	ldr	r3, [r7, #16]
 8006b88:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006b8a:	787a      	ldrb	r2, [r7, #1]
 8006b8c:	429a      	cmp	r2, r3
 8006b8e:	d002      	beq.n	8006b96 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006b90:	787b      	ldrb	r3, [r7, #1]
 8006b92:	2bff      	cmp	r3, #255	; 0xff
 8006b94:	d101      	bne.n	8006b9a <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8006b96:	7dfb      	ldrb	r3, [r7, #23]
 8006b98:	e006      	b.n	8006ba8 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8006b9a:	7dfb      	ldrb	r3, [r7, #23]
 8006b9c:	3301      	adds	r3, #1
 8006b9e:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006ba0:	7dfb      	ldrb	r3, [r7, #23]
 8006ba2:	2b01      	cmp	r3, #1
 8006ba4:	d9d6      	bls.n	8006b54 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8006ba6:	23ff      	movs	r3, #255	; 0xff
}
 8006ba8:	4618      	mov	r0, r3
 8006baa:	371c      	adds	r7, #28
 8006bac:	46bd      	mov	sp, r7
 8006bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb2:	4770      	bx	lr

08006bb4 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8006bb4:	b580      	push	{r7, lr}
 8006bb6:	b082      	sub	sp, #8
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8006bbc:	6878      	ldr	r0, [r7, #4]
 8006bbe:	f001 fc81 	bl	80084c4 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8006bc2:	2101      	movs	r1, #1
 8006bc4:	6878      	ldr	r0, [r7, #4]
 8006bc6:	f001 fd9a 	bl	80086fe <USBH_LL_DriverVBUS>

  return USBH_OK;
 8006bca:	2300      	movs	r3, #0
}
 8006bcc:	4618      	mov	r0, r3
 8006bce:	3708      	adds	r7, #8
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	bd80      	pop	{r7, pc}

08006bd4 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b088      	sub	sp, #32
 8006bd8:	af04      	add	r7, sp, #16
 8006bda:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8006bdc:	2302      	movs	r3, #2
 8006bde:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8006be0:	2300      	movs	r3, #0
 8006be2:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8006bea:	b2db      	uxtb	r3, r3
 8006bec:	2b01      	cmp	r3, #1
 8006bee:	d102      	bne.n	8006bf6 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2203      	movs	r2, #3
 8006bf4:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	781b      	ldrb	r3, [r3, #0]
 8006bfa:	b2db      	uxtb	r3, r3
 8006bfc:	2b0b      	cmp	r3, #11
 8006bfe:	f200 81be 	bhi.w	8006f7e <USBH_Process+0x3aa>
 8006c02:	a201      	add	r2, pc, #4	; (adr r2, 8006c08 <USBH_Process+0x34>)
 8006c04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c08:	08006c39 	.word	0x08006c39
 8006c0c:	08006c6b 	.word	0x08006c6b
 8006c10:	08006cd3 	.word	0x08006cd3
 8006c14:	08006f19 	.word	0x08006f19
 8006c18:	08006f7f 	.word	0x08006f7f
 8006c1c:	08006d77 	.word	0x08006d77
 8006c20:	08006ebf 	.word	0x08006ebf
 8006c24:	08006dad 	.word	0x08006dad
 8006c28:	08006dcd 	.word	0x08006dcd
 8006c2c:	08006ded 	.word	0x08006ded
 8006c30:	08006e31 	.word	0x08006e31
 8006c34:	08006f01 	.word	0x08006f01
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8006c3e:	b2db      	uxtb	r3, r3
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	f000 819e 	beq.w	8006f82 <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2201      	movs	r2, #1
 8006c4a:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8006c4c:	20c8      	movs	r0, #200	; 0xc8
 8006c4e:	f001 fd9d 	bl	800878c <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8006c52:	6878      	ldr	r0, [r7, #4]
 8006c54:	f001 fc93 	bl	800857e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2200      	movs	r2, #0
 8006c64:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8006c68:	e18b      	b.n	8006f82 <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8006c70:	2b01      	cmp	r3, #1
 8006c72:	d107      	bne.n	8006c84 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2200      	movs	r2, #0
 8006c78:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2202      	movs	r2, #2
 8006c80:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006c82:	e18d      	b.n	8006fa0 <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006c8a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006c8e:	d914      	bls.n	8006cba <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006c96:	3301      	adds	r3, #1
 8006c98:	b2da      	uxtb	r2, r3
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006ca6:	2b03      	cmp	r3, #3
 8006ca8:	d903      	bls.n	8006cb2 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	220d      	movs	r2, #13
 8006cae:	701a      	strb	r2, [r3, #0]
      break;
 8006cb0:	e176      	b.n	8006fa0 <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	701a      	strb	r2, [r3, #0]
      break;
 8006cb8:	e172      	b.n	8006fa0 <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006cc0:	f103 020a 	add.w	r2, r3, #10
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 8006cca:	200a      	movs	r0, #10
 8006ccc:	f001 fd5e 	bl	800878c <USBH_Delay>
      break;
 8006cd0:	e166      	b.n	8006fa0 <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d005      	beq.n	8006ce8 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006ce2:	2104      	movs	r1, #4
 8006ce4:	6878      	ldr	r0, [r7, #4]
 8006ce6:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8006ce8:	2064      	movs	r0, #100	; 0x64
 8006cea:	f001 fd4f 	bl	800878c <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8006cee:	6878      	ldr	r0, [r7, #4]
 8006cf0:	f001 fc1e 	bl	8008530 <USBH_LL_GetSpeed>
 8006cf4:	4603      	mov	r3, r0
 8006cf6:	461a      	mov	r2, r3
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2205      	movs	r2, #5
 8006d02:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8006d04:	2100      	movs	r1, #0
 8006d06:	6878      	ldr	r0, [r7, #4]
 8006d08:	f001 fa29 	bl	800815e <USBH_AllocPipe>
 8006d0c:	4603      	mov	r3, r0
 8006d0e:	461a      	mov	r2, r3
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8006d14:	2180      	movs	r1, #128	; 0x80
 8006d16:	6878      	ldr	r0, [r7, #4]
 8006d18:	f001 fa21 	bl	800815e <USBH_AllocPipe>
 8006d1c:	4603      	mov	r3, r0
 8006d1e:	461a      	mov	r2, r3
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	7919      	ldrb	r1, [r3, #4]
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006d34:	687a      	ldr	r2, [r7, #4]
 8006d36:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006d38:	b292      	uxth	r2, r2
 8006d3a:	9202      	str	r2, [sp, #8]
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	9201      	str	r2, [sp, #4]
 8006d40:	9300      	str	r3, [sp, #0]
 8006d42:	4603      	mov	r3, r0
 8006d44:	2280      	movs	r2, #128	; 0x80
 8006d46:	6878      	ldr	r0, [r7, #4]
 8006d48:	f001 f9da 	bl	8008100 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	7959      	ldrb	r1, [r3, #5]
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006d5c:	687a      	ldr	r2, [r7, #4]
 8006d5e:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006d60:	b292      	uxth	r2, r2
 8006d62:	9202      	str	r2, [sp, #8]
 8006d64:	2200      	movs	r2, #0
 8006d66:	9201      	str	r2, [sp, #4]
 8006d68:	9300      	str	r3, [sp, #0]
 8006d6a:	4603      	mov	r3, r0
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	6878      	ldr	r0, [r7, #4]
 8006d70:	f001 f9c6 	bl	8008100 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006d74:	e114      	b.n	8006fa0 <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8006d76:	6878      	ldr	r0, [r7, #4]
 8006d78:	f000 f918 	bl	8006fac <USBH_HandleEnum>
 8006d7c:	4603      	mov	r3, r0
 8006d7e:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8006d80:	7bbb      	ldrb	r3, [r7, #14]
 8006d82:	b2db      	uxtb	r3, r3
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	f040 80fe 	bne.w	8006f86 <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8006d98:	2b01      	cmp	r3, #1
 8006d9a:	d103      	bne.n	8006da4 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2208      	movs	r2, #8
 8006da0:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8006da2:	e0f0      	b.n	8006f86 <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2207      	movs	r2, #7
 8006da8:	701a      	strb	r2, [r3, #0]
      break;
 8006daa:	e0ec      	b.n	8006f86 <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	f000 80e9 	beq.w	8006f8a <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006dbe:	2101      	movs	r1, #1
 8006dc0:	6878      	ldr	r0, [r7, #4]
 8006dc2:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2208      	movs	r2, #8
 8006dc8:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8006dca:	e0de      	b.n	8006f8a <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8006dd2:	b29b      	uxth	r3, r3
 8006dd4:	4619      	mov	r1, r3
 8006dd6:	6878      	ldr	r0, [r7, #4]
 8006dd8:	f000 fc2c 	bl	8007634 <USBH_SetCfg>
 8006ddc:	4603      	mov	r3, r0
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	f040 80d5 	bne.w	8006f8e <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2209      	movs	r2, #9
 8006de8:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006dea:	e0d0      	b.n	8006f8e <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 8006df2:	f003 0320 	and.w	r3, r3, #32
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d016      	beq.n	8006e28 <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8006dfa:	2101      	movs	r1, #1
 8006dfc:	6878      	ldr	r0, [r7, #4]
 8006dfe:	f000 fc3c 	bl	800767a <USBH_SetFeature>
 8006e02:	4603      	mov	r3, r0
 8006e04:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8006e06:	7bbb      	ldrb	r3, [r7, #14]
 8006e08:	b2db      	uxtb	r3, r3
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d103      	bne.n	8006e16 <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	220a      	movs	r2, #10
 8006e12:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006e14:	e0bd      	b.n	8006f92 <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 8006e16:	7bbb      	ldrb	r3, [r7, #14]
 8006e18:	b2db      	uxtb	r3, r3
 8006e1a:	2b03      	cmp	r3, #3
 8006e1c:	f040 80b9 	bne.w	8006f92 <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	220a      	movs	r2, #10
 8006e24:	701a      	strb	r2, [r3, #0]
      break;
 8006e26:	e0b4      	b.n	8006f92 <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	220a      	movs	r2, #10
 8006e2c:	701a      	strb	r2, [r3, #0]
      break;
 8006e2e:	e0b0      	b.n	8006f92 <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	f000 80ad 	beq.w	8006f96 <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2200      	movs	r2, #0
 8006e40:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8006e44:	2300      	movs	r3, #0
 8006e46:	73fb      	strb	r3, [r7, #15]
 8006e48:	e016      	b.n	8006e78 <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8006e4a:	7bfa      	ldrb	r2, [r7, #15]
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	32de      	adds	r2, #222	; 0xde
 8006e50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e54:	791a      	ldrb	r2, [r3, #4]
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8006e5c:	429a      	cmp	r2, r3
 8006e5e:	d108      	bne.n	8006e72 <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 8006e60:	7bfa      	ldrb	r2, [r7, #15]
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	32de      	adds	r2, #222	; 0xde
 8006e66:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8006e70:	e005      	b.n	8006e7e <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8006e72:	7bfb      	ldrb	r3, [r7, #15]
 8006e74:	3301      	adds	r3, #1
 8006e76:	73fb      	strb	r3, [r7, #15]
 8006e78:	7bfb      	ldrb	r3, [r7, #15]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d0e5      	beq.n	8006e4a <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d016      	beq.n	8006eb6 <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006e8e:	689b      	ldr	r3, [r3, #8]
 8006e90:	6878      	ldr	r0, [r7, #4]
 8006e92:	4798      	blx	r3
 8006e94:	4603      	mov	r3, r0
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d109      	bne.n	8006eae <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	2206      	movs	r2, #6
 8006e9e:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006ea6:	2103      	movs	r1, #3
 8006ea8:	6878      	ldr	r0, [r7, #4]
 8006eaa:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006eac:	e073      	b.n	8006f96 <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	220d      	movs	r2, #13
 8006eb2:	701a      	strb	r2, [r3, #0]
      break;
 8006eb4:	e06f      	b.n	8006f96 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	220d      	movs	r2, #13
 8006eba:	701a      	strb	r2, [r3, #0]
      break;
 8006ebc:	e06b      	b.n	8006f96 <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d017      	beq.n	8006ef8 <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006ece:	691b      	ldr	r3, [r3, #16]
 8006ed0:	6878      	ldr	r0, [r7, #4]
 8006ed2:	4798      	blx	r3
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8006ed8:	7bbb      	ldrb	r3, [r7, #14]
 8006eda:	b2db      	uxtb	r3, r3
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d103      	bne.n	8006ee8 <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	220b      	movs	r2, #11
 8006ee4:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006ee6:	e058      	b.n	8006f9a <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 8006ee8:	7bbb      	ldrb	r3, [r7, #14]
 8006eea:	b2db      	uxtb	r3, r3
 8006eec:	2b02      	cmp	r3, #2
 8006eee:	d154      	bne.n	8006f9a <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	220d      	movs	r2, #13
 8006ef4:	701a      	strb	r2, [r3, #0]
      break;
 8006ef6:	e050      	b.n	8006f9a <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	220d      	movs	r2, #13
 8006efc:	701a      	strb	r2, [r3, #0]
      break;
 8006efe:	e04c      	b.n	8006f9a <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d049      	beq.n	8006f9e <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006f10:	695b      	ldr	r3, [r3, #20]
 8006f12:	6878      	ldr	r0, [r7, #4]
 8006f14:	4798      	blx	r3
      }
      break;
 8006f16:	e042      	b.n	8006f9e <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 8006f20:	6878      	ldr	r0, [r7, #4]
 8006f22:	f7ff fd67 	bl	80069f4 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d009      	beq.n	8006f44 <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006f36:	68db      	ldr	r3, [r3, #12]
 8006f38:	6878      	ldr	r0, [r7, #4]
 8006f3a:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2200      	movs	r2, #0
 8006f40:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d005      	beq.n	8006f5a <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006f54:	2105      	movs	r1, #5
 8006f56:	6878      	ldr	r0, [r7, #4]
 8006f58:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8006f60:	b2db      	uxtb	r3, r3
 8006f62:	2b01      	cmp	r3, #1
 8006f64:	d107      	bne.n	8006f76 <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	2200      	movs	r2, #0
 8006f6a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8006f6e:	6878      	ldr	r0, [r7, #4]
 8006f70:	f7ff fe20 	bl	8006bb4 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006f74:	e014      	b.n	8006fa0 <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 8006f76:	6878      	ldr	r0, [r7, #4]
 8006f78:	f001 faa4 	bl	80084c4 <USBH_LL_Start>
      break;
 8006f7c:	e010      	b.n	8006fa0 <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 8006f7e:	bf00      	nop
 8006f80:	e00e      	b.n	8006fa0 <USBH_Process+0x3cc>
      break;
 8006f82:	bf00      	nop
 8006f84:	e00c      	b.n	8006fa0 <USBH_Process+0x3cc>
      break;
 8006f86:	bf00      	nop
 8006f88:	e00a      	b.n	8006fa0 <USBH_Process+0x3cc>
    break;
 8006f8a:	bf00      	nop
 8006f8c:	e008      	b.n	8006fa0 <USBH_Process+0x3cc>
      break;
 8006f8e:	bf00      	nop
 8006f90:	e006      	b.n	8006fa0 <USBH_Process+0x3cc>
      break;
 8006f92:	bf00      	nop
 8006f94:	e004      	b.n	8006fa0 <USBH_Process+0x3cc>
      break;
 8006f96:	bf00      	nop
 8006f98:	e002      	b.n	8006fa0 <USBH_Process+0x3cc>
      break;
 8006f9a:	bf00      	nop
 8006f9c:	e000      	b.n	8006fa0 <USBH_Process+0x3cc>
      break;
 8006f9e:	bf00      	nop
  }
  return USBH_OK;
 8006fa0:	2300      	movs	r3, #0
}
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	3710      	adds	r7, #16
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	bd80      	pop	{r7, pc}
 8006faa:	bf00      	nop

08006fac <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b088      	sub	sp, #32
 8006fb0:	af04      	add	r7, sp, #16
 8006fb2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8006fb8:	2301      	movs	r3, #1
 8006fba:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	785b      	ldrb	r3, [r3, #1]
 8006fc0:	2b07      	cmp	r3, #7
 8006fc2:	f200 81c1 	bhi.w	8007348 <USBH_HandleEnum+0x39c>
 8006fc6:	a201      	add	r2, pc, #4	; (adr r2, 8006fcc <USBH_HandleEnum+0x20>)
 8006fc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fcc:	08006fed 	.word	0x08006fed
 8006fd0:	080070ab 	.word	0x080070ab
 8006fd4:	08007115 	.word	0x08007115
 8006fd8:	080071a3 	.word	0x080071a3
 8006fdc:	0800720d 	.word	0x0800720d
 8006fe0:	0800727d 	.word	0x0800727d
 8006fe4:	080072c3 	.word	0x080072c3
 8006fe8:	08007309 	.word	0x08007309
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8006fec:	2108      	movs	r1, #8
 8006fee:	6878      	ldr	r0, [r7, #4]
 8006ff0:	f000 fa50 	bl	8007494 <USBH_Get_DevDesc>
 8006ff4:	4603      	mov	r3, r0
 8006ff6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006ff8:	7bbb      	ldrb	r3, [r7, #14]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d130      	bne.n	8007060 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2201      	movs	r2, #1
 800700c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	7919      	ldrb	r1, [r3, #4]
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800701e:	687a      	ldr	r2, [r7, #4]
 8007020:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8007022:	b292      	uxth	r2, r2
 8007024:	9202      	str	r2, [sp, #8]
 8007026:	2200      	movs	r2, #0
 8007028:	9201      	str	r2, [sp, #4]
 800702a:	9300      	str	r3, [sp, #0]
 800702c:	4603      	mov	r3, r0
 800702e:	2280      	movs	r2, #128	; 0x80
 8007030:	6878      	ldr	r0, [r7, #4]
 8007032:	f001 f865 	bl	8008100 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	7959      	ldrb	r1, [r3, #5]
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007046:	687a      	ldr	r2, [r7, #4]
 8007048:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800704a:	b292      	uxth	r2, r2
 800704c:	9202      	str	r2, [sp, #8]
 800704e:	2200      	movs	r2, #0
 8007050:	9201      	str	r2, [sp, #4]
 8007052:	9300      	str	r3, [sp, #0]
 8007054:	4603      	mov	r3, r0
 8007056:	2200      	movs	r2, #0
 8007058:	6878      	ldr	r0, [r7, #4]
 800705a:	f001 f851 	bl	8008100 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800705e:	e175      	b.n	800734c <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007060:	7bbb      	ldrb	r3, [r7, #14]
 8007062:	2b03      	cmp	r3, #3
 8007064:	f040 8172 	bne.w	800734c <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800706e:	3301      	adds	r3, #1
 8007070:	b2da      	uxtb	r2, r3
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800707e:	2b03      	cmp	r3, #3
 8007080:	d903      	bls.n	800708a <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	220d      	movs	r2, #13
 8007086:	701a      	strb	r2, [r3, #0]
      break;
 8007088:	e160      	b.n	800734c <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	795b      	ldrb	r3, [r3, #5]
 800708e:	4619      	mov	r1, r3
 8007090:	6878      	ldr	r0, [r7, #4]
 8007092:	f001 f885 	bl	80081a0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	791b      	ldrb	r3, [r3, #4]
 800709a:	4619      	mov	r1, r3
 800709c:	6878      	ldr	r0, [r7, #4]
 800709e:	f001 f87f 	bl	80081a0 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	2200      	movs	r2, #0
 80070a6:	701a      	strb	r2, [r3, #0]
      break;
 80070a8:	e150      	b.n	800734c <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 80070aa:	2112      	movs	r1, #18
 80070ac:	6878      	ldr	r0, [r7, #4]
 80070ae:	f000 f9f1 	bl	8007494 <USBH_Get_DevDesc>
 80070b2:	4603      	mov	r3, r0
 80070b4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80070b6:	7bbb      	ldrb	r3, [r7, #14]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d103      	bne.n	80070c4 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2202      	movs	r2, #2
 80070c0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80070c2:	e145      	b.n	8007350 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80070c4:	7bbb      	ldrb	r3, [r7, #14]
 80070c6:	2b03      	cmp	r3, #3
 80070c8:	f040 8142 	bne.w	8007350 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80070d2:	3301      	adds	r3, #1
 80070d4:	b2da      	uxtb	r2, r3
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80070e2:	2b03      	cmp	r3, #3
 80070e4:	d903      	bls.n	80070ee <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	220d      	movs	r2, #13
 80070ea:	701a      	strb	r2, [r3, #0]
      break;
 80070ec:	e130      	b.n	8007350 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	795b      	ldrb	r3, [r3, #5]
 80070f2:	4619      	mov	r1, r3
 80070f4:	6878      	ldr	r0, [r7, #4]
 80070f6:	f001 f853 	bl	80081a0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	791b      	ldrb	r3, [r3, #4]
 80070fe:	4619      	mov	r1, r3
 8007100:	6878      	ldr	r0, [r7, #4]
 8007102:	f001 f84d 	bl	80081a0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	2200      	movs	r2, #0
 800710a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2200      	movs	r2, #0
 8007110:	701a      	strb	r2, [r3, #0]
      break;
 8007112:	e11d      	b.n	8007350 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8007114:	2101      	movs	r1, #1
 8007116:	6878      	ldr	r0, [r7, #4]
 8007118:	f000 fa68 	bl	80075ec <USBH_SetAddress>
 800711c:	4603      	mov	r3, r0
 800711e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007120:	7bbb      	ldrb	r3, [r7, #14]
 8007122:	2b00      	cmp	r3, #0
 8007124:	d132      	bne.n	800718c <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 8007126:	2002      	movs	r0, #2
 8007128:	f001 fb30 	bl	800878c <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2201      	movs	r2, #1
 8007130:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2203      	movs	r2, #3
 8007138:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	7919      	ldrb	r1, [r3, #4]
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800714a:	687a      	ldr	r2, [r7, #4]
 800714c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800714e:	b292      	uxth	r2, r2
 8007150:	9202      	str	r2, [sp, #8]
 8007152:	2200      	movs	r2, #0
 8007154:	9201      	str	r2, [sp, #4]
 8007156:	9300      	str	r3, [sp, #0]
 8007158:	4603      	mov	r3, r0
 800715a:	2280      	movs	r2, #128	; 0x80
 800715c:	6878      	ldr	r0, [r7, #4]
 800715e:	f000 ffcf 	bl	8008100 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	7959      	ldrb	r1, [r3, #5]
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007172:	687a      	ldr	r2, [r7, #4]
 8007174:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007176:	b292      	uxth	r2, r2
 8007178:	9202      	str	r2, [sp, #8]
 800717a:	2200      	movs	r2, #0
 800717c:	9201      	str	r2, [sp, #4]
 800717e:	9300      	str	r3, [sp, #0]
 8007180:	4603      	mov	r3, r0
 8007182:	2200      	movs	r2, #0
 8007184:	6878      	ldr	r0, [r7, #4]
 8007186:	f000 ffbb 	bl	8008100 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800718a:	e0e3      	b.n	8007354 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800718c:	7bbb      	ldrb	r3, [r7, #14]
 800718e:	2b03      	cmp	r3, #3
 8007190:	f040 80e0 	bne.w	8007354 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	220d      	movs	r2, #13
 8007198:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	2200      	movs	r2, #0
 800719e:	705a      	strb	r2, [r3, #1]
      break;
 80071a0:	e0d8      	b.n	8007354 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 80071a2:	2109      	movs	r1, #9
 80071a4:	6878      	ldr	r0, [r7, #4]
 80071a6:	f000 f99d 	bl	80074e4 <USBH_Get_CfgDesc>
 80071aa:	4603      	mov	r3, r0
 80071ac:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80071ae:	7bbb      	ldrb	r3, [r7, #14]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d103      	bne.n	80071bc <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2204      	movs	r2, #4
 80071b8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80071ba:	e0cd      	b.n	8007358 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80071bc:	7bbb      	ldrb	r3, [r7, #14]
 80071be:	2b03      	cmp	r3, #3
 80071c0:	f040 80ca 	bne.w	8007358 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80071ca:	3301      	adds	r3, #1
 80071cc:	b2da      	uxtb	r2, r3
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80071da:	2b03      	cmp	r3, #3
 80071dc:	d903      	bls.n	80071e6 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	220d      	movs	r2, #13
 80071e2:	701a      	strb	r2, [r3, #0]
      break;
 80071e4:	e0b8      	b.n	8007358 <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	795b      	ldrb	r3, [r3, #5]
 80071ea:	4619      	mov	r1, r3
 80071ec:	6878      	ldr	r0, [r7, #4]
 80071ee:	f000 ffd7 	bl	80081a0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	791b      	ldrb	r3, [r3, #4]
 80071f6:	4619      	mov	r1, r3
 80071f8:	6878      	ldr	r0, [r7, #4]
 80071fa:	f000 ffd1 	bl	80081a0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2200      	movs	r2, #0
 8007202:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2200      	movs	r2, #0
 8007208:	701a      	strb	r2, [r3, #0]
      break;
 800720a:	e0a5      	b.n	8007358 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 8007212:	4619      	mov	r1, r3
 8007214:	6878      	ldr	r0, [r7, #4]
 8007216:	f000 f965 	bl	80074e4 <USBH_Get_CfgDesc>
 800721a:	4603      	mov	r3, r0
 800721c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800721e:	7bbb      	ldrb	r3, [r7, #14]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d103      	bne.n	800722c <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2205      	movs	r2, #5
 8007228:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800722a:	e097      	b.n	800735c <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800722c:	7bbb      	ldrb	r3, [r7, #14]
 800722e:	2b03      	cmp	r3, #3
 8007230:	f040 8094 	bne.w	800735c <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800723a:	3301      	adds	r3, #1
 800723c:	b2da      	uxtb	r2, r3
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800724a:	2b03      	cmp	r3, #3
 800724c:	d903      	bls.n	8007256 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	220d      	movs	r2, #13
 8007252:	701a      	strb	r2, [r3, #0]
      break;
 8007254:	e082      	b.n	800735c <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	795b      	ldrb	r3, [r3, #5]
 800725a:	4619      	mov	r1, r3
 800725c:	6878      	ldr	r0, [r7, #4]
 800725e:	f000 ff9f 	bl	80081a0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	791b      	ldrb	r3, [r3, #4]
 8007266:	4619      	mov	r1, r3
 8007268:	6878      	ldr	r0, [r7, #4]
 800726a:	f000 ff99 	bl	80081a0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	2200      	movs	r2, #0
 8007272:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2200      	movs	r2, #0
 8007278:	701a      	strb	r2, [r3, #0]
      break;
 800727a:	e06f      	b.n	800735c <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8007282:	2b00      	cmp	r3, #0
 8007284:	d019      	beq.n	80072ba <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8007292:	23ff      	movs	r3, #255	; 0xff
 8007294:	6878      	ldr	r0, [r7, #4]
 8007296:	f000 f949 	bl	800752c <USBH_Get_StringDesc>
 800729a:	4603      	mov	r3, r0
 800729c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800729e:	7bbb      	ldrb	r3, [r7, #14]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d103      	bne.n	80072ac <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2206      	movs	r2, #6
 80072a8:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80072aa:	e059      	b.n	8007360 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80072ac:	7bbb      	ldrb	r3, [r7, #14]
 80072ae:	2b03      	cmp	r3, #3
 80072b0:	d156      	bne.n	8007360 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2206      	movs	r2, #6
 80072b6:	705a      	strb	r2, [r3, #1]
      break;
 80072b8:	e052      	b.n	8007360 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	2206      	movs	r2, #6
 80072be:	705a      	strb	r2, [r3, #1]
      break;
 80072c0:	e04e      	b.n	8007360 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d019      	beq.n	8007300 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80072d8:	23ff      	movs	r3, #255	; 0xff
 80072da:	6878      	ldr	r0, [r7, #4]
 80072dc:	f000 f926 	bl	800752c <USBH_Get_StringDesc>
 80072e0:	4603      	mov	r3, r0
 80072e2:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80072e4:	7bbb      	ldrb	r3, [r7, #14]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d103      	bne.n	80072f2 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2207      	movs	r2, #7
 80072ee:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80072f0:	e038      	b.n	8007364 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80072f2:	7bbb      	ldrb	r3, [r7, #14]
 80072f4:	2b03      	cmp	r3, #3
 80072f6:	d135      	bne.n	8007364 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2207      	movs	r2, #7
 80072fc:	705a      	strb	r2, [r3, #1]
      break;
 80072fe:	e031      	b.n	8007364 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2207      	movs	r2, #7
 8007304:	705a      	strb	r2, [r3, #1]
      break;
 8007306:	e02d      	b.n	8007364 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800730e:	2b00      	cmp	r3, #0
 8007310:	d017      	beq.n	8007342 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800731e:	23ff      	movs	r3, #255	; 0xff
 8007320:	6878      	ldr	r0, [r7, #4]
 8007322:	f000 f903 	bl	800752c <USBH_Get_StringDesc>
 8007326:	4603      	mov	r3, r0
 8007328:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800732a:	7bbb      	ldrb	r3, [r7, #14]
 800732c:	2b00      	cmp	r3, #0
 800732e:	d102      	bne.n	8007336 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8007330:	2300      	movs	r3, #0
 8007332:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8007334:	e018      	b.n	8007368 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007336:	7bbb      	ldrb	r3, [r7, #14]
 8007338:	2b03      	cmp	r3, #3
 800733a:	d115      	bne.n	8007368 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 800733c:	2300      	movs	r3, #0
 800733e:	73fb      	strb	r3, [r7, #15]
      break;
 8007340:	e012      	b.n	8007368 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 8007342:	2300      	movs	r3, #0
 8007344:	73fb      	strb	r3, [r7, #15]
      break;
 8007346:	e00f      	b.n	8007368 <USBH_HandleEnum+0x3bc>

    default:
      break;
 8007348:	bf00      	nop
 800734a:	e00e      	b.n	800736a <USBH_HandleEnum+0x3be>
      break;
 800734c:	bf00      	nop
 800734e:	e00c      	b.n	800736a <USBH_HandleEnum+0x3be>
      break;
 8007350:	bf00      	nop
 8007352:	e00a      	b.n	800736a <USBH_HandleEnum+0x3be>
      break;
 8007354:	bf00      	nop
 8007356:	e008      	b.n	800736a <USBH_HandleEnum+0x3be>
      break;
 8007358:	bf00      	nop
 800735a:	e006      	b.n	800736a <USBH_HandleEnum+0x3be>
      break;
 800735c:	bf00      	nop
 800735e:	e004      	b.n	800736a <USBH_HandleEnum+0x3be>
      break;
 8007360:	bf00      	nop
 8007362:	e002      	b.n	800736a <USBH_HandleEnum+0x3be>
      break;
 8007364:	bf00      	nop
 8007366:	e000      	b.n	800736a <USBH_HandleEnum+0x3be>
      break;
 8007368:	bf00      	nop
  }
  return Status;
 800736a:	7bfb      	ldrb	r3, [r7, #15]
}
 800736c:	4618      	mov	r0, r3
 800736e:	3710      	adds	r7, #16
 8007370:	46bd      	mov	sp, r7
 8007372:	bd80      	pop	{r7, pc}

08007374 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8007374:	b480      	push	{r7}
 8007376:	b083      	sub	sp, #12
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
 800737c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	683a      	ldr	r2, [r7, #0]
 8007382:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8007386:	bf00      	nop
 8007388:	370c      	adds	r7, #12
 800738a:	46bd      	mov	sp, r7
 800738c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007390:	4770      	bx	lr

08007392 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8007392:	b580      	push	{r7, lr}
 8007394:	b082      	sub	sp, #8
 8007396:	af00      	add	r7, sp, #0
 8007398:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80073a0:	1c5a      	adds	r2, r3, #1
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 80073a8:	6878      	ldr	r0, [r7, #4]
 80073aa:	f000 f804 	bl	80073b6 <USBH_HandleSof>
}
 80073ae:	bf00      	nop
 80073b0:	3708      	adds	r7, #8
 80073b2:	46bd      	mov	sp, r7
 80073b4:	bd80      	pop	{r7, pc}

080073b6 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 80073b6:	b580      	push	{r7, lr}
 80073b8:	b082      	sub	sp, #8
 80073ba:	af00      	add	r7, sp, #0
 80073bc:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	781b      	ldrb	r3, [r3, #0]
 80073c2:	b2db      	uxtb	r3, r3
 80073c4:	2b0b      	cmp	r3, #11
 80073c6:	d10a      	bne.n	80073de <USBH_HandleSof+0x28>
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d005      	beq.n	80073de <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80073d8:	699b      	ldr	r3, [r3, #24]
 80073da:	6878      	ldr	r0, [r7, #4]
 80073dc:	4798      	blx	r3
  }
}
 80073de:	bf00      	nop
 80073e0:	3708      	adds	r7, #8
 80073e2:	46bd      	mov	sp, r7
 80073e4:	bd80      	pop	{r7, pc}

080073e6 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80073e6:	b480      	push	{r7}
 80073e8:	b083      	sub	sp, #12
 80073ea:	af00      	add	r7, sp, #0
 80073ec:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2201      	movs	r2, #1
 80073f2:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 80073f6:	bf00      	nop
}
 80073f8:	370c      	adds	r7, #12
 80073fa:	46bd      	mov	sp, r7
 80073fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007400:	4770      	bx	lr

08007402 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8007402:	b480      	push	{r7}
 8007404:	b083      	sub	sp, #12
 8007406:	af00      	add	r7, sp, #0
 8007408:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	2200      	movs	r2, #0
 800740e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 8007412:	bf00      	nop
}
 8007414:	370c      	adds	r7, #12
 8007416:	46bd      	mov	sp, r7
 8007418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741c:	4770      	bx	lr

0800741e <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800741e:	b480      	push	{r7}
 8007420:	b083      	sub	sp, #12
 8007422:	af00      	add	r7, sp, #0
 8007424:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	2201      	movs	r2, #1
 800742a:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2200      	movs	r2, #0
 8007432:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	2200      	movs	r2, #0
 800743a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800743e:	2300      	movs	r3, #0
}
 8007440:	4618      	mov	r0, r3
 8007442:	370c      	adds	r7, #12
 8007444:	46bd      	mov	sp, r7
 8007446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744a:	4770      	bx	lr

0800744c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800744c:	b580      	push	{r7, lr}
 800744e:	b082      	sub	sp, #8
 8007450:	af00      	add	r7, sp, #0
 8007452:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2201      	movs	r2, #1
 8007458:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2200      	movs	r2, #0
 8007460:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2200      	movs	r2, #0
 8007468:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800746c:	6878      	ldr	r0, [r7, #4]
 800746e:	f001 f844 	bl	80084fa <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	791b      	ldrb	r3, [r3, #4]
 8007476:	4619      	mov	r1, r3
 8007478:	6878      	ldr	r0, [r7, #4]
 800747a:	f000 fe91 	bl	80081a0 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	795b      	ldrb	r3, [r3, #5]
 8007482:	4619      	mov	r1, r3
 8007484:	6878      	ldr	r0, [r7, #4]
 8007486:	f000 fe8b 	bl	80081a0 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800748a:	2300      	movs	r3, #0
}
 800748c:	4618      	mov	r0, r3
 800748e:	3708      	adds	r7, #8
 8007490:	46bd      	mov	sp, r7
 8007492:	bd80      	pop	{r7, pc}

08007494 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8007494:	b580      	push	{r7, lr}
 8007496:	b086      	sub	sp, #24
 8007498:	af02      	add	r7, sp, #8
 800749a:	6078      	str	r0, [r7, #4]
 800749c:	460b      	mov	r3, r1
 800749e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 80074a6:	78fb      	ldrb	r3, [r7, #3]
 80074a8:	b29b      	uxth	r3, r3
 80074aa:	9300      	str	r3, [sp, #0]
 80074ac:	4613      	mov	r3, r2
 80074ae:	f44f 7280 	mov.w	r2, #256	; 0x100
 80074b2:	2100      	movs	r1, #0
 80074b4:	6878      	ldr	r0, [r7, #4]
 80074b6:	f000 f864 	bl	8007582 <USBH_GetDescriptor>
 80074ba:	4603      	mov	r3, r0
 80074bc:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 80074be:	7bfb      	ldrb	r3, [r7, #15]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d10a      	bne.n	80074da <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	f203 3026 	addw	r0, r3, #806	; 0x326
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80074d0:	78fa      	ldrb	r2, [r7, #3]
 80074d2:	b292      	uxth	r2, r2
 80074d4:	4619      	mov	r1, r3
 80074d6:	f000 f918 	bl	800770a <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 80074da:	7bfb      	ldrb	r3, [r7, #15]
}
 80074dc:	4618      	mov	r0, r3
 80074de:	3710      	adds	r7, #16
 80074e0:	46bd      	mov	sp, r7
 80074e2:	bd80      	pop	{r7, pc}

080074e4 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b086      	sub	sp, #24
 80074e8:	af02      	add	r7, sp, #8
 80074ea:	6078      	str	r0, [r7, #4]
 80074ec:	460b      	mov	r3, r1
 80074ee:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	331c      	adds	r3, #28
 80074f4:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80074f6:	887b      	ldrh	r3, [r7, #2]
 80074f8:	9300      	str	r3, [sp, #0]
 80074fa:	68bb      	ldr	r3, [r7, #8]
 80074fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007500:	2100      	movs	r1, #0
 8007502:	6878      	ldr	r0, [r7, #4]
 8007504:	f000 f83d 	bl	8007582 <USBH_GetDescriptor>
 8007508:	4603      	mov	r3, r0
 800750a:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800750c:	7bfb      	ldrb	r3, [r7, #15]
 800750e:	2b00      	cmp	r3, #0
 8007510:	d107      	bne.n	8007522 <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8007512:	887b      	ldrh	r3, [r7, #2]
 8007514:	461a      	mov	r2, r3
 8007516:	68b9      	ldr	r1, [r7, #8]
 8007518:	6878      	ldr	r0, [r7, #4]
 800751a:	f000 f987 	bl	800782c <USBH_ParseCfgDesc>
 800751e:	4603      	mov	r3, r0
 8007520:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007522:	7bfb      	ldrb	r3, [r7, #15]
}
 8007524:	4618      	mov	r0, r3
 8007526:	3710      	adds	r7, #16
 8007528:	46bd      	mov	sp, r7
 800752a:	bd80      	pop	{r7, pc}

0800752c <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b088      	sub	sp, #32
 8007530:	af02      	add	r7, sp, #8
 8007532:	60f8      	str	r0, [r7, #12]
 8007534:	607a      	str	r2, [r7, #4]
 8007536:	461a      	mov	r2, r3
 8007538:	460b      	mov	r3, r1
 800753a:	72fb      	strb	r3, [r7, #11]
 800753c:	4613      	mov	r3, r2
 800753e:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 8007540:	7afb      	ldrb	r3, [r7, #11]
 8007542:	b29b      	uxth	r3, r3
 8007544:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8007548:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8007550:	893b      	ldrh	r3, [r7, #8]
 8007552:	9300      	str	r3, [sp, #0]
 8007554:	460b      	mov	r3, r1
 8007556:	2100      	movs	r1, #0
 8007558:	68f8      	ldr	r0, [r7, #12]
 800755a:	f000 f812 	bl	8007582 <USBH_GetDescriptor>
 800755e:	4603      	mov	r3, r0
 8007560:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8007562:	7dfb      	ldrb	r3, [r7, #23]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d107      	bne.n	8007578 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800756e:	893a      	ldrh	r2, [r7, #8]
 8007570:	6879      	ldr	r1, [r7, #4]
 8007572:	4618      	mov	r0, r3
 8007574:	f000 fb24 	bl	8007bc0 <USBH_ParseStringDesc>
  }

  return status;
 8007578:	7dfb      	ldrb	r3, [r7, #23]
}
 800757a:	4618      	mov	r0, r3
 800757c:	3718      	adds	r7, #24
 800757e:	46bd      	mov	sp, r7
 8007580:	bd80      	pop	{r7, pc}

08007582 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8007582:	b580      	push	{r7, lr}
 8007584:	b084      	sub	sp, #16
 8007586:	af00      	add	r7, sp, #0
 8007588:	60f8      	str	r0, [r7, #12]
 800758a:	607b      	str	r3, [r7, #4]
 800758c:	460b      	mov	r3, r1
 800758e:	72fb      	strb	r3, [r7, #11]
 8007590:	4613      	mov	r3, r2
 8007592:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	789b      	ldrb	r3, [r3, #2]
 8007598:	2b01      	cmp	r3, #1
 800759a:	d11c      	bne.n	80075d6 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800759c:	7afb      	ldrb	r3, [r7, #11]
 800759e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80075a2:	b2da      	uxtb	r2, r3
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	2206      	movs	r2, #6
 80075ac:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	893a      	ldrh	r2, [r7, #8]
 80075b2:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80075b4:	893b      	ldrh	r3, [r7, #8]
 80075b6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80075ba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80075be:	d104      	bne.n	80075ca <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	f240 4209 	movw	r2, #1033	; 0x409
 80075c6:	829a      	strh	r2, [r3, #20]
 80075c8:	e002      	b.n	80075d0 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	2200      	movs	r2, #0
 80075ce:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	8b3a      	ldrh	r2, [r7, #24]
 80075d4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80075d6:	8b3b      	ldrh	r3, [r7, #24]
 80075d8:	461a      	mov	r2, r3
 80075da:	6879      	ldr	r1, [r7, #4]
 80075dc:	68f8      	ldr	r0, [r7, #12]
 80075de:	f000 fb3d 	bl	8007c5c <USBH_CtlReq>
 80075e2:	4603      	mov	r3, r0
}
 80075e4:	4618      	mov	r0, r3
 80075e6:	3710      	adds	r7, #16
 80075e8:	46bd      	mov	sp, r7
 80075ea:	bd80      	pop	{r7, pc}

080075ec <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80075ec:	b580      	push	{r7, lr}
 80075ee:	b082      	sub	sp, #8
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
 80075f4:	460b      	mov	r3, r1
 80075f6:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	789b      	ldrb	r3, [r3, #2]
 80075fc:	2b01      	cmp	r3, #1
 80075fe:	d10f      	bne.n	8007620 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2200      	movs	r2, #0
 8007604:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2205      	movs	r2, #5
 800760a:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800760c:	78fb      	ldrb	r3, [r7, #3]
 800760e:	b29a      	uxth	r2, r3
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2200      	movs	r2, #0
 8007618:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2200      	movs	r2, #0
 800761e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007620:	2200      	movs	r2, #0
 8007622:	2100      	movs	r1, #0
 8007624:	6878      	ldr	r0, [r7, #4]
 8007626:	f000 fb19 	bl	8007c5c <USBH_CtlReq>
 800762a:	4603      	mov	r3, r0
}
 800762c:	4618      	mov	r0, r3
 800762e:	3708      	adds	r7, #8
 8007630:	46bd      	mov	sp, r7
 8007632:	bd80      	pop	{r7, pc}

08007634 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8007634:	b580      	push	{r7, lr}
 8007636:	b082      	sub	sp, #8
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
 800763c:	460b      	mov	r3, r1
 800763e:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	789b      	ldrb	r3, [r3, #2]
 8007644:	2b01      	cmp	r3, #1
 8007646:	d10e      	bne.n	8007666 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2200      	movs	r2, #0
 800764c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	2209      	movs	r2, #9
 8007652:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	887a      	ldrh	r2, [r7, #2]
 8007658:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	2200      	movs	r2, #0
 800765e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2200      	movs	r2, #0
 8007664:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007666:	2200      	movs	r2, #0
 8007668:	2100      	movs	r1, #0
 800766a:	6878      	ldr	r0, [r7, #4]
 800766c:	f000 faf6 	bl	8007c5c <USBH_CtlReq>
 8007670:	4603      	mov	r3, r0
}
 8007672:	4618      	mov	r0, r3
 8007674:	3708      	adds	r7, #8
 8007676:	46bd      	mov	sp, r7
 8007678:	bd80      	pop	{r7, pc}

0800767a <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800767a:	b580      	push	{r7, lr}
 800767c:	b082      	sub	sp, #8
 800767e:	af00      	add	r7, sp, #0
 8007680:	6078      	str	r0, [r7, #4]
 8007682:	460b      	mov	r3, r1
 8007684:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	789b      	ldrb	r3, [r3, #2]
 800768a:	2b01      	cmp	r3, #1
 800768c:	d10f      	bne.n	80076ae <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2200      	movs	r2, #0
 8007692:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2203      	movs	r2, #3
 8007698:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800769a:	78fb      	ldrb	r3, [r7, #3]
 800769c:	b29a      	uxth	r2, r3
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2200      	movs	r2, #0
 80076a6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2200      	movs	r2, #0
 80076ac:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80076ae:	2200      	movs	r2, #0
 80076b0:	2100      	movs	r1, #0
 80076b2:	6878      	ldr	r0, [r7, #4]
 80076b4:	f000 fad2 	bl	8007c5c <USBH_CtlReq>
 80076b8:	4603      	mov	r3, r0
}
 80076ba:	4618      	mov	r0, r3
 80076bc:	3708      	adds	r7, #8
 80076be:	46bd      	mov	sp, r7
 80076c0:	bd80      	pop	{r7, pc}

080076c2 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80076c2:	b580      	push	{r7, lr}
 80076c4:	b082      	sub	sp, #8
 80076c6:	af00      	add	r7, sp, #0
 80076c8:	6078      	str	r0, [r7, #4]
 80076ca:	460b      	mov	r3, r1
 80076cc:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	789b      	ldrb	r3, [r3, #2]
 80076d2:	2b01      	cmp	r3, #1
 80076d4:	d10f      	bne.n	80076f6 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2202      	movs	r2, #2
 80076da:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2201      	movs	r2, #1
 80076e0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	2200      	movs	r2, #0
 80076e6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80076e8:	78fb      	ldrb	r3, [r7, #3]
 80076ea:	b29a      	uxth	r2, r3
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2200      	movs	r2, #0
 80076f4:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 80076f6:	2200      	movs	r2, #0
 80076f8:	2100      	movs	r1, #0
 80076fa:	6878      	ldr	r0, [r7, #4]
 80076fc:	f000 faae 	bl	8007c5c <USBH_CtlReq>
 8007700:	4603      	mov	r3, r0
}
 8007702:	4618      	mov	r0, r3
 8007704:	3708      	adds	r7, #8
 8007706:	46bd      	mov	sp, r7
 8007708:	bd80      	pop	{r7, pc}

0800770a <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800770a:	b480      	push	{r7}
 800770c:	b085      	sub	sp, #20
 800770e:	af00      	add	r7, sp, #0
 8007710:	60f8      	str	r0, [r7, #12]
 8007712:	60b9      	str	r1, [r7, #8]
 8007714:	4613      	mov	r3, r2
 8007716:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 8007718:	68bb      	ldr	r3, [r7, #8]
 800771a:	781a      	ldrb	r2, [r3, #0]
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	785a      	ldrb	r2, [r3, #1]
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 8007728:	68bb      	ldr	r3, [r7, #8]
 800772a:	3302      	adds	r3, #2
 800772c:	781b      	ldrb	r3, [r3, #0]
 800772e:	b29a      	uxth	r2, r3
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	3303      	adds	r3, #3
 8007734:	781b      	ldrb	r3, [r3, #0]
 8007736:	b29b      	uxth	r3, r3
 8007738:	021b      	lsls	r3, r3, #8
 800773a:	b29b      	uxth	r3, r3
 800773c:	4313      	orrs	r3, r2
 800773e:	b29a      	uxth	r2, r3
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	791a      	ldrb	r2, [r3, #4]
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800774c:	68bb      	ldr	r3, [r7, #8]
 800774e:	795a      	ldrb	r2, [r3, #5]
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	799a      	ldrb	r2, [r3, #6]
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800775c:	68bb      	ldr	r3, [r7, #8]
 800775e:	79da      	ldrb	r2, [r3, #7]
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	79db      	ldrb	r3, [r3, #7]
 8007768:	2b20      	cmp	r3, #32
 800776a:	dc11      	bgt.n	8007790 <USBH_ParseDevDesc+0x86>
 800776c:	2b08      	cmp	r3, #8
 800776e:	db16      	blt.n	800779e <USBH_ParseDevDesc+0x94>
 8007770:	3b08      	subs	r3, #8
 8007772:	2201      	movs	r2, #1
 8007774:	fa02 f303 	lsl.w	r3, r2, r3
 8007778:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 800777c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007780:	2b00      	cmp	r3, #0
 8007782:	bf14      	ite	ne
 8007784:	2301      	movne	r3, #1
 8007786:	2300      	moveq	r3, #0
 8007788:	b2db      	uxtb	r3, r3
 800778a:	2b00      	cmp	r3, #0
 800778c:	d102      	bne.n	8007794 <USBH_ParseDevDesc+0x8a>
 800778e:	e006      	b.n	800779e <USBH_ParseDevDesc+0x94>
 8007790:	2b40      	cmp	r3, #64	; 0x40
 8007792:	d104      	bne.n	800779e <USBH_ParseDevDesc+0x94>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	79da      	ldrb	r2, [r3, #7]
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	71da      	strb	r2, [r3, #7]
      break;
 800779c:	e003      	b.n	80077a6 <USBH_ParseDevDesc+0x9c>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	2240      	movs	r2, #64	; 0x40
 80077a2:	71da      	strb	r2, [r3, #7]
      break;
 80077a4:	bf00      	nop
  }

  if (length > 8U)
 80077a6:	88fb      	ldrh	r3, [r7, #6]
 80077a8:	2b08      	cmp	r3, #8
 80077aa:	d939      	bls.n	8007820 <USBH_ParseDevDesc+0x116>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 80077ac:	68bb      	ldr	r3, [r7, #8]
 80077ae:	3308      	adds	r3, #8
 80077b0:	781b      	ldrb	r3, [r3, #0]
 80077b2:	b29a      	uxth	r2, r3
 80077b4:	68bb      	ldr	r3, [r7, #8]
 80077b6:	3309      	adds	r3, #9
 80077b8:	781b      	ldrb	r3, [r3, #0]
 80077ba:	b29b      	uxth	r3, r3
 80077bc:	021b      	lsls	r3, r3, #8
 80077be:	b29b      	uxth	r3, r3
 80077c0:	4313      	orrs	r3, r2
 80077c2:	b29a      	uxth	r2, r3
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 80077c8:	68bb      	ldr	r3, [r7, #8]
 80077ca:	330a      	adds	r3, #10
 80077cc:	781b      	ldrb	r3, [r3, #0]
 80077ce:	b29a      	uxth	r2, r3
 80077d0:	68bb      	ldr	r3, [r7, #8]
 80077d2:	330b      	adds	r3, #11
 80077d4:	781b      	ldrb	r3, [r3, #0]
 80077d6:	b29b      	uxth	r3, r3
 80077d8:	021b      	lsls	r3, r3, #8
 80077da:	b29b      	uxth	r3, r3
 80077dc:	4313      	orrs	r3, r2
 80077de:	b29a      	uxth	r2, r3
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	330c      	adds	r3, #12
 80077e8:	781b      	ldrb	r3, [r3, #0]
 80077ea:	b29a      	uxth	r2, r3
 80077ec:	68bb      	ldr	r3, [r7, #8]
 80077ee:	330d      	adds	r3, #13
 80077f0:	781b      	ldrb	r3, [r3, #0]
 80077f2:	b29b      	uxth	r3, r3
 80077f4:	021b      	lsls	r3, r3, #8
 80077f6:	b29b      	uxth	r3, r3
 80077f8:	4313      	orrs	r3, r2
 80077fa:	b29a      	uxth	r2, r3
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 8007800:	68bb      	ldr	r3, [r7, #8]
 8007802:	7b9a      	ldrb	r2, [r3, #14]
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 8007808:	68bb      	ldr	r3, [r7, #8]
 800780a:	7bda      	ldrb	r2, [r3, #15]
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 8007810:	68bb      	ldr	r3, [r7, #8]
 8007812:	7c1a      	ldrb	r2, [r3, #16]
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 8007818:	68bb      	ldr	r3, [r7, #8]
 800781a:	7c5a      	ldrb	r2, [r3, #17]
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	745a      	strb	r2, [r3, #17]
  }
}
 8007820:	bf00      	nop
 8007822:	3714      	adds	r7, #20
 8007824:	46bd      	mov	sp, r7
 8007826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782a:	4770      	bx	lr

0800782c <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800782c:	b580      	push	{r7, lr}
 800782e:	b08c      	sub	sp, #48	; 0x30
 8007830:	af00      	add	r7, sp, #0
 8007832:	60f8      	str	r0, [r7, #12]
 8007834:	60b9      	str	r1, [r7, #8]
 8007836:	4613      	mov	r3, r2
 8007838:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8007840:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8007842:	2300      	movs	r3, #0
 8007844:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8007848:	68bb      	ldr	r3, [r7, #8]
 800784a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800784c:	2300      	movs	r3, #0
 800784e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 8007852:	2300      	movs	r3, #0
 8007854:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8007858:	68bb      	ldr	r3, [r7, #8]
 800785a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800785c:	68bb      	ldr	r3, [r7, #8]
 800785e:	781a      	ldrb	r2, [r3, #0]
 8007860:	6a3b      	ldr	r3, [r7, #32]
 8007862:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8007864:	68bb      	ldr	r3, [r7, #8]
 8007866:	785a      	ldrb	r2, [r3, #1]
 8007868:	6a3b      	ldr	r3, [r7, #32]
 800786a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800786c:	68bb      	ldr	r3, [r7, #8]
 800786e:	3302      	adds	r3, #2
 8007870:	781b      	ldrb	r3, [r3, #0]
 8007872:	b29a      	uxth	r2, r3
 8007874:	68bb      	ldr	r3, [r7, #8]
 8007876:	3303      	adds	r3, #3
 8007878:	781b      	ldrb	r3, [r3, #0]
 800787a:	b29b      	uxth	r3, r3
 800787c:	021b      	lsls	r3, r3, #8
 800787e:	b29b      	uxth	r3, r3
 8007880:	4313      	orrs	r3, r2
 8007882:	b29b      	uxth	r3, r3
 8007884:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007888:	bf28      	it	cs
 800788a:	f44f 7380 	movcs.w	r3, #256	; 0x100
 800788e:	b29a      	uxth	r2, r3
 8007890:	6a3b      	ldr	r3, [r7, #32]
 8007892:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	791a      	ldrb	r2, [r3, #4]
 8007898:	6a3b      	ldr	r3, [r7, #32]
 800789a:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800789c:	68bb      	ldr	r3, [r7, #8]
 800789e:	795a      	ldrb	r2, [r3, #5]
 80078a0:	6a3b      	ldr	r3, [r7, #32]
 80078a2:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 80078a4:	68bb      	ldr	r3, [r7, #8]
 80078a6:	799a      	ldrb	r2, [r3, #6]
 80078a8:	6a3b      	ldr	r3, [r7, #32]
 80078aa:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 80078ac:	68bb      	ldr	r3, [r7, #8]
 80078ae:	79da      	ldrb	r2, [r3, #7]
 80078b0:	6a3b      	ldr	r3, [r7, #32]
 80078b2:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 80078b4:	68bb      	ldr	r3, [r7, #8]
 80078b6:	7a1a      	ldrb	r2, [r3, #8]
 80078b8:	6a3b      	ldr	r3, [r7, #32]
 80078ba:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 80078bc:	6a3b      	ldr	r3, [r7, #32]
 80078be:	781b      	ldrb	r3, [r3, #0]
 80078c0:	2b09      	cmp	r3, #9
 80078c2:	d002      	beq.n	80078ca <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 80078c4:	6a3b      	ldr	r3, [r7, #32]
 80078c6:	2209      	movs	r2, #9
 80078c8:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 80078ca:	88fb      	ldrh	r3, [r7, #6]
 80078cc:	2b09      	cmp	r3, #9
 80078ce:	f240 809d 	bls.w	8007a0c <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 80078d2:	2309      	movs	r3, #9
 80078d4:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 80078d6:	2300      	movs	r3, #0
 80078d8:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80078da:	e081      	b.n	80079e0 <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80078dc:	f107 0316 	add.w	r3, r7, #22
 80078e0:	4619      	mov	r1, r3
 80078e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80078e4:	f000 f99f 	bl	8007c26 <USBH_GetNextDesc>
 80078e8:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 80078ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078ec:	785b      	ldrb	r3, [r3, #1]
 80078ee:	2b04      	cmp	r3, #4
 80078f0:	d176      	bne.n	80079e0 <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 80078f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078f4:	781b      	ldrb	r3, [r3, #0]
 80078f6:	2b09      	cmp	r3, #9
 80078f8:	d002      	beq.n	8007900 <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 80078fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078fc:	2209      	movs	r2, #9
 80078fe:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8007900:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007904:	221a      	movs	r2, #26
 8007906:	fb02 f303 	mul.w	r3, r2, r3
 800790a:	3308      	adds	r3, #8
 800790c:	6a3a      	ldr	r2, [r7, #32]
 800790e:	4413      	add	r3, r2
 8007910:	3302      	adds	r3, #2
 8007912:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8007914:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007916:	69f8      	ldr	r0, [r7, #28]
 8007918:	f000 f87e 	bl	8007a18 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800791c:	2300      	movs	r3, #0
 800791e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8007922:	2300      	movs	r3, #0
 8007924:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8007926:	e043      	b.n	80079b0 <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8007928:	f107 0316 	add.w	r3, r7, #22
 800792c:	4619      	mov	r1, r3
 800792e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007930:	f000 f979 	bl	8007c26 <USBH_GetNextDesc>
 8007934:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007936:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007938:	785b      	ldrb	r3, [r3, #1]
 800793a:	2b05      	cmp	r3, #5
 800793c:	d138      	bne.n	80079b0 <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 800793e:	69fb      	ldr	r3, [r7, #28]
 8007940:	795b      	ldrb	r3, [r3, #5]
 8007942:	2b01      	cmp	r3, #1
 8007944:	d10f      	bne.n	8007966 <USBH_ParseCfgDesc+0x13a>
 8007946:	69fb      	ldr	r3, [r7, #28]
 8007948:	799b      	ldrb	r3, [r3, #6]
 800794a:	2b02      	cmp	r3, #2
 800794c:	d10b      	bne.n	8007966 <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800794e:	69fb      	ldr	r3, [r7, #28]
 8007950:	79db      	ldrb	r3, [r3, #7]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d10f      	bne.n	8007976 <USBH_ParseCfgDesc+0x14a>
 8007956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007958:	781b      	ldrb	r3, [r3, #0]
 800795a:	2b09      	cmp	r3, #9
 800795c:	d00b      	beq.n	8007976 <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 800795e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007960:	2209      	movs	r2, #9
 8007962:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8007964:	e007      	b.n	8007976 <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 8007966:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007968:	781b      	ldrb	r3, [r3, #0]
 800796a:	2b07      	cmp	r3, #7
 800796c:	d004      	beq.n	8007978 <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800796e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007970:	2207      	movs	r2, #7
 8007972:	701a      	strb	r2, [r3, #0]
 8007974:	e000      	b.n	8007978 <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8007976:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8007978:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800797c:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8007980:	3201      	adds	r2, #1
 8007982:	00d2      	lsls	r2, r2, #3
 8007984:	211a      	movs	r1, #26
 8007986:	fb01 f303 	mul.w	r3, r1, r3
 800798a:	4413      	add	r3, r2
 800798c:	3308      	adds	r3, #8
 800798e:	6a3a      	ldr	r2, [r7, #32]
 8007990:	4413      	add	r3, r2
 8007992:	3304      	adds	r3, #4
 8007994:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8007996:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007998:	69b9      	ldr	r1, [r7, #24]
 800799a:	68f8      	ldr	r0, [r7, #12]
 800799c:	f000 f86b 	bl	8007a76 <USBH_ParseEPDesc>
 80079a0:	4603      	mov	r3, r0
 80079a2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 80079a6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80079aa:	3301      	adds	r3, #1
 80079ac:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80079b0:	69fb      	ldr	r3, [r7, #28]
 80079b2:	791b      	ldrb	r3, [r3, #4]
 80079b4:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80079b8:	429a      	cmp	r2, r3
 80079ba:	d204      	bcs.n	80079c6 <USBH_ParseCfgDesc+0x19a>
 80079bc:	6a3b      	ldr	r3, [r7, #32]
 80079be:	885a      	ldrh	r2, [r3, #2]
 80079c0:	8afb      	ldrh	r3, [r7, #22]
 80079c2:	429a      	cmp	r2, r3
 80079c4:	d8b0      	bhi.n	8007928 <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 80079c6:	69fb      	ldr	r3, [r7, #28]
 80079c8:	791b      	ldrb	r3, [r3, #4]
 80079ca:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80079ce:	429a      	cmp	r2, r3
 80079d0:	d201      	bcs.n	80079d6 <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 80079d2:	2303      	movs	r3, #3
 80079d4:	e01c      	b.n	8007a10 <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 80079d6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80079da:	3301      	adds	r3, #1
 80079dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80079e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80079e4:	2b01      	cmp	r3, #1
 80079e6:	d805      	bhi.n	80079f4 <USBH_ParseCfgDesc+0x1c8>
 80079e8:	6a3b      	ldr	r3, [r7, #32]
 80079ea:	885a      	ldrh	r2, [r3, #2]
 80079ec:	8afb      	ldrh	r3, [r7, #22]
 80079ee:	429a      	cmp	r2, r3
 80079f0:	f63f af74 	bhi.w	80078dc <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 80079f4:	6a3b      	ldr	r3, [r7, #32]
 80079f6:	791b      	ldrb	r3, [r3, #4]
 80079f8:	2b02      	cmp	r3, #2
 80079fa:	bf28      	it	cs
 80079fc:	2302      	movcs	r3, #2
 80079fe:	b2db      	uxtb	r3, r3
 8007a00:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8007a04:	429a      	cmp	r2, r3
 8007a06:	d201      	bcs.n	8007a0c <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 8007a08:	2303      	movs	r3, #3
 8007a0a:	e001      	b.n	8007a10 <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 8007a0c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8007a10:	4618      	mov	r0, r3
 8007a12:	3730      	adds	r7, #48	; 0x30
 8007a14:	46bd      	mov	sp, r7
 8007a16:	bd80      	pop	{r7, pc}

08007a18 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8007a18:	b480      	push	{r7}
 8007a1a:	b083      	sub	sp, #12
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
 8007a20:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 8007a22:	683b      	ldr	r3, [r7, #0]
 8007a24:	781a      	ldrb	r2, [r3, #0]
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	785a      	ldrb	r2, [r3, #1]
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8007a32:	683b      	ldr	r3, [r7, #0]
 8007a34:	789a      	ldrb	r2, [r3, #2]
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	78da      	ldrb	r2, [r3, #3]
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	791a      	ldrb	r2, [r3, #4]
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	795a      	ldrb	r2, [r3, #5]
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8007a52:	683b      	ldr	r3, [r7, #0]
 8007a54:	799a      	ldrb	r2, [r3, #6]
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	79da      	ldrb	r2, [r3, #7]
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	7a1a      	ldrb	r2, [r3, #8]
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	721a      	strb	r2, [r3, #8]
}
 8007a6a:	bf00      	nop
 8007a6c:	370c      	adds	r7, #12
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a74:	4770      	bx	lr

08007a76 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 8007a76:	b480      	push	{r7}
 8007a78:	b087      	sub	sp, #28
 8007a7a:	af00      	add	r7, sp, #0
 8007a7c:	60f8      	str	r0, [r7, #12]
 8007a7e:	60b9      	str	r1, [r7, #8]
 8007a80:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8007a82:	2300      	movs	r3, #0
 8007a84:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	781a      	ldrb	r2, [r3, #0]
 8007a8a:	68bb      	ldr	r3, [r7, #8]
 8007a8c:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	785a      	ldrb	r2, [r3, #1]
 8007a92:	68bb      	ldr	r3, [r7, #8]
 8007a94:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	789a      	ldrb	r2, [r3, #2]
 8007a9a:	68bb      	ldr	r3, [r7, #8]
 8007a9c:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	78da      	ldrb	r2, [r3, #3]
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	3304      	adds	r3, #4
 8007aaa:	781b      	ldrb	r3, [r3, #0]
 8007aac:	b29a      	uxth	r2, r3
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	3305      	adds	r3, #5
 8007ab2:	781b      	ldrb	r3, [r3, #0]
 8007ab4:	b29b      	uxth	r3, r3
 8007ab6:	021b      	lsls	r3, r3, #8
 8007ab8:	b29b      	uxth	r3, r3
 8007aba:	4313      	orrs	r3, r2
 8007abc:	b29a      	uxth	r2, r3
 8007abe:	68bb      	ldr	r3, [r7, #8]
 8007ac0:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	799a      	ldrb	r2, [r3, #6]
 8007ac6:	68bb      	ldr	r3, [r7, #8]
 8007ac8:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 8007aca:	68bb      	ldr	r3, [r7, #8]
 8007acc:	889b      	ldrh	r3, [r3, #4]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d102      	bne.n	8007ad8 <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 8007ad2:	2303      	movs	r3, #3
 8007ad4:	75fb      	strb	r3, [r7, #23]
 8007ad6:	e033      	b.n	8007b40 <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 8007ad8:	68bb      	ldr	r3, [r7, #8]
 8007ada:	889b      	ldrh	r3, [r3, #4]
 8007adc:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007ae0:	f023 0307 	bic.w	r3, r3, #7
 8007ae4:	b29a      	uxth	r2, r3
 8007ae6:	68bb      	ldr	r3, [r7, #8]
 8007ae8:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 8007aea:	68bb      	ldr	r3, [r7, #8]
 8007aec:	889b      	ldrh	r3, [r3, #4]
 8007aee:	b21a      	sxth	r2, r3
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	3304      	adds	r3, #4
 8007af4:	781b      	ldrb	r3, [r3, #0]
 8007af6:	b299      	uxth	r1, r3
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	3305      	adds	r3, #5
 8007afc:	781b      	ldrb	r3, [r3, #0]
 8007afe:	b29b      	uxth	r3, r3
 8007b00:	021b      	lsls	r3, r3, #8
 8007b02:	b29b      	uxth	r3, r3
 8007b04:	430b      	orrs	r3, r1
 8007b06:	b29b      	uxth	r3, r3
 8007b08:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d110      	bne.n	8007b32 <USBH_ParseEPDesc+0xbc>
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	3304      	adds	r3, #4
 8007b14:	781b      	ldrb	r3, [r3, #0]
 8007b16:	b299      	uxth	r1, r3
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	3305      	adds	r3, #5
 8007b1c:	781b      	ldrb	r3, [r3, #0]
 8007b1e:	b29b      	uxth	r3, r3
 8007b20:	021b      	lsls	r3, r3, #8
 8007b22:	b29b      	uxth	r3, r3
 8007b24:	430b      	orrs	r3, r1
 8007b26:	b29b      	uxth	r3, r3
 8007b28:	b21b      	sxth	r3, r3
 8007b2a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007b2e:	b21b      	sxth	r3, r3
 8007b30:	e001      	b.n	8007b36 <USBH_ParseEPDesc+0xc0>
 8007b32:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007b36:	4313      	orrs	r3, r2
 8007b38:	b21b      	sxth	r3, r3
 8007b3a:	b29a      	uxth	r2, r3
 8007b3c:	68bb      	ldr	r3, [r7, #8]
 8007b3e:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d116      	bne.n	8007b78 <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8007b4a:	68bb      	ldr	r3, [r7, #8]
 8007b4c:	78db      	ldrb	r3, [r3, #3]
 8007b4e:	f003 0303 	and.w	r3, r3, #3
 8007b52:	2b01      	cmp	r3, #1
 8007b54:	d005      	beq.n	8007b62 <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8007b56:	68bb      	ldr	r3, [r7, #8]
 8007b58:	78db      	ldrb	r3, [r3, #3]
 8007b5a:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8007b5e:	2b03      	cmp	r3, #3
 8007b60:	d127      	bne.n	8007bb2 <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8007b62:	68bb      	ldr	r3, [r7, #8]
 8007b64:	799b      	ldrb	r3, [r3, #6]
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d003      	beq.n	8007b72 <USBH_ParseEPDesc+0xfc>
 8007b6a:	68bb      	ldr	r3, [r7, #8]
 8007b6c:	799b      	ldrb	r3, [r3, #6]
 8007b6e:	2b10      	cmp	r3, #16
 8007b70:	d91f      	bls.n	8007bb2 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8007b72:	2303      	movs	r3, #3
 8007b74:	75fb      	strb	r3, [r7, #23]
 8007b76:	e01c      	b.n	8007bb2 <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	78db      	ldrb	r3, [r3, #3]
 8007b7c:	f003 0303 	and.w	r3, r3, #3
 8007b80:	2b01      	cmp	r3, #1
 8007b82:	d10a      	bne.n	8007b9a <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8007b84:	68bb      	ldr	r3, [r7, #8]
 8007b86:	799b      	ldrb	r3, [r3, #6]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d003      	beq.n	8007b94 <USBH_ParseEPDesc+0x11e>
 8007b8c:	68bb      	ldr	r3, [r7, #8]
 8007b8e:	799b      	ldrb	r3, [r3, #6]
 8007b90:	2b10      	cmp	r3, #16
 8007b92:	d90e      	bls.n	8007bb2 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8007b94:	2303      	movs	r3, #3
 8007b96:	75fb      	strb	r3, [r7, #23]
 8007b98:	e00b      	b.n	8007bb2 <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8007b9a:	68bb      	ldr	r3, [r7, #8]
 8007b9c:	78db      	ldrb	r3, [r3, #3]
 8007b9e:	f003 0303 	and.w	r3, r3, #3
 8007ba2:	2b03      	cmp	r3, #3
 8007ba4:	d105      	bne.n	8007bb2 <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 8007ba6:	68bb      	ldr	r3, [r7, #8]
 8007ba8:	799b      	ldrb	r3, [r3, #6]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d101      	bne.n	8007bb2 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8007bae:	2303      	movs	r3, #3
 8007bb0:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 8007bb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bb4:	4618      	mov	r0, r3
 8007bb6:	371c      	adds	r7, #28
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bbe:	4770      	bx	lr

08007bc0 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b087      	sub	sp, #28
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	60f8      	str	r0, [r7, #12]
 8007bc8:	60b9      	str	r1, [r7, #8]
 8007bca:	4613      	mov	r3, r2
 8007bcc:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	3301      	adds	r3, #1
 8007bd2:	781b      	ldrb	r3, [r3, #0]
 8007bd4:	2b03      	cmp	r3, #3
 8007bd6:	d120      	bne.n	8007c1a <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	781b      	ldrb	r3, [r3, #0]
 8007bdc:	1e9a      	subs	r2, r3, #2
 8007bde:	88fb      	ldrh	r3, [r7, #6]
 8007be0:	4293      	cmp	r3, r2
 8007be2:	bf28      	it	cs
 8007be4:	4613      	movcs	r3, r2
 8007be6:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	3302      	adds	r3, #2
 8007bec:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8007bee:	2300      	movs	r3, #0
 8007bf0:	82fb      	strh	r3, [r7, #22]
 8007bf2:	e00b      	b.n	8007c0c <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8007bf4:	8afb      	ldrh	r3, [r7, #22]
 8007bf6:	68fa      	ldr	r2, [r7, #12]
 8007bf8:	4413      	add	r3, r2
 8007bfa:	781a      	ldrb	r2, [r3, #0]
 8007bfc:	68bb      	ldr	r3, [r7, #8]
 8007bfe:	701a      	strb	r2, [r3, #0]
      pdest++;
 8007c00:	68bb      	ldr	r3, [r7, #8]
 8007c02:	3301      	adds	r3, #1
 8007c04:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8007c06:	8afb      	ldrh	r3, [r7, #22]
 8007c08:	3302      	adds	r3, #2
 8007c0a:	82fb      	strh	r3, [r7, #22]
 8007c0c:	8afa      	ldrh	r2, [r7, #22]
 8007c0e:	8abb      	ldrh	r3, [r7, #20]
 8007c10:	429a      	cmp	r2, r3
 8007c12:	d3ef      	bcc.n	8007bf4 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8007c14:	68bb      	ldr	r3, [r7, #8]
 8007c16:	2200      	movs	r2, #0
 8007c18:	701a      	strb	r2, [r3, #0]
  }
}
 8007c1a:	bf00      	nop
 8007c1c:	371c      	adds	r7, #28
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c24:	4770      	bx	lr

08007c26 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8007c26:	b480      	push	{r7}
 8007c28:	b085      	sub	sp, #20
 8007c2a:	af00      	add	r7, sp, #0
 8007c2c:	6078      	str	r0, [r7, #4]
 8007c2e:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	881a      	ldrh	r2, [r3, #0]
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	781b      	ldrb	r3, [r3, #0]
 8007c38:	b29b      	uxth	r3, r3
 8007c3a:	4413      	add	r3, r2
 8007c3c:	b29a      	uxth	r2, r3
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	781b      	ldrb	r3, [r3, #0]
 8007c46:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	4413      	add	r3, r2
 8007c4c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007c4e:	68fb      	ldr	r3, [r7, #12]
}
 8007c50:	4618      	mov	r0, r3
 8007c52:	3714      	adds	r7, #20
 8007c54:	46bd      	mov	sp, r7
 8007c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5a:	4770      	bx	lr

08007c5c <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8007c5c:	b580      	push	{r7, lr}
 8007c5e:	b086      	sub	sp, #24
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	60f8      	str	r0, [r7, #12]
 8007c64:	60b9      	str	r1, [r7, #8]
 8007c66:	4613      	mov	r3, r2
 8007c68:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	789b      	ldrb	r3, [r3, #2]
 8007c72:	2b01      	cmp	r3, #1
 8007c74:	d002      	beq.n	8007c7c <USBH_CtlReq+0x20>
 8007c76:	2b02      	cmp	r3, #2
 8007c78:	d00f      	beq.n	8007c9a <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8007c7a:	e027      	b.n	8007ccc <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	68ba      	ldr	r2, [r7, #8]
 8007c80:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	88fa      	ldrh	r2, [r7, #6]
 8007c86:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	2202      	movs	r2, #2
 8007c92:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8007c94:	2301      	movs	r3, #1
 8007c96:	75fb      	strb	r3, [r7, #23]
      break;
 8007c98:	e018      	b.n	8007ccc <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8007c9a:	68f8      	ldr	r0, [r7, #12]
 8007c9c:	f000 f81c 	bl	8007cd8 <USBH_HandleControl>
 8007ca0:	4603      	mov	r3, r0
 8007ca2:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8007ca4:	7dfb      	ldrb	r3, [r7, #23]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d002      	beq.n	8007cb0 <USBH_CtlReq+0x54>
 8007caa:	7dfb      	ldrb	r3, [r7, #23]
 8007cac:	2b03      	cmp	r3, #3
 8007cae:	d106      	bne.n	8007cbe <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	2201      	movs	r2, #1
 8007cb4:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	2200      	movs	r2, #0
 8007cba:	761a      	strb	r2, [r3, #24]
      break;
 8007cbc:	e005      	b.n	8007cca <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8007cbe:	7dfb      	ldrb	r3, [r7, #23]
 8007cc0:	2b02      	cmp	r3, #2
 8007cc2:	d102      	bne.n	8007cca <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	2201      	movs	r2, #1
 8007cc8:	709a      	strb	r2, [r3, #2]
      break;
 8007cca:	bf00      	nop
  }
  return status;
 8007ccc:	7dfb      	ldrb	r3, [r7, #23]
}
 8007cce:	4618      	mov	r0, r3
 8007cd0:	3718      	adds	r7, #24
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	bd80      	pop	{r7, pc}
	...

08007cd8 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	b086      	sub	sp, #24
 8007cdc:	af02      	add	r7, sp, #8
 8007cde:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8007ce0:	2301      	movs	r3, #1
 8007ce2:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	7e1b      	ldrb	r3, [r3, #24]
 8007cec:	3b01      	subs	r3, #1
 8007cee:	2b0a      	cmp	r3, #10
 8007cf0:	f200 8156 	bhi.w	8007fa0 <USBH_HandleControl+0x2c8>
 8007cf4:	a201      	add	r2, pc, #4	; (adr r2, 8007cfc <USBH_HandleControl+0x24>)
 8007cf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cfa:	bf00      	nop
 8007cfc:	08007d29 	.word	0x08007d29
 8007d00:	08007d43 	.word	0x08007d43
 8007d04:	08007dad 	.word	0x08007dad
 8007d08:	08007dd3 	.word	0x08007dd3
 8007d0c:	08007e0b 	.word	0x08007e0b
 8007d10:	08007e35 	.word	0x08007e35
 8007d14:	08007e87 	.word	0x08007e87
 8007d18:	08007ea9 	.word	0x08007ea9
 8007d1c:	08007ee5 	.word	0x08007ee5
 8007d20:	08007f0b 	.word	0x08007f0b
 8007d24:	08007f49 	.word	0x08007f49
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	f103 0110 	add.w	r1, r3, #16
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	795b      	ldrb	r3, [r3, #5]
 8007d32:	461a      	mov	r2, r3
 8007d34:	6878      	ldr	r0, [r7, #4]
 8007d36:	f000 f943 	bl	8007fc0 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2202      	movs	r2, #2
 8007d3e:	761a      	strb	r2, [r3, #24]
      break;
 8007d40:	e139      	b.n	8007fb6 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	795b      	ldrb	r3, [r3, #5]
 8007d46:	4619      	mov	r1, r3
 8007d48:	6878      	ldr	r0, [r7, #4]
 8007d4a:	f000 fcc5 	bl	80086d8 <USBH_LL_GetURBState>
 8007d4e:	4603      	mov	r3, r0
 8007d50:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8007d52:	7bbb      	ldrb	r3, [r7, #14]
 8007d54:	2b01      	cmp	r3, #1
 8007d56:	d11e      	bne.n	8007d96 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	7c1b      	ldrb	r3, [r3, #16]
 8007d5c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007d60:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	8adb      	ldrh	r3, [r3, #22]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d00a      	beq.n	8007d80 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8007d6a:	7b7b      	ldrb	r3, [r7, #13]
 8007d6c:	2b80      	cmp	r3, #128	; 0x80
 8007d6e:	d103      	bne.n	8007d78 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2203      	movs	r2, #3
 8007d74:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007d76:	e115      	b.n	8007fa4 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2205      	movs	r2, #5
 8007d7c:	761a      	strb	r2, [r3, #24]
      break;
 8007d7e:	e111      	b.n	8007fa4 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8007d80:	7b7b      	ldrb	r3, [r7, #13]
 8007d82:	2b80      	cmp	r3, #128	; 0x80
 8007d84:	d103      	bne.n	8007d8e <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	2209      	movs	r2, #9
 8007d8a:	761a      	strb	r2, [r3, #24]
      break;
 8007d8c:	e10a      	b.n	8007fa4 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2207      	movs	r2, #7
 8007d92:	761a      	strb	r2, [r3, #24]
      break;
 8007d94:	e106      	b.n	8007fa4 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8007d96:	7bbb      	ldrb	r3, [r7, #14]
 8007d98:	2b04      	cmp	r3, #4
 8007d9a:	d003      	beq.n	8007da4 <USBH_HandleControl+0xcc>
 8007d9c:	7bbb      	ldrb	r3, [r7, #14]
 8007d9e:	2b02      	cmp	r3, #2
 8007da0:	f040 8100 	bne.w	8007fa4 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	220b      	movs	r2, #11
 8007da8:	761a      	strb	r2, [r3, #24]
      break;
 8007daa:	e0fb      	b.n	8007fa4 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007db2:	b29a      	uxth	r2, r3
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	6899      	ldr	r1, [r3, #8]
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	899a      	ldrh	r2, [r3, #12]
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	791b      	ldrb	r3, [r3, #4]
 8007dc4:	6878      	ldr	r0, [r7, #4]
 8007dc6:	f000 f93a 	bl	800803e <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	2204      	movs	r2, #4
 8007dce:	761a      	strb	r2, [r3, #24]
      break;
 8007dd0:	e0f1      	b.n	8007fb6 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	791b      	ldrb	r3, [r3, #4]
 8007dd6:	4619      	mov	r1, r3
 8007dd8:	6878      	ldr	r0, [r7, #4]
 8007dda:	f000 fc7d 	bl	80086d8 <USBH_LL_GetURBState>
 8007dde:	4603      	mov	r3, r0
 8007de0:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8007de2:	7bbb      	ldrb	r3, [r7, #14]
 8007de4:	2b01      	cmp	r3, #1
 8007de6:	d102      	bne.n	8007dee <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2209      	movs	r2, #9
 8007dec:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8007dee:	7bbb      	ldrb	r3, [r7, #14]
 8007df0:	2b05      	cmp	r3, #5
 8007df2:	d102      	bne.n	8007dfa <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8007df4:	2303      	movs	r3, #3
 8007df6:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007df8:	e0d6      	b.n	8007fa8 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8007dfa:	7bbb      	ldrb	r3, [r7, #14]
 8007dfc:	2b04      	cmp	r3, #4
 8007dfe:	f040 80d3 	bne.w	8007fa8 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	220b      	movs	r2, #11
 8007e06:	761a      	strb	r2, [r3, #24]
      break;
 8007e08:	e0ce      	b.n	8007fa8 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	6899      	ldr	r1, [r3, #8]
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	899a      	ldrh	r2, [r3, #12]
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	795b      	ldrb	r3, [r3, #5]
 8007e16:	2001      	movs	r0, #1
 8007e18:	9000      	str	r0, [sp, #0]
 8007e1a:	6878      	ldr	r0, [r7, #4]
 8007e1c:	f000 f8ea 	bl	8007ff4 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007e26:	b29a      	uxth	r2, r3
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2206      	movs	r2, #6
 8007e30:	761a      	strb	r2, [r3, #24]
      break;
 8007e32:	e0c0      	b.n	8007fb6 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	795b      	ldrb	r3, [r3, #5]
 8007e38:	4619      	mov	r1, r3
 8007e3a:	6878      	ldr	r0, [r7, #4]
 8007e3c:	f000 fc4c 	bl	80086d8 <USBH_LL_GetURBState>
 8007e40:	4603      	mov	r3, r0
 8007e42:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007e44:	7bbb      	ldrb	r3, [r7, #14]
 8007e46:	2b01      	cmp	r3, #1
 8007e48:	d103      	bne.n	8007e52 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2207      	movs	r2, #7
 8007e4e:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007e50:	e0ac      	b.n	8007fac <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8007e52:	7bbb      	ldrb	r3, [r7, #14]
 8007e54:	2b05      	cmp	r3, #5
 8007e56:	d105      	bne.n	8007e64 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	220c      	movs	r2, #12
 8007e5c:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8007e5e:	2303      	movs	r3, #3
 8007e60:	73fb      	strb	r3, [r7, #15]
      break;
 8007e62:	e0a3      	b.n	8007fac <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007e64:	7bbb      	ldrb	r3, [r7, #14]
 8007e66:	2b02      	cmp	r3, #2
 8007e68:	d103      	bne.n	8007e72 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2205      	movs	r2, #5
 8007e6e:	761a      	strb	r2, [r3, #24]
      break;
 8007e70:	e09c      	b.n	8007fac <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8007e72:	7bbb      	ldrb	r3, [r7, #14]
 8007e74:	2b04      	cmp	r3, #4
 8007e76:	f040 8099 	bne.w	8007fac <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	220b      	movs	r2, #11
 8007e7e:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8007e80:	2302      	movs	r3, #2
 8007e82:	73fb      	strb	r3, [r7, #15]
      break;
 8007e84:	e092      	b.n	8007fac <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	791b      	ldrb	r3, [r3, #4]
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	2100      	movs	r1, #0
 8007e8e:	6878      	ldr	r0, [r7, #4]
 8007e90:	f000 f8d5 	bl	800803e <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007e9a:	b29a      	uxth	r2, r3
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2208      	movs	r2, #8
 8007ea4:	761a      	strb	r2, [r3, #24]

      break;
 8007ea6:	e086      	b.n	8007fb6 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	791b      	ldrb	r3, [r3, #4]
 8007eac:	4619      	mov	r1, r3
 8007eae:	6878      	ldr	r0, [r7, #4]
 8007eb0:	f000 fc12 	bl	80086d8 <USBH_LL_GetURBState>
 8007eb4:	4603      	mov	r3, r0
 8007eb6:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007eb8:	7bbb      	ldrb	r3, [r7, #14]
 8007eba:	2b01      	cmp	r3, #1
 8007ebc:	d105      	bne.n	8007eca <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	220d      	movs	r2, #13
 8007ec2:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007ec8:	e072      	b.n	8007fb0 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 8007eca:	7bbb      	ldrb	r3, [r7, #14]
 8007ecc:	2b04      	cmp	r3, #4
 8007ece:	d103      	bne.n	8007ed8 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	220b      	movs	r2, #11
 8007ed4:	761a      	strb	r2, [r3, #24]
      break;
 8007ed6:	e06b      	b.n	8007fb0 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8007ed8:	7bbb      	ldrb	r3, [r7, #14]
 8007eda:	2b05      	cmp	r3, #5
 8007edc:	d168      	bne.n	8007fb0 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8007ede:	2303      	movs	r3, #3
 8007ee0:	73fb      	strb	r3, [r7, #15]
      break;
 8007ee2:	e065      	b.n	8007fb0 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	795b      	ldrb	r3, [r3, #5]
 8007ee8:	2201      	movs	r2, #1
 8007eea:	9200      	str	r2, [sp, #0]
 8007eec:	2200      	movs	r2, #0
 8007eee:	2100      	movs	r1, #0
 8007ef0:	6878      	ldr	r0, [r7, #4]
 8007ef2:	f000 f87f 	bl	8007ff4 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007efc:	b29a      	uxth	r2, r3
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	220a      	movs	r2, #10
 8007f06:	761a      	strb	r2, [r3, #24]
      break;
 8007f08:	e055      	b.n	8007fb6 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	795b      	ldrb	r3, [r3, #5]
 8007f0e:	4619      	mov	r1, r3
 8007f10:	6878      	ldr	r0, [r7, #4]
 8007f12:	f000 fbe1 	bl	80086d8 <USBH_LL_GetURBState>
 8007f16:	4603      	mov	r3, r0
 8007f18:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8007f1a:	7bbb      	ldrb	r3, [r7, #14]
 8007f1c:	2b01      	cmp	r3, #1
 8007f1e:	d105      	bne.n	8007f2c <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8007f20:	2300      	movs	r3, #0
 8007f22:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	220d      	movs	r2, #13
 8007f28:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007f2a:	e043      	b.n	8007fb4 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007f2c:	7bbb      	ldrb	r3, [r7, #14]
 8007f2e:	2b02      	cmp	r3, #2
 8007f30:	d103      	bne.n	8007f3a <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	2209      	movs	r2, #9
 8007f36:	761a      	strb	r2, [r3, #24]
      break;
 8007f38:	e03c      	b.n	8007fb4 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8007f3a:	7bbb      	ldrb	r3, [r7, #14]
 8007f3c:	2b04      	cmp	r3, #4
 8007f3e:	d139      	bne.n	8007fb4 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	220b      	movs	r2, #11
 8007f44:	761a      	strb	r2, [r3, #24]
      break;
 8007f46:	e035      	b.n	8007fb4 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	7e5b      	ldrb	r3, [r3, #25]
 8007f4c:	3301      	adds	r3, #1
 8007f4e:	b2da      	uxtb	r2, r3
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	765a      	strb	r2, [r3, #25]
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	7e5b      	ldrb	r3, [r3, #25]
 8007f58:	2b02      	cmp	r3, #2
 8007f5a:	d806      	bhi.n	8007f6a <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2201      	movs	r2, #1
 8007f60:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	2201      	movs	r2, #1
 8007f66:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8007f68:	e025      	b.n	8007fb6 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007f70:	2106      	movs	r1, #6
 8007f72:	6878      	ldr	r0, [r7, #4]
 8007f74:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2200      	movs	r2, #0
 8007f7a:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	795b      	ldrb	r3, [r3, #5]
 8007f80:	4619      	mov	r1, r3
 8007f82:	6878      	ldr	r0, [r7, #4]
 8007f84:	f000 f90c 	bl	80081a0 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	791b      	ldrb	r3, [r3, #4]
 8007f8c:	4619      	mov	r1, r3
 8007f8e:	6878      	ldr	r0, [r7, #4]
 8007f90:	f000 f906 	bl	80081a0 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2200      	movs	r2, #0
 8007f98:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8007f9a:	2302      	movs	r3, #2
 8007f9c:	73fb      	strb	r3, [r7, #15]
      break;
 8007f9e:	e00a      	b.n	8007fb6 <USBH_HandleControl+0x2de>

    default:
      break;
 8007fa0:	bf00      	nop
 8007fa2:	e008      	b.n	8007fb6 <USBH_HandleControl+0x2de>
      break;
 8007fa4:	bf00      	nop
 8007fa6:	e006      	b.n	8007fb6 <USBH_HandleControl+0x2de>
      break;
 8007fa8:	bf00      	nop
 8007faa:	e004      	b.n	8007fb6 <USBH_HandleControl+0x2de>
      break;
 8007fac:	bf00      	nop
 8007fae:	e002      	b.n	8007fb6 <USBH_HandleControl+0x2de>
      break;
 8007fb0:	bf00      	nop
 8007fb2:	e000      	b.n	8007fb6 <USBH_HandleControl+0x2de>
      break;
 8007fb4:	bf00      	nop
  }

  return status;
 8007fb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fb8:	4618      	mov	r0, r3
 8007fba:	3710      	adds	r7, #16
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	bd80      	pop	{r7, pc}

08007fc0 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b088      	sub	sp, #32
 8007fc4:	af04      	add	r7, sp, #16
 8007fc6:	60f8      	str	r0, [r7, #12]
 8007fc8:	60b9      	str	r1, [r7, #8]
 8007fca:	4613      	mov	r3, r2
 8007fcc:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007fce:	79f9      	ldrb	r1, [r7, #7]
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	9303      	str	r3, [sp, #12]
 8007fd4:	2308      	movs	r3, #8
 8007fd6:	9302      	str	r3, [sp, #8]
 8007fd8:	68bb      	ldr	r3, [r7, #8]
 8007fda:	9301      	str	r3, [sp, #4]
 8007fdc:	2300      	movs	r3, #0
 8007fde:	9300      	str	r3, [sp, #0]
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	68f8      	ldr	r0, [r7, #12]
 8007fe6:	f000 fb46 	bl	8008676 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8007fea:	2300      	movs	r3, #0
}
 8007fec:	4618      	mov	r0, r3
 8007fee:	3710      	adds	r7, #16
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	bd80      	pop	{r7, pc}

08007ff4 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8007ff4:	b580      	push	{r7, lr}
 8007ff6:	b088      	sub	sp, #32
 8007ff8:	af04      	add	r7, sp, #16
 8007ffa:	60f8      	str	r0, [r7, #12]
 8007ffc:	60b9      	str	r1, [r7, #8]
 8007ffe:	4611      	mov	r1, r2
 8008000:	461a      	mov	r2, r3
 8008002:	460b      	mov	r3, r1
 8008004:	80fb      	strh	r3, [r7, #6]
 8008006:	4613      	mov	r3, r2
 8008008:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008010:	2b00      	cmp	r3, #0
 8008012:	d001      	beq.n	8008018 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8008014:	2300      	movs	r3, #0
 8008016:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008018:	7979      	ldrb	r1, [r7, #5]
 800801a:	7e3b      	ldrb	r3, [r7, #24]
 800801c:	9303      	str	r3, [sp, #12]
 800801e:	88fb      	ldrh	r3, [r7, #6]
 8008020:	9302      	str	r3, [sp, #8]
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	9301      	str	r3, [sp, #4]
 8008026:	2301      	movs	r3, #1
 8008028:	9300      	str	r3, [sp, #0]
 800802a:	2300      	movs	r3, #0
 800802c:	2200      	movs	r2, #0
 800802e:	68f8      	ldr	r0, [r7, #12]
 8008030:	f000 fb21 	bl	8008676 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8008034:	2300      	movs	r3, #0
}
 8008036:	4618      	mov	r0, r3
 8008038:	3710      	adds	r7, #16
 800803a:	46bd      	mov	sp, r7
 800803c:	bd80      	pop	{r7, pc}

0800803e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800803e:	b580      	push	{r7, lr}
 8008040:	b088      	sub	sp, #32
 8008042:	af04      	add	r7, sp, #16
 8008044:	60f8      	str	r0, [r7, #12]
 8008046:	60b9      	str	r1, [r7, #8]
 8008048:	4611      	mov	r1, r2
 800804a:	461a      	mov	r2, r3
 800804c:	460b      	mov	r3, r1
 800804e:	80fb      	strh	r3, [r7, #6]
 8008050:	4613      	mov	r3, r2
 8008052:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008054:	7979      	ldrb	r1, [r7, #5]
 8008056:	2300      	movs	r3, #0
 8008058:	9303      	str	r3, [sp, #12]
 800805a:	88fb      	ldrh	r3, [r7, #6]
 800805c:	9302      	str	r3, [sp, #8]
 800805e:	68bb      	ldr	r3, [r7, #8]
 8008060:	9301      	str	r3, [sp, #4]
 8008062:	2301      	movs	r3, #1
 8008064:	9300      	str	r3, [sp, #0]
 8008066:	2300      	movs	r3, #0
 8008068:	2201      	movs	r2, #1
 800806a:	68f8      	ldr	r0, [r7, #12]
 800806c:	f000 fb03 	bl	8008676 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8008070:	2300      	movs	r3, #0

}
 8008072:	4618      	mov	r0, r3
 8008074:	3710      	adds	r7, #16
 8008076:	46bd      	mov	sp, r7
 8008078:	bd80      	pop	{r7, pc}

0800807a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800807a:	b580      	push	{r7, lr}
 800807c:	b088      	sub	sp, #32
 800807e:	af04      	add	r7, sp, #16
 8008080:	60f8      	str	r0, [r7, #12]
 8008082:	60b9      	str	r1, [r7, #8]
 8008084:	4611      	mov	r1, r2
 8008086:	461a      	mov	r2, r3
 8008088:	460b      	mov	r3, r1
 800808a:	80fb      	strh	r3, [r7, #6]
 800808c:	4613      	mov	r3, r2
 800808e:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008096:	2b00      	cmp	r3, #0
 8008098:	d001      	beq.n	800809e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800809a:	2300      	movs	r3, #0
 800809c:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800809e:	7979      	ldrb	r1, [r7, #5]
 80080a0:	7e3b      	ldrb	r3, [r7, #24]
 80080a2:	9303      	str	r3, [sp, #12]
 80080a4:	88fb      	ldrh	r3, [r7, #6]
 80080a6:	9302      	str	r3, [sp, #8]
 80080a8:	68bb      	ldr	r3, [r7, #8]
 80080aa:	9301      	str	r3, [sp, #4]
 80080ac:	2301      	movs	r3, #1
 80080ae:	9300      	str	r3, [sp, #0]
 80080b0:	2302      	movs	r3, #2
 80080b2:	2200      	movs	r2, #0
 80080b4:	68f8      	ldr	r0, [r7, #12]
 80080b6:	f000 fade 	bl	8008676 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 80080ba:	2300      	movs	r3, #0
}
 80080bc:	4618      	mov	r0, r3
 80080be:	3710      	adds	r7, #16
 80080c0:	46bd      	mov	sp, r7
 80080c2:	bd80      	pop	{r7, pc}

080080c4 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b088      	sub	sp, #32
 80080c8:	af04      	add	r7, sp, #16
 80080ca:	60f8      	str	r0, [r7, #12]
 80080cc:	60b9      	str	r1, [r7, #8]
 80080ce:	4611      	mov	r1, r2
 80080d0:	461a      	mov	r2, r3
 80080d2:	460b      	mov	r3, r1
 80080d4:	80fb      	strh	r3, [r7, #6]
 80080d6:	4613      	mov	r3, r2
 80080d8:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80080da:	7979      	ldrb	r1, [r7, #5]
 80080dc:	2300      	movs	r3, #0
 80080de:	9303      	str	r3, [sp, #12]
 80080e0:	88fb      	ldrh	r3, [r7, #6]
 80080e2:	9302      	str	r3, [sp, #8]
 80080e4:	68bb      	ldr	r3, [r7, #8]
 80080e6:	9301      	str	r3, [sp, #4]
 80080e8:	2301      	movs	r3, #1
 80080ea:	9300      	str	r3, [sp, #0]
 80080ec:	2302      	movs	r3, #2
 80080ee:	2201      	movs	r2, #1
 80080f0:	68f8      	ldr	r0, [r7, #12]
 80080f2:	f000 fac0 	bl	8008676 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80080f6:	2300      	movs	r3, #0
}
 80080f8:	4618      	mov	r0, r3
 80080fa:	3710      	adds	r7, #16
 80080fc:	46bd      	mov	sp, r7
 80080fe:	bd80      	pop	{r7, pc}

08008100 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8008100:	b580      	push	{r7, lr}
 8008102:	b086      	sub	sp, #24
 8008104:	af04      	add	r7, sp, #16
 8008106:	6078      	str	r0, [r7, #4]
 8008108:	4608      	mov	r0, r1
 800810a:	4611      	mov	r1, r2
 800810c:	461a      	mov	r2, r3
 800810e:	4603      	mov	r3, r0
 8008110:	70fb      	strb	r3, [r7, #3]
 8008112:	460b      	mov	r3, r1
 8008114:	70bb      	strb	r3, [r7, #2]
 8008116:	4613      	mov	r3, r2
 8008118:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800811a:	7878      	ldrb	r0, [r7, #1]
 800811c:	78ba      	ldrb	r2, [r7, #2]
 800811e:	78f9      	ldrb	r1, [r7, #3]
 8008120:	8b3b      	ldrh	r3, [r7, #24]
 8008122:	9302      	str	r3, [sp, #8]
 8008124:	7d3b      	ldrb	r3, [r7, #20]
 8008126:	9301      	str	r3, [sp, #4]
 8008128:	7c3b      	ldrb	r3, [r7, #16]
 800812a:	9300      	str	r3, [sp, #0]
 800812c:	4603      	mov	r3, r0
 800812e:	6878      	ldr	r0, [r7, #4]
 8008130:	f000 fa53 	bl	80085da <USBH_LL_OpenPipe>

  return USBH_OK;
 8008134:	2300      	movs	r3, #0
}
 8008136:	4618      	mov	r0, r3
 8008138:	3708      	adds	r7, #8
 800813a:	46bd      	mov	sp, r7
 800813c:	bd80      	pop	{r7, pc}

0800813e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800813e:	b580      	push	{r7, lr}
 8008140:	b082      	sub	sp, #8
 8008142:	af00      	add	r7, sp, #0
 8008144:	6078      	str	r0, [r7, #4]
 8008146:	460b      	mov	r3, r1
 8008148:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800814a:	78fb      	ldrb	r3, [r7, #3]
 800814c:	4619      	mov	r1, r3
 800814e:	6878      	ldr	r0, [r7, #4]
 8008150:	f000 fa72 	bl	8008638 <USBH_LL_ClosePipe>

  return USBH_OK;
 8008154:	2300      	movs	r3, #0
}
 8008156:	4618      	mov	r0, r3
 8008158:	3708      	adds	r7, #8
 800815a:	46bd      	mov	sp, r7
 800815c:	bd80      	pop	{r7, pc}

0800815e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800815e:	b580      	push	{r7, lr}
 8008160:	b084      	sub	sp, #16
 8008162:	af00      	add	r7, sp, #0
 8008164:	6078      	str	r0, [r7, #4]
 8008166:	460b      	mov	r3, r1
 8008168:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800816a:	6878      	ldr	r0, [r7, #4]
 800816c:	f000 f836 	bl	80081dc <USBH_GetFreePipe>
 8008170:	4603      	mov	r3, r0
 8008172:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8008174:	89fb      	ldrh	r3, [r7, #14]
 8008176:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800817a:	4293      	cmp	r3, r2
 800817c:	d00a      	beq.n	8008194 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800817e:	78fa      	ldrb	r2, [r7, #3]
 8008180:	89fb      	ldrh	r3, [r7, #14]
 8008182:	f003 030f 	and.w	r3, r3, #15
 8008186:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800818a:	6879      	ldr	r1, [r7, #4]
 800818c:	33e0      	adds	r3, #224	; 0xe0
 800818e:	009b      	lsls	r3, r3, #2
 8008190:	440b      	add	r3, r1
 8008192:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8008194:	89fb      	ldrh	r3, [r7, #14]
 8008196:	b2db      	uxtb	r3, r3
}
 8008198:	4618      	mov	r0, r3
 800819a:	3710      	adds	r7, #16
 800819c:	46bd      	mov	sp, r7
 800819e:	bd80      	pop	{r7, pc}

080081a0 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80081a0:	b480      	push	{r7}
 80081a2:	b083      	sub	sp, #12
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	6078      	str	r0, [r7, #4]
 80081a8:	460b      	mov	r3, r1
 80081aa:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 80081ac:	78fb      	ldrb	r3, [r7, #3]
 80081ae:	2b0f      	cmp	r3, #15
 80081b0:	d80d      	bhi.n	80081ce <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80081b2:	78fb      	ldrb	r3, [r7, #3]
 80081b4:	687a      	ldr	r2, [r7, #4]
 80081b6:	33e0      	adds	r3, #224	; 0xe0
 80081b8:	009b      	lsls	r3, r3, #2
 80081ba:	4413      	add	r3, r2
 80081bc:	685a      	ldr	r2, [r3, #4]
 80081be:	78fb      	ldrb	r3, [r7, #3]
 80081c0:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80081c4:	6879      	ldr	r1, [r7, #4]
 80081c6:	33e0      	adds	r3, #224	; 0xe0
 80081c8:	009b      	lsls	r3, r3, #2
 80081ca:	440b      	add	r3, r1
 80081cc:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80081ce:	2300      	movs	r3, #0
}
 80081d0:	4618      	mov	r0, r3
 80081d2:	370c      	adds	r7, #12
 80081d4:	46bd      	mov	sp, r7
 80081d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081da:	4770      	bx	lr

080081dc <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80081dc:	b480      	push	{r7}
 80081de:	b085      	sub	sp, #20
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80081e4:	2300      	movs	r3, #0
 80081e6:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 80081e8:	2300      	movs	r3, #0
 80081ea:	73fb      	strb	r3, [r7, #15]
 80081ec:	e00f      	b.n	800820e <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80081ee:	7bfb      	ldrb	r3, [r7, #15]
 80081f0:	687a      	ldr	r2, [r7, #4]
 80081f2:	33e0      	adds	r3, #224	; 0xe0
 80081f4:	009b      	lsls	r3, r3, #2
 80081f6:	4413      	add	r3, r2
 80081f8:	685b      	ldr	r3, [r3, #4]
 80081fa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d102      	bne.n	8008208 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8008202:	7bfb      	ldrb	r3, [r7, #15]
 8008204:	b29b      	uxth	r3, r3
 8008206:	e007      	b.n	8008218 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 8008208:	7bfb      	ldrb	r3, [r7, #15]
 800820a:	3301      	adds	r3, #1
 800820c:	73fb      	strb	r3, [r7, #15]
 800820e:	7bfb      	ldrb	r3, [r7, #15]
 8008210:	2b0f      	cmp	r3, #15
 8008212:	d9ec      	bls.n	80081ee <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8008214:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8008218:	4618      	mov	r0, r3
 800821a:	3714      	adds	r7, #20
 800821c:	46bd      	mov	sp, r7
 800821e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008222:	4770      	bx	lr

08008224 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8008224:	b580      	push	{r7, lr}
 8008226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8008228:	2201      	movs	r2, #1
 800822a:	490e      	ldr	r1, [pc, #56]	; (8008264 <MX_USB_HOST_Init+0x40>)
 800822c:	480e      	ldr	r0, [pc, #56]	; (8008268 <MX_USB_HOST_Init+0x44>)
 800822e:	f7fe fba7 	bl	8006980 <USBH_Init>
 8008232:	4603      	mov	r3, r0
 8008234:	2b00      	cmp	r3, #0
 8008236:	d001      	beq.n	800823c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8008238:	f7f8 fbfa 	bl	8000a30 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800823c:	490b      	ldr	r1, [pc, #44]	; (800826c <MX_USB_HOST_Init+0x48>)
 800823e:	480a      	ldr	r0, [pc, #40]	; (8008268 <MX_USB_HOST_Init+0x44>)
 8008240:	f7fe fc2c 	bl	8006a9c <USBH_RegisterClass>
 8008244:	4603      	mov	r3, r0
 8008246:	2b00      	cmp	r3, #0
 8008248:	d001      	beq.n	800824e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800824a:	f7f8 fbf1 	bl	8000a30 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800824e:	4806      	ldr	r0, [pc, #24]	; (8008268 <MX_USB_HOST_Init+0x44>)
 8008250:	f7fe fcb0 	bl	8006bb4 <USBH_Start>
 8008254:	4603      	mov	r3, r0
 8008256:	2b00      	cmp	r3, #0
 8008258:	d001      	beq.n	800825e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800825a:	f7f8 fbe9 	bl	8000a30 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800825e:	bf00      	nop
 8008260:	bd80      	pop	{r7, pc}
 8008262:	bf00      	nop
 8008264:	08008285 	.word	0x08008285
 8008268:	200001fc 	.word	0x200001fc
 800826c:	2000000c 	.word	0x2000000c

08008270 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8008270:	b580      	push	{r7, lr}
 8008272:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8008274:	4802      	ldr	r0, [pc, #8]	; (8008280 <MX_USB_HOST_Process+0x10>)
 8008276:	f7fe fcad 	bl	8006bd4 <USBH_Process>
}
 800827a:	bf00      	nop
 800827c:	bd80      	pop	{r7, pc}
 800827e:	bf00      	nop
 8008280:	200001fc 	.word	0x200001fc

08008284 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8008284:	b480      	push	{r7}
 8008286:	b083      	sub	sp, #12
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
 800828c:	460b      	mov	r3, r1
 800828e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8008290:	78fb      	ldrb	r3, [r7, #3]
 8008292:	3b01      	subs	r3, #1
 8008294:	2b04      	cmp	r3, #4
 8008296:	d819      	bhi.n	80082cc <USBH_UserProcess+0x48>
 8008298:	a201      	add	r2, pc, #4	; (adr r2, 80082a0 <USBH_UserProcess+0x1c>)
 800829a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800829e:	bf00      	nop
 80082a0:	080082cd 	.word	0x080082cd
 80082a4:	080082bd 	.word	0x080082bd
 80082a8:	080082cd 	.word	0x080082cd
 80082ac:	080082c5 	.word	0x080082c5
 80082b0:	080082b5 	.word	0x080082b5
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 80082b4:	4b09      	ldr	r3, [pc, #36]	; (80082dc <USBH_UserProcess+0x58>)
 80082b6:	2203      	movs	r2, #3
 80082b8:	701a      	strb	r2, [r3, #0]
  break;
 80082ba:	e008      	b.n	80082ce <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80082bc:	4b07      	ldr	r3, [pc, #28]	; (80082dc <USBH_UserProcess+0x58>)
 80082be:	2202      	movs	r2, #2
 80082c0:	701a      	strb	r2, [r3, #0]
  break;
 80082c2:	e004      	b.n	80082ce <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80082c4:	4b05      	ldr	r3, [pc, #20]	; (80082dc <USBH_UserProcess+0x58>)
 80082c6:	2201      	movs	r2, #1
 80082c8:	701a      	strb	r2, [r3, #0]
  break;
 80082ca:	e000      	b.n	80082ce <USBH_UserProcess+0x4a>

  default:
  break;
 80082cc:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 80082ce:	bf00      	nop
 80082d0:	370c      	adds	r7, #12
 80082d2:	46bd      	mov	sp, r7
 80082d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d8:	4770      	bx	lr
 80082da:	bf00      	nop
 80082dc:	200005d4 	.word	0x200005d4

080082e0 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b08a      	sub	sp, #40	; 0x28
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80082e8:	f107 0314 	add.w	r3, r7, #20
 80082ec:	2200      	movs	r2, #0
 80082ee:	601a      	str	r2, [r3, #0]
 80082f0:	605a      	str	r2, [r3, #4]
 80082f2:	609a      	str	r2, [r3, #8]
 80082f4:	60da      	str	r2, [r3, #12]
 80082f6:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008300:	d147      	bne.n	8008392 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008302:	2300      	movs	r3, #0
 8008304:	613b      	str	r3, [r7, #16]
 8008306:	4b25      	ldr	r3, [pc, #148]	; (800839c <HAL_HCD_MspInit+0xbc>)
 8008308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800830a:	4a24      	ldr	r2, [pc, #144]	; (800839c <HAL_HCD_MspInit+0xbc>)
 800830c:	f043 0301 	orr.w	r3, r3, #1
 8008310:	6313      	str	r3, [r2, #48]	; 0x30
 8008312:	4b22      	ldr	r3, [pc, #136]	; (800839c <HAL_HCD_MspInit+0xbc>)
 8008314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008316:	f003 0301 	and.w	r3, r3, #1
 800831a:	613b      	str	r3, [r7, #16]
 800831c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800831e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008322:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008324:	2300      	movs	r3, #0
 8008326:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008328:	2300      	movs	r3, #0
 800832a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800832c:	f107 0314 	add.w	r3, r7, #20
 8008330:	4619      	mov	r1, r3
 8008332:	481b      	ldr	r0, [pc, #108]	; (80083a0 <HAL_HCD_MspInit+0xc0>)
 8008334:	f7f8 ff60 	bl	80011f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8008338:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800833c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800833e:	2302      	movs	r3, #2
 8008340:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008342:	2300      	movs	r3, #0
 8008344:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008346:	2300      	movs	r3, #0
 8008348:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800834a:	230a      	movs	r3, #10
 800834c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800834e:	f107 0314 	add.w	r3, r7, #20
 8008352:	4619      	mov	r1, r3
 8008354:	4812      	ldr	r0, [pc, #72]	; (80083a0 <HAL_HCD_MspInit+0xc0>)
 8008356:	f7f8 ff4f 	bl	80011f8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800835a:	4b10      	ldr	r3, [pc, #64]	; (800839c <HAL_HCD_MspInit+0xbc>)
 800835c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800835e:	4a0f      	ldr	r2, [pc, #60]	; (800839c <HAL_HCD_MspInit+0xbc>)
 8008360:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008364:	6353      	str	r3, [r2, #52]	; 0x34
 8008366:	2300      	movs	r3, #0
 8008368:	60fb      	str	r3, [r7, #12]
 800836a:	4b0c      	ldr	r3, [pc, #48]	; (800839c <HAL_HCD_MspInit+0xbc>)
 800836c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800836e:	4a0b      	ldr	r2, [pc, #44]	; (800839c <HAL_HCD_MspInit+0xbc>)
 8008370:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008374:	6453      	str	r3, [r2, #68]	; 0x44
 8008376:	4b09      	ldr	r3, [pc, #36]	; (800839c <HAL_HCD_MspInit+0xbc>)
 8008378:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800837a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800837e:	60fb      	str	r3, [r7, #12]
 8008380:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008382:	2200      	movs	r2, #0
 8008384:	2100      	movs	r1, #0
 8008386:	2043      	movs	r0, #67	; 0x43
 8008388:	f7f8 feff 	bl	800118a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800838c:	2043      	movs	r0, #67	; 0x43
 800838e:	f7f8 ff18 	bl	80011c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008392:	bf00      	nop
 8008394:	3728      	adds	r7, #40	; 0x28
 8008396:	46bd      	mov	sp, r7
 8008398:	bd80      	pop	{r7, pc}
 800839a:	bf00      	nop
 800839c:	40023800 	.word	0x40023800
 80083a0:	40020000 	.word	0x40020000

080083a4 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b082      	sub	sp, #8
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80083b2:	4618      	mov	r0, r3
 80083b4:	f7fe ffed 	bl	8007392 <USBH_LL_IncTimer>
}
 80083b8:	bf00      	nop
 80083ba:	3708      	adds	r7, #8
 80083bc:	46bd      	mov	sp, r7
 80083be:	bd80      	pop	{r7, pc}

080083c0 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b082      	sub	sp, #8
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80083ce:	4618      	mov	r0, r3
 80083d0:	f7ff f825 	bl	800741e <USBH_LL_Connect>
}
 80083d4:	bf00      	nop
 80083d6:	3708      	adds	r7, #8
 80083d8:	46bd      	mov	sp, r7
 80083da:	bd80      	pop	{r7, pc}

080083dc <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80083dc:	b580      	push	{r7, lr}
 80083de:	b082      	sub	sp, #8
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80083ea:	4618      	mov	r0, r3
 80083ec:	f7ff f82e 	bl	800744c <USBH_LL_Disconnect>
}
 80083f0:	bf00      	nop
 80083f2:	3708      	adds	r7, #8
 80083f4:	46bd      	mov	sp, r7
 80083f6:	bd80      	pop	{r7, pc}

080083f8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80083f8:	b480      	push	{r7}
 80083fa:	b083      	sub	sp, #12
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	6078      	str	r0, [r7, #4]
 8008400:	460b      	mov	r3, r1
 8008402:	70fb      	strb	r3, [r7, #3]
 8008404:	4613      	mov	r3, r2
 8008406:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8008408:	bf00      	nop
 800840a:	370c      	adds	r7, #12
 800840c:	46bd      	mov	sp, r7
 800840e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008412:	4770      	bx	lr

08008414 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008414:	b580      	push	{r7, lr}
 8008416:	b082      	sub	sp, #8
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8008422:	4618      	mov	r0, r3
 8008424:	f7fe ffdf 	bl	80073e6 <USBH_LL_PortEnabled>
}
 8008428:	bf00      	nop
 800842a:	3708      	adds	r7, #8
 800842c:	46bd      	mov	sp, r7
 800842e:	bd80      	pop	{r7, pc}

08008430 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008430:	b580      	push	{r7, lr}
 8008432:	b082      	sub	sp, #8
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800843e:	4618      	mov	r0, r3
 8008440:	f7fe ffdf 	bl	8007402 <USBH_LL_PortDisabled>
}
 8008444:	bf00      	nop
 8008446:	3708      	adds	r7, #8
 8008448:	46bd      	mov	sp, r7
 800844a:	bd80      	pop	{r7, pc}

0800844c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800844c:	b580      	push	{r7, lr}
 800844e:	b082      	sub	sp, #8
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800845a:	2b01      	cmp	r3, #1
 800845c:	d12a      	bne.n	80084b4 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800845e:	4a18      	ldr	r2, [pc, #96]	; (80084c0 <USBH_LL_Init+0x74>)
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	4a15      	ldr	r2, [pc, #84]	; (80084c0 <USBH_LL_Init+0x74>)
 800846a:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800846e:	4b14      	ldr	r3, [pc, #80]	; (80084c0 <USBH_LL_Init+0x74>)
 8008470:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8008474:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8008476:	4b12      	ldr	r3, [pc, #72]	; (80084c0 <USBH_LL_Init+0x74>)
 8008478:	2208      	movs	r2, #8
 800847a:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800847c:	4b10      	ldr	r3, [pc, #64]	; (80084c0 <USBH_LL_Init+0x74>)
 800847e:	2201      	movs	r2, #1
 8008480:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008482:	4b0f      	ldr	r3, [pc, #60]	; (80084c0 <USBH_LL_Init+0x74>)
 8008484:	2200      	movs	r2, #0
 8008486:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8008488:	4b0d      	ldr	r3, [pc, #52]	; (80084c0 <USBH_LL_Init+0x74>)
 800848a:	2202      	movs	r2, #2
 800848c:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800848e:	4b0c      	ldr	r3, [pc, #48]	; (80084c0 <USBH_LL_Init+0x74>)
 8008490:	2200      	movs	r2, #0
 8008492:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8008494:	480a      	ldr	r0, [pc, #40]	; (80084c0 <USBH_LL_Init+0x74>)
 8008496:	f7f9 f864 	bl	8001562 <HAL_HCD_Init>
 800849a:	4603      	mov	r3, r0
 800849c:	2b00      	cmp	r3, #0
 800849e:	d001      	beq.n	80084a4 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 80084a0:	f7f8 fac6 	bl	8000a30 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 80084a4:	4806      	ldr	r0, [pc, #24]	; (80084c0 <USBH_LL_Init+0x74>)
 80084a6:	f7f9 fc48 	bl	8001d3a <HAL_HCD_GetCurrentFrame>
 80084aa:	4603      	mov	r3, r0
 80084ac:	4619      	mov	r1, r3
 80084ae:	6878      	ldr	r0, [r7, #4]
 80084b0:	f7fe ff60 	bl	8007374 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 80084b4:	2300      	movs	r3, #0
}
 80084b6:	4618      	mov	r0, r3
 80084b8:	3708      	adds	r7, #8
 80084ba:	46bd      	mov	sp, r7
 80084bc:	bd80      	pop	{r7, pc}
 80084be:	bf00      	nop
 80084c0:	200005d8 	.word	0x200005d8

080084c4 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	b084      	sub	sp, #16
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80084cc:	2300      	movs	r3, #0
 80084ce:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80084d0:	2300      	movs	r3, #0
 80084d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80084da:	4618      	mov	r0, r3
 80084dc:	f7f9 fbb7 	bl	8001c4e <HAL_HCD_Start>
 80084e0:	4603      	mov	r3, r0
 80084e2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80084e4:	7bfb      	ldrb	r3, [r7, #15]
 80084e6:	4618      	mov	r0, r3
 80084e8:	f000 f95c 	bl	80087a4 <USBH_Get_USB_Status>
 80084ec:	4603      	mov	r3, r0
 80084ee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80084f0:	7bbb      	ldrb	r3, [r7, #14]
}
 80084f2:	4618      	mov	r0, r3
 80084f4:	3710      	adds	r7, #16
 80084f6:	46bd      	mov	sp, r7
 80084f8:	bd80      	pop	{r7, pc}

080084fa <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80084fa:	b580      	push	{r7, lr}
 80084fc:	b084      	sub	sp, #16
 80084fe:	af00      	add	r7, sp, #0
 8008500:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008502:	2300      	movs	r3, #0
 8008504:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008506:	2300      	movs	r3, #0
 8008508:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008510:	4618      	mov	r0, r3
 8008512:	f7f9 fbbf 	bl	8001c94 <HAL_HCD_Stop>
 8008516:	4603      	mov	r3, r0
 8008518:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800851a:	7bfb      	ldrb	r3, [r7, #15]
 800851c:	4618      	mov	r0, r3
 800851e:	f000 f941 	bl	80087a4 <USBH_Get_USB_Status>
 8008522:	4603      	mov	r3, r0
 8008524:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008526:	7bbb      	ldrb	r3, [r7, #14]
}
 8008528:	4618      	mov	r0, r3
 800852a:	3710      	adds	r7, #16
 800852c:	46bd      	mov	sp, r7
 800852e:	bd80      	pop	{r7, pc}

08008530 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8008530:	b580      	push	{r7, lr}
 8008532:	b084      	sub	sp, #16
 8008534:	af00      	add	r7, sp, #0
 8008536:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8008538:	2301      	movs	r3, #1
 800853a:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008542:	4618      	mov	r0, r3
 8008544:	f7f9 fc07 	bl	8001d56 <HAL_HCD_GetCurrentSpeed>
 8008548:	4603      	mov	r3, r0
 800854a:	2b02      	cmp	r3, #2
 800854c:	d00c      	beq.n	8008568 <USBH_LL_GetSpeed+0x38>
 800854e:	2b02      	cmp	r3, #2
 8008550:	d80d      	bhi.n	800856e <USBH_LL_GetSpeed+0x3e>
 8008552:	2b00      	cmp	r3, #0
 8008554:	d002      	beq.n	800855c <USBH_LL_GetSpeed+0x2c>
 8008556:	2b01      	cmp	r3, #1
 8008558:	d003      	beq.n	8008562 <USBH_LL_GetSpeed+0x32>
 800855a:	e008      	b.n	800856e <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800855c:	2300      	movs	r3, #0
 800855e:	73fb      	strb	r3, [r7, #15]
    break;
 8008560:	e008      	b.n	8008574 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8008562:	2301      	movs	r3, #1
 8008564:	73fb      	strb	r3, [r7, #15]
    break;
 8008566:	e005      	b.n	8008574 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8008568:	2302      	movs	r3, #2
 800856a:	73fb      	strb	r3, [r7, #15]
    break;
 800856c:	e002      	b.n	8008574 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800856e:	2301      	movs	r3, #1
 8008570:	73fb      	strb	r3, [r7, #15]
    break;
 8008572:	bf00      	nop
  }
  return  speed;
 8008574:	7bfb      	ldrb	r3, [r7, #15]
}
 8008576:	4618      	mov	r0, r3
 8008578:	3710      	adds	r7, #16
 800857a:	46bd      	mov	sp, r7
 800857c:	bd80      	pop	{r7, pc}

0800857e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800857e:	b580      	push	{r7, lr}
 8008580:	b084      	sub	sp, #16
 8008582:	af00      	add	r7, sp, #0
 8008584:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008586:	2300      	movs	r3, #0
 8008588:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800858a:	2300      	movs	r3, #0
 800858c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008594:	4618      	mov	r0, r3
 8008596:	f7f9 fb9a 	bl	8001cce <HAL_HCD_ResetPort>
 800859a:	4603      	mov	r3, r0
 800859c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800859e:	7bfb      	ldrb	r3, [r7, #15]
 80085a0:	4618      	mov	r0, r3
 80085a2:	f000 f8ff 	bl	80087a4 <USBH_Get_USB_Status>
 80085a6:	4603      	mov	r3, r0
 80085a8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80085aa:	7bbb      	ldrb	r3, [r7, #14]
}
 80085ac:	4618      	mov	r0, r3
 80085ae:	3710      	adds	r7, #16
 80085b0:	46bd      	mov	sp, r7
 80085b2:	bd80      	pop	{r7, pc}

080085b4 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b082      	sub	sp, #8
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
 80085bc:	460b      	mov	r3, r1
 80085be:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80085c6:	78fa      	ldrb	r2, [r7, #3]
 80085c8:	4611      	mov	r1, r2
 80085ca:	4618      	mov	r0, r3
 80085cc:	f7f9 fba1 	bl	8001d12 <HAL_HCD_HC_GetXferCount>
 80085d0:	4603      	mov	r3, r0
}
 80085d2:	4618      	mov	r0, r3
 80085d4:	3708      	adds	r7, #8
 80085d6:	46bd      	mov	sp, r7
 80085d8:	bd80      	pop	{r7, pc}

080085da <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80085da:	b590      	push	{r4, r7, lr}
 80085dc:	b089      	sub	sp, #36	; 0x24
 80085de:	af04      	add	r7, sp, #16
 80085e0:	6078      	str	r0, [r7, #4]
 80085e2:	4608      	mov	r0, r1
 80085e4:	4611      	mov	r1, r2
 80085e6:	461a      	mov	r2, r3
 80085e8:	4603      	mov	r3, r0
 80085ea:	70fb      	strb	r3, [r7, #3]
 80085ec:	460b      	mov	r3, r1
 80085ee:	70bb      	strb	r3, [r7, #2]
 80085f0:	4613      	mov	r3, r2
 80085f2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80085f4:	2300      	movs	r3, #0
 80085f6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80085f8:	2300      	movs	r3, #0
 80085fa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8008602:	787c      	ldrb	r4, [r7, #1]
 8008604:	78ba      	ldrb	r2, [r7, #2]
 8008606:	78f9      	ldrb	r1, [r7, #3]
 8008608:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800860a:	9302      	str	r3, [sp, #8]
 800860c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008610:	9301      	str	r3, [sp, #4]
 8008612:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008616:	9300      	str	r3, [sp, #0]
 8008618:	4623      	mov	r3, r4
 800861a:	f7f9 f804 	bl	8001626 <HAL_HCD_HC_Init>
 800861e:	4603      	mov	r3, r0
 8008620:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8008622:	7bfb      	ldrb	r3, [r7, #15]
 8008624:	4618      	mov	r0, r3
 8008626:	f000 f8bd 	bl	80087a4 <USBH_Get_USB_Status>
 800862a:	4603      	mov	r3, r0
 800862c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800862e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008630:	4618      	mov	r0, r3
 8008632:	3714      	adds	r7, #20
 8008634:	46bd      	mov	sp, r7
 8008636:	bd90      	pop	{r4, r7, pc}

08008638 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008638:	b580      	push	{r7, lr}
 800863a:	b084      	sub	sp, #16
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]
 8008640:	460b      	mov	r3, r1
 8008642:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008644:	2300      	movs	r3, #0
 8008646:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008648:	2300      	movs	r3, #0
 800864a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008652:	78fa      	ldrb	r2, [r7, #3]
 8008654:	4611      	mov	r1, r2
 8008656:	4618      	mov	r0, r3
 8008658:	f7f9 f874 	bl	8001744 <HAL_HCD_HC_Halt>
 800865c:	4603      	mov	r3, r0
 800865e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008660:	7bfb      	ldrb	r3, [r7, #15]
 8008662:	4618      	mov	r0, r3
 8008664:	f000 f89e 	bl	80087a4 <USBH_Get_USB_Status>
 8008668:	4603      	mov	r3, r0
 800866a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800866c:	7bbb      	ldrb	r3, [r7, #14]
}
 800866e:	4618      	mov	r0, r3
 8008670:	3710      	adds	r7, #16
 8008672:	46bd      	mov	sp, r7
 8008674:	bd80      	pop	{r7, pc}

08008676 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8008676:	b590      	push	{r4, r7, lr}
 8008678:	b089      	sub	sp, #36	; 0x24
 800867a:	af04      	add	r7, sp, #16
 800867c:	6078      	str	r0, [r7, #4]
 800867e:	4608      	mov	r0, r1
 8008680:	4611      	mov	r1, r2
 8008682:	461a      	mov	r2, r3
 8008684:	4603      	mov	r3, r0
 8008686:	70fb      	strb	r3, [r7, #3]
 8008688:	460b      	mov	r3, r1
 800868a:	70bb      	strb	r3, [r7, #2]
 800868c:	4613      	mov	r3, r2
 800868e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008690:	2300      	movs	r3, #0
 8008692:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008694:	2300      	movs	r3, #0
 8008696:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800869e:	787c      	ldrb	r4, [r7, #1]
 80086a0:	78ba      	ldrb	r2, [r7, #2]
 80086a2:	78f9      	ldrb	r1, [r7, #3]
 80086a4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80086a8:	9303      	str	r3, [sp, #12]
 80086aa:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80086ac:	9302      	str	r3, [sp, #8]
 80086ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086b0:	9301      	str	r3, [sp, #4]
 80086b2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80086b6:	9300      	str	r3, [sp, #0]
 80086b8:	4623      	mov	r3, r4
 80086ba:	f7f9 f867 	bl	800178c <HAL_HCD_HC_SubmitRequest>
 80086be:	4603      	mov	r3, r0
 80086c0:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 80086c2:	7bfb      	ldrb	r3, [r7, #15]
 80086c4:	4618      	mov	r0, r3
 80086c6:	f000 f86d 	bl	80087a4 <USBH_Get_USB_Status>
 80086ca:	4603      	mov	r3, r0
 80086cc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80086ce:	7bbb      	ldrb	r3, [r7, #14]
}
 80086d0:	4618      	mov	r0, r3
 80086d2:	3714      	adds	r7, #20
 80086d4:	46bd      	mov	sp, r7
 80086d6:	bd90      	pop	{r4, r7, pc}

080086d8 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	b082      	sub	sp, #8
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]
 80086e0:	460b      	mov	r3, r1
 80086e2:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80086ea:	78fa      	ldrb	r2, [r7, #3]
 80086ec:	4611      	mov	r1, r2
 80086ee:	4618      	mov	r0, r3
 80086f0:	f7f9 fafb 	bl	8001cea <HAL_HCD_HC_GetURBState>
 80086f4:	4603      	mov	r3, r0
}
 80086f6:	4618      	mov	r0, r3
 80086f8:	3708      	adds	r7, #8
 80086fa:	46bd      	mov	sp, r7
 80086fc:	bd80      	pop	{r7, pc}

080086fe <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 80086fe:	b580      	push	{r7, lr}
 8008700:	b082      	sub	sp, #8
 8008702:	af00      	add	r7, sp, #0
 8008704:	6078      	str	r0, [r7, #4]
 8008706:	460b      	mov	r3, r1
 8008708:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8008710:	2b01      	cmp	r3, #1
 8008712:	d103      	bne.n	800871c <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8008714:	78fb      	ldrb	r3, [r7, #3]
 8008716:	4618      	mov	r0, r3
 8008718:	f000 f870 	bl	80087fc <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800871c:	20c8      	movs	r0, #200	; 0xc8
 800871e:	f7f8 fc35 	bl	8000f8c <HAL_Delay>
  return USBH_OK;
 8008722:	2300      	movs	r3, #0
}
 8008724:	4618      	mov	r0, r3
 8008726:	3708      	adds	r7, #8
 8008728:	46bd      	mov	sp, r7
 800872a:	bd80      	pop	{r7, pc}

0800872c <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800872c:	b480      	push	{r7}
 800872e:	b085      	sub	sp, #20
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
 8008734:	460b      	mov	r3, r1
 8008736:	70fb      	strb	r3, [r7, #3]
 8008738:	4613      	mov	r3, r2
 800873a:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008742:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8008744:	78fb      	ldrb	r3, [r7, #3]
 8008746:	68fa      	ldr	r2, [r7, #12]
 8008748:	212c      	movs	r1, #44	; 0x2c
 800874a:	fb01 f303 	mul.w	r3, r1, r3
 800874e:	4413      	add	r3, r2
 8008750:	333b      	adds	r3, #59	; 0x3b
 8008752:	781b      	ldrb	r3, [r3, #0]
 8008754:	2b00      	cmp	r3, #0
 8008756:	d009      	beq.n	800876c <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8008758:	78fb      	ldrb	r3, [r7, #3]
 800875a:	68fa      	ldr	r2, [r7, #12]
 800875c:	212c      	movs	r1, #44	; 0x2c
 800875e:	fb01 f303 	mul.w	r3, r1, r3
 8008762:	4413      	add	r3, r2
 8008764:	3354      	adds	r3, #84	; 0x54
 8008766:	78ba      	ldrb	r2, [r7, #2]
 8008768:	701a      	strb	r2, [r3, #0]
 800876a:	e008      	b.n	800877e <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800876c:	78fb      	ldrb	r3, [r7, #3]
 800876e:	68fa      	ldr	r2, [r7, #12]
 8008770:	212c      	movs	r1, #44	; 0x2c
 8008772:	fb01 f303 	mul.w	r3, r1, r3
 8008776:	4413      	add	r3, r2
 8008778:	3355      	adds	r3, #85	; 0x55
 800877a:	78ba      	ldrb	r2, [r7, #2]
 800877c:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800877e:	2300      	movs	r3, #0
}
 8008780:	4618      	mov	r0, r3
 8008782:	3714      	adds	r7, #20
 8008784:	46bd      	mov	sp, r7
 8008786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878a:	4770      	bx	lr

0800878c <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800878c:	b580      	push	{r7, lr}
 800878e:	b082      	sub	sp, #8
 8008790:	af00      	add	r7, sp, #0
 8008792:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8008794:	6878      	ldr	r0, [r7, #4]
 8008796:	f7f8 fbf9 	bl	8000f8c <HAL_Delay>
}
 800879a:	bf00      	nop
 800879c:	3708      	adds	r7, #8
 800879e:	46bd      	mov	sp, r7
 80087a0:	bd80      	pop	{r7, pc}
	...

080087a4 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80087a4:	b480      	push	{r7}
 80087a6:	b085      	sub	sp, #20
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	4603      	mov	r3, r0
 80087ac:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80087ae:	2300      	movs	r3, #0
 80087b0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80087b2:	79fb      	ldrb	r3, [r7, #7]
 80087b4:	2b03      	cmp	r3, #3
 80087b6:	d817      	bhi.n	80087e8 <USBH_Get_USB_Status+0x44>
 80087b8:	a201      	add	r2, pc, #4	; (adr r2, 80087c0 <USBH_Get_USB_Status+0x1c>)
 80087ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087be:	bf00      	nop
 80087c0:	080087d1 	.word	0x080087d1
 80087c4:	080087d7 	.word	0x080087d7
 80087c8:	080087dd 	.word	0x080087dd
 80087cc:	080087e3 	.word	0x080087e3
  {
    case HAL_OK :
      usb_status = USBH_OK;
 80087d0:	2300      	movs	r3, #0
 80087d2:	73fb      	strb	r3, [r7, #15]
    break;
 80087d4:	e00b      	b.n	80087ee <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80087d6:	2302      	movs	r3, #2
 80087d8:	73fb      	strb	r3, [r7, #15]
    break;
 80087da:	e008      	b.n	80087ee <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80087dc:	2301      	movs	r3, #1
 80087de:	73fb      	strb	r3, [r7, #15]
    break;
 80087e0:	e005      	b.n	80087ee <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80087e2:	2302      	movs	r3, #2
 80087e4:	73fb      	strb	r3, [r7, #15]
    break;
 80087e6:	e002      	b.n	80087ee <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80087e8:	2302      	movs	r3, #2
 80087ea:	73fb      	strb	r3, [r7, #15]
    break;
 80087ec:	bf00      	nop
  }
  return usb_status;
 80087ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80087f0:	4618      	mov	r0, r3
 80087f2:	3714      	adds	r7, #20
 80087f4:	46bd      	mov	sp, r7
 80087f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087fa:	4770      	bx	lr

080087fc <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 80087fc:	b580      	push	{r7, lr}
 80087fe:	b084      	sub	sp, #16
 8008800:	af00      	add	r7, sp, #0
 8008802:	4603      	mov	r3, r0
 8008804:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8008806:	79fb      	ldrb	r3, [r7, #7]
 8008808:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800880a:	79fb      	ldrb	r3, [r7, #7]
 800880c:	2b00      	cmp	r3, #0
 800880e:	d102      	bne.n	8008816 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8008810:	2300      	movs	r3, #0
 8008812:	73fb      	strb	r3, [r7, #15]
 8008814:	e001      	b.n	800881a <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8008816:	2301      	movs	r3, #1
 8008818:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800881a:	7bfb      	ldrb	r3, [r7, #15]
 800881c:	461a      	mov	r2, r3
 800881e:	2101      	movs	r1, #1
 8008820:	4803      	ldr	r0, [pc, #12]	; (8008830 <MX_DriverVbusFS+0x34>)
 8008822:	f7f8 fe85 	bl	8001530 <HAL_GPIO_WritePin>
}
 8008826:	bf00      	nop
 8008828:	3710      	adds	r7, #16
 800882a:	46bd      	mov	sp, r7
 800882c:	bd80      	pop	{r7, pc}
 800882e:	bf00      	nop
 8008830:	40020800 	.word	0x40020800

08008834 <__errno>:
 8008834:	4b01      	ldr	r3, [pc, #4]	; (800883c <__errno+0x8>)
 8008836:	6818      	ldr	r0, [r3, #0]
 8008838:	4770      	bx	lr
 800883a:	bf00      	nop
 800883c:	2000002c 	.word	0x2000002c

08008840 <__libc_init_array>:
 8008840:	b570      	push	{r4, r5, r6, lr}
 8008842:	4d0d      	ldr	r5, [pc, #52]	; (8008878 <__libc_init_array+0x38>)
 8008844:	4c0d      	ldr	r4, [pc, #52]	; (800887c <__libc_init_array+0x3c>)
 8008846:	1b64      	subs	r4, r4, r5
 8008848:	10a4      	asrs	r4, r4, #2
 800884a:	2600      	movs	r6, #0
 800884c:	42a6      	cmp	r6, r4
 800884e:	d109      	bne.n	8008864 <__libc_init_array+0x24>
 8008850:	4d0b      	ldr	r5, [pc, #44]	; (8008880 <__libc_init_array+0x40>)
 8008852:	4c0c      	ldr	r4, [pc, #48]	; (8008884 <__libc_init_array+0x44>)
 8008854:	f000 f92e 	bl	8008ab4 <_init>
 8008858:	1b64      	subs	r4, r4, r5
 800885a:	10a4      	asrs	r4, r4, #2
 800885c:	2600      	movs	r6, #0
 800885e:	42a6      	cmp	r6, r4
 8008860:	d105      	bne.n	800886e <__libc_init_array+0x2e>
 8008862:	bd70      	pop	{r4, r5, r6, pc}
 8008864:	f855 3b04 	ldr.w	r3, [r5], #4
 8008868:	4798      	blx	r3
 800886a:	3601      	adds	r6, #1
 800886c:	e7ee      	b.n	800884c <__libc_init_array+0xc>
 800886e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008872:	4798      	blx	r3
 8008874:	3601      	adds	r6, #1
 8008876:	e7f2      	b.n	800885e <__libc_init_array+0x1e>
 8008878:	08008afc 	.word	0x08008afc
 800887c:	08008afc 	.word	0x08008afc
 8008880:	08008afc 	.word	0x08008afc
 8008884:	08008b00 	.word	0x08008b00

08008888 <malloc>:
 8008888:	4b02      	ldr	r3, [pc, #8]	; (8008894 <malloc+0xc>)
 800888a:	4601      	mov	r1, r0
 800888c:	6818      	ldr	r0, [r3, #0]
 800888e:	f000 b87f 	b.w	8008990 <_malloc_r>
 8008892:	bf00      	nop
 8008894:	2000002c 	.word	0x2000002c

08008898 <free>:
 8008898:	4b02      	ldr	r3, [pc, #8]	; (80088a4 <free+0xc>)
 800889a:	4601      	mov	r1, r0
 800889c:	6818      	ldr	r0, [r3, #0]
 800889e:	f000 b80b 	b.w	80088b8 <_free_r>
 80088a2:	bf00      	nop
 80088a4:	2000002c 	.word	0x2000002c

080088a8 <memset>:
 80088a8:	4402      	add	r2, r0
 80088aa:	4603      	mov	r3, r0
 80088ac:	4293      	cmp	r3, r2
 80088ae:	d100      	bne.n	80088b2 <memset+0xa>
 80088b0:	4770      	bx	lr
 80088b2:	f803 1b01 	strb.w	r1, [r3], #1
 80088b6:	e7f9      	b.n	80088ac <memset+0x4>

080088b8 <_free_r>:
 80088b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80088ba:	2900      	cmp	r1, #0
 80088bc:	d044      	beq.n	8008948 <_free_r+0x90>
 80088be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80088c2:	9001      	str	r0, [sp, #4]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	f1a1 0404 	sub.w	r4, r1, #4
 80088ca:	bfb8      	it	lt
 80088cc:	18e4      	addlt	r4, r4, r3
 80088ce:	f000 f8e3 	bl	8008a98 <__malloc_lock>
 80088d2:	4a1e      	ldr	r2, [pc, #120]	; (800894c <_free_r+0x94>)
 80088d4:	9801      	ldr	r0, [sp, #4]
 80088d6:	6813      	ldr	r3, [r2, #0]
 80088d8:	b933      	cbnz	r3, 80088e8 <_free_r+0x30>
 80088da:	6063      	str	r3, [r4, #4]
 80088dc:	6014      	str	r4, [r2, #0]
 80088de:	b003      	add	sp, #12
 80088e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80088e4:	f000 b8de 	b.w	8008aa4 <__malloc_unlock>
 80088e8:	42a3      	cmp	r3, r4
 80088ea:	d908      	bls.n	80088fe <_free_r+0x46>
 80088ec:	6825      	ldr	r5, [r4, #0]
 80088ee:	1961      	adds	r1, r4, r5
 80088f0:	428b      	cmp	r3, r1
 80088f2:	bf01      	itttt	eq
 80088f4:	6819      	ldreq	r1, [r3, #0]
 80088f6:	685b      	ldreq	r3, [r3, #4]
 80088f8:	1949      	addeq	r1, r1, r5
 80088fa:	6021      	streq	r1, [r4, #0]
 80088fc:	e7ed      	b.n	80088da <_free_r+0x22>
 80088fe:	461a      	mov	r2, r3
 8008900:	685b      	ldr	r3, [r3, #4]
 8008902:	b10b      	cbz	r3, 8008908 <_free_r+0x50>
 8008904:	42a3      	cmp	r3, r4
 8008906:	d9fa      	bls.n	80088fe <_free_r+0x46>
 8008908:	6811      	ldr	r1, [r2, #0]
 800890a:	1855      	adds	r5, r2, r1
 800890c:	42a5      	cmp	r5, r4
 800890e:	d10b      	bne.n	8008928 <_free_r+0x70>
 8008910:	6824      	ldr	r4, [r4, #0]
 8008912:	4421      	add	r1, r4
 8008914:	1854      	adds	r4, r2, r1
 8008916:	42a3      	cmp	r3, r4
 8008918:	6011      	str	r1, [r2, #0]
 800891a:	d1e0      	bne.n	80088de <_free_r+0x26>
 800891c:	681c      	ldr	r4, [r3, #0]
 800891e:	685b      	ldr	r3, [r3, #4]
 8008920:	6053      	str	r3, [r2, #4]
 8008922:	4421      	add	r1, r4
 8008924:	6011      	str	r1, [r2, #0]
 8008926:	e7da      	b.n	80088de <_free_r+0x26>
 8008928:	d902      	bls.n	8008930 <_free_r+0x78>
 800892a:	230c      	movs	r3, #12
 800892c:	6003      	str	r3, [r0, #0]
 800892e:	e7d6      	b.n	80088de <_free_r+0x26>
 8008930:	6825      	ldr	r5, [r4, #0]
 8008932:	1961      	adds	r1, r4, r5
 8008934:	428b      	cmp	r3, r1
 8008936:	bf04      	itt	eq
 8008938:	6819      	ldreq	r1, [r3, #0]
 800893a:	685b      	ldreq	r3, [r3, #4]
 800893c:	6063      	str	r3, [r4, #4]
 800893e:	bf04      	itt	eq
 8008940:	1949      	addeq	r1, r1, r5
 8008942:	6021      	streq	r1, [r4, #0]
 8008944:	6054      	str	r4, [r2, #4]
 8008946:	e7ca      	b.n	80088de <_free_r+0x26>
 8008948:	b003      	add	sp, #12
 800894a:	bd30      	pop	{r4, r5, pc}
 800894c:	200008dc 	.word	0x200008dc

08008950 <sbrk_aligned>:
 8008950:	b570      	push	{r4, r5, r6, lr}
 8008952:	4e0e      	ldr	r6, [pc, #56]	; (800898c <sbrk_aligned+0x3c>)
 8008954:	460c      	mov	r4, r1
 8008956:	6831      	ldr	r1, [r6, #0]
 8008958:	4605      	mov	r5, r0
 800895a:	b911      	cbnz	r1, 8008962 <sbrk_aligned+0x12>
 800895c:	f000 f88c 	bl	8008a78 <_sbrk_r>
 8008960:	6030      	str	r0, [r6, #0]
 8008962:	4621      	mov	r1, r4
 8008964:	4628      	mov	r0, r5
 8008966:	f000 f887 	bl	8008a78 <_sbrk_r>
 800896a:	1c43      	adds	r3, r0, #1
 800896c:	d00a      	beq.n	8008984 <sbrk_aligned+0x34>
 800896e:	1cc4      	adds	r4, r0, #3
 8008970:	f024 0403 	bic.w	r4, r4, #3
 8008974:	42a0      	cmp	r0, r4
 8008976:	d007      	beq.n	8008988 <sbrk_aligned+0x38>
 8008978:	1a21      	subs	r1, r4, r0
 800897a:	4628      	mov	r0, r5
 800897c:	f000 f87c 	bl	8008a78 <_sbrk_r>
 8008980:	3001      	adds	r0, #1
 8008982:	d101      	bne.n	8008988 <sbrk_aligned+0x38>
 8008984:	f04f 34ff 	mov.w	r4, #4294967295
 8008988:	4620      	mov	r0, r4
 800898a:	bd70      	pop	{r4, r5, r6, pc}
 800898c:	200008e0 	.word	0x200008e0

08008990 <_malloc_r>:
 8008990:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008994:	1ccd      	adds	r5, r1, #3
 8008996:	f025 0503 	bic.w	r5, r5, #3
 800899a:	3508      	adds	r5, #8
 800899c:	2d0c      	cmp	r5, #12
 800899e:	bf38      	it	cc
 80089a0:	250c      	movcc	r5, #12
 80089a2:	2d00      	cmp	r5, #0
 80089a4:	4607      	mov	r7, r0
 80089a6:	db01      	blt.n	80089ac <_malloc_r+0x1c>
 80089a8:	42a9      	cmp	r1, r5
 80089aa:	d905      	bls.n	80089b8 <_malloc_r+0x28>
 80089ac:	230c      	movs	r3, #12
 80089ae:	603b      	str	r3, [r7, #0]
 80089b0:	2600      	movs	r6, #0
 80089b2:	4630      	mov	r0, r6
 80089b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089b8:	4e2e      	ldr	r6, [pc, #184]	; (8008a74 <_malloc_r+0xe4>)
 80089ba:	f000 f86d 	bl	8008a98 <__malloc_lock>
 80089be:	6833      	ldr	r3, [r6, #0]
 80089c0:	461c      	mov	r4, r3
 80089c2:	bb34      	cbnz	r4, 8008a12 <_malloc_r+0x82>
 80089c4:	4629      	mov	r1, r5
 80089c6:	4638      	mov	r0, r7
 80089c8:	f7ff ffc2 	bl	8008950 <sbrk_aligned>
 80089cc:	1c43      	adds	r3, r0, #1
 80089ce:	4604      	mov	r4, r0
 80089d0:	d14d      	bne.n	8008a6e <_malloc_r+0xde>
 80089d2:	6834      	ldr	r4, [r6, #0]
 80089d4:	4626      	mov	r6, r4
 80089d6:	2e00      	cmp	r6, #0
 80089d8:	d140      	bne.n	8008a5c <_malloc_r+0xcc>
 80089da:	6823      	ldr	r3, [r4, #0]
 80089dc:	4631      	mov	r1, r6
 80089de:	4638      	mov	r0, r7
 80089e0:	eb04 0803 	add.w	r8, r4, r3
 80089e4:	f000 f848 	bl	8008a78 <_sbrk_r>
 80089e8:	4580      	cmp	r8, r0
 80089ea:	d13a      	bne.n	8008a62 <_malloc_r+0xd2>
 80089ec:	6821      	ldr	r1, [r4, #0]
 80089ee:	3503      	adds	r5, #3
 80089f0:	1a6d      	subs	r5, r5, r1
 80089f2:	f025 0503 	bic.w	r5, r5, #3
 80089f6:	3508      	adds	r5, #8
 80089f8:	2d0c      	cmp	r5, #12
 80089fa:	bf38      	it	cc
 80089fc:	250c      	movcc	r5, #12
 80089fe:	4629      	mov	r1, r5
 8008a00:	4638      	mov	r0, r7
 8008a02:	f7ff ffa5 	bl	8008950 <sbrk_aligned>
 8008a06:	3001      	adds	r0, #1
 8008a08:	d02b      	beq.n	8008a62 <_malloc_r+0xd2>
 8008a0a:	6823      	ldr	r3, [r4, #0]
 8008a0c:	442b      	add	r3, r5
 8008a0e:	6023      	str	r3, [r4, #0]
 8008a10:	e00e      	b.n	8008a30 <_malloc_r+0xa0>
 8008a12:	6822      	ldr	r2, [r4, #0]
 8008a14:	1b52      	subs	r2, r2, r5
 8008a16:	d41e      	bmi.n	8008a56 <_malloc_r+0xc6>
 8008a18:	2a0b      	cmp	r2, #11
 8008a1a:	d916      	bls.n	8008a4a <_malloc_r+0xba>
 8008a1c:	1961      	adds	r1, r4, r5
 8008a1e:	42a3      	cmp	r3, r4
 8008a20:	6025      	str	r5, [r4, #0]
 8008a22:	bf18      	it	ne
 8008a24:	6059      	strne	r1, [r3, #4]
 8008a26:	6863      	ldr	r3, [r4, #4]
 8008a28:	bf08      	it	eq
 8008a2a:	6031      	streq	r1, [r6, #0]
 8008a2c:	5162      	str	r2, [r4, r5]
 8008a2e:	604b      	str	r3, [r1, #4]
 8008a30:	4638      	mov	r0, r7
 8008a32:	f104 060b 	add.w	r6, r4, #11
 8008a36:	f000 f835 	bl	8008aa4 <__malloc_unlock>
 8008a3a:	f026 0607 	bic.w	r6, r6, #7
 8008a3e:	1d23      	adds	r3, r4, #4
 8008a40:	1af2      	subs	r2, r6, r3
 8008a42:	d0b6      	beq.n	80089b2 <_malloc_r+0x22>
 8008a44:	1b9b      	subs	r3, r3, r6
 8008a46:	50a3      	str	r3, [r4, r2]
 8008a48:	e7b3      	b.n	80089b2 <_malloc_r+0x22>
 8008a4a:	6862      	ldr	r2, [r4, #4]
 8008a4c:	42a3      	cmp	r3, r4
 8008a4e:	bf0c      	ite	eq
 8008a50:	6032      	streq	r2, [r6, #0]
 8008a52:	605a      	strne	r2, [r3, #4]
 8008a54:	e7ec      	b.n	8008a30 <_malloc_r+0xa0>
 8008a56:	4623      	mov	r3, r4
 8008a58:	6864      	ldr	r4, [r4, #4]
 8008a5a:	e7b2      	b.n	80089c2 <_malloc_r+0x32>
 8008a5c:	4634      	mov	r4, r6
 8008a5e:	6876      	ldr	r6, [r6, #4]
 8008a60:	e7b9      	b.n	80089d6 <_malloc_r+0x46>
 8008a62:	230c      	movs	r3, #12
 8008a64:	603b      	str	r3, [r7, #0]
 8008a66:	4638      	mov	r0, r7
 8008a68:	f000 f81c 	bl	8008aa4 <__malloc_unlock>
 8008a6c:	e7a1      	b.n	80089b2 <_malloc_r+0x22>
 8008a6e:	6025      	str	r5, [r4, #0]
 8008a70:	e7de      	b.n	8008a30 <_malloc_r+0xa0>
 8008a72:	bf00      	nop
 8008a74:	200008dc 	.word	0x200008dc

08008a78 <_sbrk_r>:
 8008a78:	b538      	push	{r3, r4, r5, lr}
 8008a7a:	4d06      	ldr	r5, [pc, #24]	; (8008a94 <_sbrk_r+0x1c>)
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	4604      	mov	r4, r0
 8008a80:	4608      	mov	r0, r1
 8008a82:	602b      	str	r3, [r5, #0]
 8008a84:	f7f8 f99e 	bl	8000dc4 <_sbrk>
 8008a88:	1c43      	adds	r3, r0, #1
 8008a8a:	d102      	bne.n	8008a92 <_sbrk_r+0x1a>
 8008a8c:	682b      	ldr	r3, [r5, #0]
 8008a8e:	b103      	cbz	r3, 8008a92 <_sbrk_r+0x1a>
 8008a90:	6023      	str	r3, [r4, #0]
 8008a92:	bd38      	pop	{r3, r4, r5, pc}
 8008a94:	200008e4 	.word	0x200008e4

08008a98 <__malloc_lock>:
 8008a98:	4801      	ldr	r0, [pc, #4]	; (8008aa0 <__malloc_lock+0x8>)
 8008a9a:	f000 b809 	b.w	8008ab0 <__retarget_lock_acquire_recursive>
 8008a9e:	bf00      	nop
 8008aa0:	200008e8 	.word	0x200008e8

08008aa4 <__malloc_unlock>:
 8008aa4:	4801      	ldr	r0, [pc, #4]	; (8008aac <__malloc_unlock+0x8>)
 8008aa6:	f000 b804 	b.w	8008ab2 <__retarget_lock_release_recursive>
 8008aaa:	bf00      	nop
 8008aac:	200008e8 	.word	0x200008e8

08008ab0 <__retarget_lock_acquire_recursive>:
 8008ab0:	4770      	bx	lr

08008ab2 <__retarget_lock_release_recursive>:
 8008ab2:	4770      	bx	lr

08008ab4 <_init>:
 8008ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ab6:	bf00      	nop
 8008ab8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008aba:	bc08      	pop	{r3}
 8008abc:	469e      	mov	lr, r3
 8008abe:	4770      	bx	lr

08008ac0 <_fini>:
 8008ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ac2:	bf00      	nop
 8008ac4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ac6:	bc08      	pop	{r3}
 8008ac8:	469e      	mov	lr, r3
 8008aca:	4770      	bx	lr
