ARM GAS  /tmp/cc6lJRbz.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB68:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "EEPROM_driver.h"
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  /tmp/cc6lJRbz.s 			page 2


  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** I2C_HandleTypeDef hi2c2;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE BEGIN PV */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE END PV */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/main.c **** void SystemClock_Config(void);
  51:Core/Src/main.c **** static void MX_GPIO_Init(void);
  52:Core/Src/main.c **** static void MX_I2C2_Init(void);
  53:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  58:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END 0 */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /**
  63:Core/Src/main.c ****   * @brief  The application entry point.
  64:Core/Src/main.c ****   * @retval int
  65:Core/Src/main.c ****   */
  66:Core/Src/main.c **** int main(void)
  67:Core/Src/main.c **** {
  68:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c ****   /* USER CODE END 1 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  75:Core/Src/main.c ****   HAL_Init();
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* USER CODE END Init */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* Configure the system clock */
  82:Core/Src/main.c ****   SystemClock_Config();
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE END SysInit */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* Initialize all configured peripherals */
  89:Core/Src/main.c ****   MX_GPIO_Init();
  90:Core/Src/main.c ****   MX_I2C2_Init();
ARM GAS  /tmp/cc6lJRbz.s 			page 3


  91:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* USER CODE END 2 */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* Infinite loop */
  96:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   HAL_StatusTypeDef status = EEPROM_check_link(&hi2c2);
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   if (status)
 101:Core/Src/main.c ****     Error_Handler();
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****   while (1)
 104:Core/Src/main.c ****   {
 105:Core/Src/main.c ****     /* USER CODE END WHILE */
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 108:Core/Src/main.c ****   }
 109:Core/Src/main.c ****   /* USER CODE END 3 */
 110:Core/Src/main.c **** }
 111:Core/Src/main.c **** 
 112:Core/Src/main.c **** /**
 113:Core/Src/main.c ****   * @brief System Clock Configuration
 114:Core/Src/main.c ****   * @retval None
 115:Core/Src/main.c ****   */
 116:Core/Src/main.c **** void SystemClock_Config(void)
 117:Core/Src/main.c **** {
 118:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 119:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 122:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 123:Core/Src/main.c ****   */
 124:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 125:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 126:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 127:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 128:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 129:Core/Src/main.c ****   {
 130:Core/Src/main.c ****     Error_Handler();
 131:Core/Src/main.c ****   }
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 134:Core/Src/main.c ****   */
 135:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 136:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 137:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 138:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 139:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 140:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 141:Core/Src/main.c **** 
 142:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 143:Core/Src/main.c ****   {
 144:Core/Src/main.c ****     Error_Handler();
 145:Core/Src/main.c ****   }
 146:Core/Src/main.c **** }
 147:Core/Src/main.c **** 
ARM GAS  /tmp/cc6lJRbz.s 			page 4


 148:Core/Src/main.c **** /**
 149:Core/Src/main.c ****   * @brief I2C2 Initialization Function
 150:Core/Src/main.c ****   * @param None
 151:Core/Src/main.c ****   * @retval None
 152:Core/Src/main.c ****   */
 153:Core/Src/main.c **** static void MX_I2C2_Init(void)
 154:Core/Src/main.c **** {
 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 0 */
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****   /* USER CODE END I2C2_Init 0 */
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 1 */
 161:Core/Src/main.c **** 
 162:Core/Src/main.c ****   /* USER CODE END I2C2_Init 1 */
 163:Core/Src/main.c ****   hi2c2.Instance = I2C2;
 164:Core/Src/main.c ****   hi2c2.Init.ClockSpeed = 100000;
 165:Core/Src/main.c ****   hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 166:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 167:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 168:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 169:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 170:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 171:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 172:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 173:Core/Src/main.c ****   {
 174:Core/Src/main.c ****     Error_Handler();
 175:Core/Src/main.c ****   }
 176:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 2 */
 177:Core/Src/main.c **** 
 178:Core/Src/main.c ****   /* USER CODE END I2C2_Init 2 */
 179:Core/Src/main.c **** 
 180:Core/Src/main.c **** }
 181:Core/Src/main.c **** 
 182:Core/Src/main.c **** /**
 183:Core/Src/main.c ****   * @brief GPIO Initialization Function
 184:Core/Src/main.c ****   * @param None
 185:Core/Src/main.c ****   * @retval None
 186:Core/Src/main.c ****   */
 187:Core/Src/main.c **** static void MX_GPIO_Init(void)
 188:Core/Src/main.c **** {
  26              		.loc 1 188 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 82B0     		sub	sp, sp, #8
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
 189:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 190:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 191:Core/Src/main.c **** 
 192:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 193:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  34              		.loc 1 193 3 view .LVU1
  35              	.LBB4:
  36              		.loc 1 193 3 view .LVU2
ARM GAS  /tmp/cc6lJRbz.s 			page 5


  37              		.loc 1 193 3 view .LVU3
  38 0002 0A4B     		ldr	r3, .L3
  39 0004 9A69     		ldr	r2, [r3, #24]
  40 0006 42F00802 		orr	r2, r2, #8
  41 000a 9A61     		str	r2, [r3, #24]
  42              		.loc 1 193 3 view .LVU4
  43 000c 9A69     		ldr	r2, [r3, #24]
  44 000e 02F00802 		and	r2, r2, #8
  45 0012 0092     		str	r2, [sp]
  46              		.loc 1 193 3 view .LVU5
  47 0014 009A     		ldr	r2, [sp]
  48              	.LBE4:
  49              		.loc 1 193 3 view .LVU6
 194:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  50              		.loc 1 194 3 view .LVU7
  51              	.LBB5:
  52              		.loc 1 194 3 view .LVU8
  53              		.loc 1 194 3 view .LVU9
  54 0016 9A69     		ldr	r2, [r3, #24]
  55 0018 42F00402 		orr	r2, r2, #4
  56 001c 9A61     		str	r2, [r3, #24]
  57              		.loc 1 194 3 view .LVU10
  58 001e 9B69     		ldr	r3, [r3, #24]
  59 0020 03F00403 		and	r3, r3, #4
  60 0024 0193     		str	r3, [sp, #4]
  61              		.loc 1 194 3 view .LVU11
  62 0026 019B     		ldr	r3, [sp, #4]
  63              	.LBE5:
  64              		.loc 1 194 3 view .LVU12
 195:Core/Src/main.c **** 
 196:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 197:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 198:Core/Src/main.c **** }
  65              		.loc 1 198 1 is_stmt 0 view .LVU13
  66 0028 02B0     		add	sp, sp, #8
  67              	.LCFI1:
  68              		.cfi_def_cfa_offset 0
  69              		@ sp needed
  70 002a 7047     		bx	lr
  71              	.L4:
  72              		.align	2
  73              	.L3:
  74 002c 00100240 		.word	1073876992
  75              		.cfi_endproc
  76              	.LFE68:
  78              		.section	.text.Error_Handler,"ax",%progbits
  79              		.align	1
  80              		.global	Error_Handler
  81              		.syntax unified
  82              		.thumb
  83              		.thumb_func
  85              	Error_Handler:
  86              	.LFB69:
 199:Core/Src/main.c **** 
 200:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 201:Core/Src/main.c **** 
 202:Core/Src/main.c **** /* USER CODE END 4 */
ARM GAS  /tmp/cc6lJRbz.s 			page 6


 203:Core/Src/main.c **** 
 204:Core/Src/main.c **** /**
 205:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 206:Core/Src/main.c ****   * @retval None
 207:Core/Src/main.c ****   */
 208:Core/Src/main.c **** void Error_Handler(void)
 209:Core/Src/main.c **** {
  87              		.loc 1 209 1 is_stmt 1 view -0
  88              		.cfi_startproc
  89              		@ Volatile: function does not return.
  90              		@ args = 0, pretend = 0, frame = 0
  91              		@ frame_needed = 0, uses_anonymous_args = 0
  92              		@ link register save eliminated.
 210:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 211:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 212:Core/Src/main.c ****   __disable_irq();
  93              		.loc 1 212 3 view .LVU15
  94              	.LBB6:
  95              	.LBI6:
  96              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/cc6lJRbz.s 			page 7


  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
ARM GAS  /tmp/cc6lJRbz.s 			page 8


  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  97              		.loc 2 140 27 view .LVU16
  98              	.LBB7:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  99              		.loc 2 142 3 view .LVU17
 100              		.syntax unified
 101              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 102 0000 72B6     		cpsid i
 103              	@ 0 "" 2
 104              		.thumb
 105              		.syntax unified
ARM GAS  /tmp/cc6lJRbz.s 			page 9


 106              	.L6:
 107              	.LBE7:
 108              	.LBE6:
 213:Core/Src/main.c ****   while (1)
 109              		.loc 1 213 3 view .LVU18
 214:Core/Src/main.c ****   {
 215:Core/Src/main.c ****   }
 110              		.loc 1 215 3 view .LVU19
 213:Core/Src/main.c ****   while (1)
 111              		.loc 1 213 9 view .LVU20
 112 0002 FEE7     		b	.L6
 113              		.cfi_endproc
 114              	.LFE69:
 116              		.section	.text.MX_I2C2_Init,"ax",%progbits
 117              		.align	1
 118              		.syntax unified
 119              		.thumb
 120              		.thumb_func
 122              	MX_I2C2_Init:
 123              	.LFB67:
 154:Core/Src/main.c **** 
 124              		.loc 1 154 1 view -0
 125              		.cfi_startproc
 126              		@ args = 0, pretend = 0, frame = 0
 127              		@ frame_needed = 0, uses_anonymous_args = 0
 128 0000 08B5     		push	{r3, lr}
 129              	.LCFI2:
 130              		.cfi_def_cfa_offset 8
 131              		.cfi_offset 3, -8
 132              		.cfi_offset 14, -4
 163:Core/Src/main.c ****   hi2c2.Init.ClockSpeed = 100000;
 133              		.loc 1 163 3 view .LVU22
 163:Core/Src/main.c ****   hi2c2.Init.ClockSpeed = 100000;
 134              		.loc 1 163 18 is_stmt 0 view .LVU23
 135 0002 0A48     		ldr	r0, .L11
 136 0004 0A4B     		ldr	r3, .L11+4
 137 0006 0360     		str	r3, [r0]
 164:Core/Src/main.c ****   hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 138              		.loc 1 164 3 is_stmt 1 view .LVU24
 164:Core/Src/main.c ****   hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 139              		.loc 1 164 25 is_stmt 0 view .LVU25
 140 0008 0A4B     		ldr	r3, .L11+8
 141 000a 4360     		str	r3, [r0, #4]
 165:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 142              		.loc 1 165 3 is_stmt 1 view .LVU26
 165:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 143              		.loc 1 165 24 is_stmt 0 view .LVU27
 144 000c 0023     		movs	r3, #0
 145 000e 8360     		str	r3, [r0, #8]
 166:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 146              		.loc 1 166 3 is_stmt 1 view .LVU28
 166:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 147              		.loc 1 166 26 is_stmt 0 view .LVU29
 148 0010 C360     		str	r3, [r0, #12]
 167:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 149              		.loc 1 167 3 is_stmt 1 view .LVU30
 167:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
ARM GAS  /tmp/cc6lJRbz.s 			page 10


 150              		.loc 1 167 29 is_stmt 0 view .LVU31
 151 0012 4FF48042 		mov	r2, #16384
 152 0016 0261     		str	r2, [r0, #16]
 168:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 153              		.loc 1 168 3 is_stmt 1 view .LVU32
 168:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 154              		.loc 1 168 30 is_stmt 0 view .LVU33
 155 0018 4361     		str	r3, [r0, #20]
 169:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 156              		.loc 1 169 3 is_stmt 1 view .LVU34
 169:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 157              		.loc 1 169 26 is_stmt 0 view .LVU35
 158 001a 8361     		str	r3, [r0, #24]
 170:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 159              		.loc 1 170 3 is_stmt 1 view .LVU36
 170:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 160              		.loc 1 170 30 is_stmt 0 view .LVU37
 161 001c C361     		str	r3, [r0, #28]
 171:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 162              		.loc 1 171 3 is_stmt 1 view .LVU38
 171:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 163              		.loc 1 171 28 is_stmt 0 view .LVU39
 164 001e 0362     		str	r3, [r0, #32]
 172:Core/Src/main.c ****   {
 165              		.loc 1 172 3 is_stmt 1 view .LVU40
 172:Core/Src/main.c ****   {
 166              		.loc 1 172 7 is_stmt 0 view .LVU41
 167 0020 FFF7FEFF 		bl	HAL_I2C_Init
 168              	.LVL0:
 172:Core/Src/main.c ****   {
 169              		.loc 1 172 6 discriminator 1 view .LVU42
 170 0024 00B9     		cbnz	r0, .L10
 180:Core/Src/main.c **** 
 171              		.loc 1 180 1 view .LVU43
 172 0026 08BD     		pop	{r3, pc}
 173              	.L10:
 174:Core/Src/main.c ****   }
 174              		.loc 1 174 5 is_stmt 1 view .LVU44
 175 0028 FFF7FEFF 		bl	Error_Handler
 176              	.LVL1:
 177              	.L12:
 178              		.align	2
 179              	.L11:
 180 002c 00000000 		.word	hi2c2
 181 0030 00580040 		.word	1073764352
 182 0034 A0860100 		.word	100000
 183              		.cfi_endproc
 184              	.LFE67:
 186              		.section	.text.SystemClock_Config,"ax",%progbits
 187              		.align	1
 188              		.global	SystemClock_Config
 189              		.syntax unified
 190              		.thumb
 191              		.thumb_func
 193              	SystemClock_Config:
 194              	.LFB66:
 117:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
ARM GAS  /tmp/cc6lJRbz.s 			page 11


 195              		.loc 1 117 1 view -0
 196              		.cfi_startproc
 197              		@ args = 0, pretend = 0, frame = 64
 198              		@ frame_needed = 0, uses_anonymous_args = 0
 199 0000 00B5     		push	{lr}
 200              	.LCFI3:
 201              		.cfi_def_cfa_offset 4
 202              		.cfi_offset 14, -4
 203 0002 91B0     		sub	sp, sp, #68
 204              	.LCFI4:
 205              		.cfi_def_cfa_offset 72
 118:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 206              		.loc 1 118 3 view .LVU46
 118:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 207              		.loc 1 118 22 is_stmt 0 view .LVU47
 208 0004 2822     		movs	r2, #40
 209 0006 0021     		movs	r1, #0
 210 0008 06A8     		add	r0, sp, #24
 211 000a FFF7FEFF 		bl	memset
 212              	.LVL2:
 119:Core/Src/main.c **** 
 213              		.loc 1 119 3 is_stmt 1 view .LVU48
 119:Core/Src/main.c **** 
 214              		.loc 1 119 22 is_stmt 0 view .LVU49
 215 000e 0023     		movs	r3, #0
 216 0010 0193     		str	r3, [sp, #4]
 217 0012 0293     		str	r3, [sp, #8]
 218 0014 0393     		str	r3, [sp, #12]
 219 0016 0493     		str	r3, [sp, #16]
 220 0018 0593     		str	r3, [sp, #20]
 124:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 221              		.loc 1 124 3 is_stmt 1 view .LVU50
 124:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 222              		.loc 1 124 36 is_stmt 0 view .LVU51
 223 001a 0223     		movs	r3, #2
 224 001c 0693     		str	r3, [sp, #24]
 125:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 225              		.loc 1 125 3 is_stmt 1 view .LVU52
 125:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 226              		.loc 1 125 30 is_stmt 0 view .LVU53
 227 001e 0123     		movs	r3, #1
 228 0020 0A93     		str	r3, [sp, #40]
 126:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 229              		.loc 1 126 3 is_stmt 1 view .LVU54
 126:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 230              		.loc 1 126 41 is_stmt 0 view .LVU55
 231 0022 1023     		movs	r3, #16
 232 0024 0B93     		str	r3, [sp, #44]
 127:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 233              		.loc 1 127 3 is_stmt 1 view .LVU56
 128:Core/Src/main.c ****   {
 234              		.loc 1 128 3 view .LVU57
 128:Core/Src/main.c ****   {
 235              		.loc 1 128 7 is_stmt 0 view .LVU58
 236 0026 06A8     		add	r0, sp, #24
 237 0028 FFF7FEFF 		bl	HAL_RCC_OscConfig
 238              	.LVL3:
ARM GAS  /tmp/cc6lJRbz.s 			page 12


 128:Core/Src/main.c ****   {
 239              		.loc 1 128 6 discriminator 1 view .LVU59
 240 002c 68B9     		cbnz	r0, .L17
 135:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 241              		.loc 1 135 3 is_stmt 1 view .LVU60
 135:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 242              		.loc 1 135 31 is_stmt 0 view .LVU61
 243 002e 0F23     		movs	r3, #15
 244 0030 0193     		str	r3, [sp, #4]
 137:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 245              		.loc 1 137 3 is_stmt 1 view .LVU62
 137:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 246              		.loc 1 137 34 is_stmt 0 view .LVU63
 247 0032 0021     		movs	r1, #0
 248 0034 0291     		str	r1, [sp, #8]
 138:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 249              		.loc 1 138 3 is_stmt 1 view .LVU64
 138:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 250              		.loc 1 138 35 is_stmt 0 view .LVU65
 251 0036 0391     		str	r1, [sp, #12]
 139:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 252              		.loc 1 139 3 is_stmt 1 view .LVU66
 139:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 253              		.loc 1 139 36 is_stmt 0 view .LVU67
 254 0038 0491     		str	r1, [sp, #16]
 140:Core/Src/main.c **** 
 255              		.loc 1 140 3 is_stmt 1 view .LVU68
 140:Core/Src/main.c **** 
 256              		.loc 1 140 36 is_stmt 0 view .LVU69
 257 003a 0591     		str	r1, [sp, #20]
 142:Core/Src/main.c ****   {
 258              		.loc 1 142 3 is_stmt 1 view .LVU70
 142:Core/Src/main.c ****   {
 259              		.loc 1 142 7 is_stmt 0 view .LVU71
 260 003c 01A8     		add	r0, sp, #4
 261 003e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 262              	.LVL4:
 142:Core/Src/main.c ****   {
 263              		.loc 1 142 6 discriminator 1 view .LVU72
 264 0042 20B9     		cbnz	r0, .L18
 146:Core/Src/main.c **** 
 265              		.loc 1 146 1 view .LVU73
 266 0044 11B0     		add	sp, sp, #68
 267              	.LCFI5:
 268              		.cfi_remember_state
 269              		.cfi_def_cfa_offset 4
 270              		@ sp needed
 271 0046 5DF804FB 		ldr	pc, [sp], #4
 272              	.L17:
 273              	.LCFI6:
 274              		.cfi_restore_state
 130:Core/Src/main.c ****   }
 275              		.loc 1 130 5 is_stmt 1 view .LVU74
 276 004a FFF7FEFF 		bl	Error_Handler
 277              	.LVL5:
 278              	.L18:
 144:Core/Src/main.c ****   }
ARM GAS  /tmp/cc6lJRbz.s 			page 13


 279              		.loc 1 144 5 view .LVU75
 280 004e FFF7FEFF 		bl	Error_Handler
 281              	.LVL6:
 282              		.cfi_endproc
 283              	.LFE66:
 285              		.section	.text.main,"ax",%progbits
 286              		.align	1
 287              		.global	main
 288              		.syntax unified
 289              		.thumb
 290              		.thumb_func
 292              	main:
 293              	.LFB65:
  67:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 294              		.loc 1 67 1 view -0
 295              		.cfi_startproc
 296              		@ args = 0, pretend = 0, frame = 0
 297              		@ frame_needed = 0, uses_anonymous_args = 0
 298 0000 08B5     		push	{r3, lr}
 299              	.LCFI7:
 300              		.cfi_def_cfa_offset 8
 301              		.cfi_offset 3, -8
 302              		.cfi_offset 14, -4
  75:Core/Src/main.c **** 
 303              		.loc 1 75 3 view .LVU77
 304 0002 FFF7FEFF 		bl	HAL_Init
 305              	.LVL7:
  82:Core/Src/main.c **** 
 306              		.loc 1 82 3 view .LVU78
 307 0006 FFF7FEFF 		bl	SystemClock_Config
 308              	.LVL8:
  89:Core/Src/main.c ****   MX_I2C2_Init();
 309              		.loc 1 89 3 view .LVU79
 310 000a FFF7FEFF 		bl	MX_GPIO_Init
 311              	.LVL9:
  90:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 312              		.loc 1 90 3 view .LVU80
 313 000e FFF7FEFF 		bl	MX_I2C2_Init
 314              	.LVL10:
  98:Core/Src/main.c **** 
 315              		.loc 1 98 3 view .LVU81
  98:Core/Src/main.c **** 
 316              		.loc 1 98 30 is_stmt 0 view .LVU82
 317 0012 0348     		ldr	r0, .L23
 318 0014 FFF7FEFF 		bl	EEPROM_check_link
 319              	.LVL11:
 100:Core/Src/main.c ****     Error_Handler();
 320              		.loc 1 100 3 is_stmt 1 view .LVU83
 100:Core/Src/main.c ****     Error_Handler();
 321              		.loc 1 100 6 is_stmt 0 view .LVU84
 322 0018 00B9     		cbnz	r0, .L22
 323              	.L20:
 103:Core/Src/main.c ****   {
 324              		.loc 1 103 3 is_stmt 1 view .LVU85
 108:Core/Src/main.c ****   /* USER CODE END 3 */
 325              		.loc 1 108 3 view .LVU86
 103:Core/Src/main.c ****   {
ARM GAS  /tmp/cc6lJRbz.s 			page 14


 326              		.loc 1 103 9 view .LVU87
 327 001a FEE7     		b	.L20
 328              	.L22:
 101:Core/Src/main.c **** 
 329              		.loc 1 101 5 view .LVU88
 330 001c FFF7FEFF 		bl	Error_Handler
 331              	.LVL12:
 332              	.L24:
 101:Core/Src/main.c **** 
 333              		.loc 1 101 5 is_stmt 0 view .LVU89
 334              		.align	2
 335              	.L23:
 336 0020 00000000 		.word	hi2c2
 337              		.cfi_endproc
 338              	.LFE65:
 340              		.global	hi2c2
 341              		.section	.bss.hi2c2,"aw",%nobits
 342              		.align	2
 345              	hi2c2:
 346 0000 00000000 		.space	84
 346      00000000 
 346      00000000 
 346      00000000 
 346      00000000 
 347              		.text
 348              	.Letext0:
 349              		.file 3 "/usr/local/src/arm-gnu-toolchain-13.2/arm-none-eabi/include/machine/_default_types.h"
 350              		.file 4 "/usr/local/src/arm-gnu-toolchain-13.2/arm-none-eabi/include/sys/_stdint.h"
 351              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 352              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 353              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 354              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 355              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 356              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_i2c.h"
 357              		.file 11 "External/EEPROM_Driver/Inc/EEPROM_driver.h"
 358              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 359              		.file 13 "<built-in>"
ARM GAS  /tmp/cc6lJRbz.s 			page 15


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/cc6lJRbz.s:19     .text.MX_GPIO_Init:00000000 $t
     /tmp/cc6lJRbz.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/cc6lJRbz.s:74     .text.MX_GPIO_Init:0000002c $d
     /tmp/cc6lJRbz.s:79     .text.Error_Handler:00000000 $t
     /tmp/cc6lJRbz.s:85     .text.Error_Handler:00000000 Error_Handler
     /tmp/cc6lJRbz.s:117    .text.MX_I2C2_Init:00000000 $t
     /tmp/cc6lJRbz.s:122    .text.MX_I2C2_Init:00000000 MX_I2C2_Init
     /tmp/cc6lJRbz.s:180    .text.MX_I2C2_Init:0000002c $d
     /tmp/cc6lJRbz.s:345    .bss.hi2c2:00000000 hi2c2
     /tmp/cc6lJRbz.s:187    .text.SystemClock_Config:00000000 $t
     /tmp/cc6lJRbz.s:193    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/cc6lJRbz.s:286    .text.main:00000000 $t
     /tmp/cc6lJRbz.s:292    .text.main:00000000 main
     /tmp/cc6lJRbz.s:336    .text.main:00000020 $d
     /tmp/cc6lJRbz.s:342    .bss.hi2c2:00000000 $d

UNDEFINED SYMBOLS
HAL_I2C_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
EEPROM_check_link
