### About

Electrical Engineering Student at **Chulalongkorn University**, with a primary focus on **Analog & Mixed-Signal IC Design**.

Currently, I am working on **Power Management ICs (LDO)**, specifically investigating **Advanced Frequency Compensation techniques** for on-chip stability.

---

### Technical Competencies

* **Analog Design & Simulation:** Cadence Virtuoso, Spectre, ADE L/XL.
* **Industry Standard Tools:** Synopsys CustomSim, HSPICE.
* **Verification & Analysis:** PVT Corner Analysis, Monte Carlo Simulation, Loop Stability Analysis (STB).
* **Physical Verification:** DRC/LVS/PEX (Design Rule Checking & Parasitic Extraction).
* **Data Analysis:** MATLAB, Python.

### Current Project
**Capacitor-less Low-Dropout (LDO) Regulator (0.13Âµm CMOS)**
Developing an on-chip regulator targeting ultra-low quiescent current (**$I_q < 10\mu A$**) for IoT applications.
* **Challenge:** Ensuring loop stability with 100pF load capacitance without external compensation.
* **Methodology:** Optimizing Transient Response and PSRR using active feedback compensation.
