--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Top_OExp03_IP2SOC.twx Top_OExp03_IP2SOC.ncd -o
Top_OExp03_IP2SOC.twr Top_OExp03_IP2SOC.pcf

Design file:              Top_OExp03_IP2SOC.ncd
Physical constraint file: Top_OExp03_IP2SOC.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10224 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.274ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_20 (SLICE_X46Y56.C5), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.530ns (Levels of Logic = 6)
  Clock Path Skew:      -0.072ns (0.557 - 0.629)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO22 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y54.B6      net (fanout=1)        0.499   XLXN_559<22>
    SLICE_X47Y54.B       Tilo                  0.043   Data_in<22>
                                                       U4/Mmux_Cpu_data4bus151
    SLICE_X47Y54.C6      net (fanout=32)       0.098   Data_in<22>
    SLICE_X47Y54.CMUX    Tilo                  0.244   Data_in<22>
                                                       U5/MUX1_DispData/Mmux_o_314
                                                       U5/MUX1_DispData/Mmux_o_2_f7_13
    SLICE_X44Y56.B4      net (fanout=15)       0.937   Disp_num<22>
    SLICE_X44Y56.B       Tilo                  0.043   LED_out<15>
                                                       U6/SM1/HTS2/MSEG/XLXI_29
    SLICE_X44Y56.A4      net (fanout=1)        0.244   U6/SM1/HTS2/MSEG/XLXN_211
    SLICE_X44Y56.A       Tilo                  0.043   LED_out<15>
                                                       U6/SM1/HTS2/MSEG/XLXI_50
    SLICE_X46Y56.D6      net (fanout=1)        0.395   U6/XLXN_390<20>
    SLICE_X46Y56.D       Tilo                  0.043   U6/M2/buffer<20>
                                                       U6/M2/mux7611
    SLICE_X46Y56.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<20>
    SLICE_X46Y56.CLK     Tas                  -0.023   U6/M2/buffer<20>
                                                       U6/M2/buffer_20_rstpot
                                                       U6/M2/buffer_20
    -------------------------------------------------  ---------------------------
    Total                                      4.530ns (2.193ns logic, 2.337ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.447ns (Levels of Logic = 7)
  Clock Path Skew:      -0.072ns (0.557 - 0.629)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO22 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y54.B6      net (fanout=1)        0.499   XLXN_559<22>
    SLICE_X47Y54.B       Tilo                  0.043   Data_in<22>
                                                       U4/Mmux_Cpu_data4bus151
    SLICE_X47Y54.C6      net (fanout=32)       0.098   Data_in<22>
    SLICE_X47Y54.CMUX    Tilo                  0.244   Data_in<22>
                                                       U5/MUX1_DispData/Mmux_o_314
                                                       U5/MUX1_DispData/Mmux_o_2_f7_13
    SLICE_X45Y55.C5      net (fanout=15)       0.614   Disp_num<22>
    SLICE_X45Y55.C       Tilo                  0.043   U6/XLXN_390<23>
                                                       U6/SM1/HTS2/MSEG/XLXI_5
    SLICE_X44Y56.B6      net (fanout=2)        0.197   U6/SM1/HTS2/MSEG/XLXN_119
    SLICE_X44Y56.B       Tilo                  0.043   LED_out<15>
                                                       U6/SM1/HTS2/MSEG/XLXI_29
    SLICE_X44Y56.A4      net (fanout=1)        0.244   U6/SM1/HTS2/MSEG/XLXN_211
    SLICE_X44Y56.A       Tilo                  0.043   LED_out<15>
                                                       U6/SM1/HTS2/MSEG/XLXI_50
    SLICE_X46Y56.D6      net (fanout=1)        0.395   U6/XLXN_390<20>
    SLICE_X46Y56.D       Tilo                  0.043   U6/M2/buffer<20>
                                                       U6/M2/mux7611
    SLICE_X46Y56.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<20>
    SLICE_X46Y56.CLK     Tas                  -0.023   U6/M2/buffer<20>
                                                       U6/M2/buffer_20_rstpot
                                                       U6/M2/buffer_20
    -------------------------------------------------  ---------------------------
    Total                                      4.447ns (2.236ns logic, 2.211ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.352ns (Levels of Logic = 7)
  Clock Path Skew:      -0.072ns (0.557 - 0.629)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO23 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y54.B6      net (fanout=1)        0.377   XLXN_559<23>
    SLICE_X46Y54.B       Tilo                  0.043   Data_in<23>
                                                       U4/Mmux_Cpu_data4bus161
    SLICE_X46Y54.C6      net (fanout=32)       0.119   Data_in<23>
    SLICE_X46Y54.CMUX    Tilo                  0.239   Data_in<23>
                                                       U5/MUX1_DispData/Mmux_o_315
                                                       U5/MUX1_DispData/Mmux_o_2_f7_14
    SLICE_X44Y54.B4      net (fanout=15)       0.496   Disp_num<23>
    SLICE_X44Y54.B       Tilo                  0.043   U6/M2/buffer<22>
                                                       U6/SM1/HTS2/MSEG/XLXI_6
    SLICE_X44Y56.B5      net (fanout=2)        0.326   U6/SM1/HTS2/MSEG/XLXN_26
    SLICE_X44Y56.B       Tilo                  0.043   LED_out<15>
                                                       U6/SM1/HTS2/MSEG/XLXI_29
    SLICE_X44Y56.A4      net (fanout=1)        0.244   U6/SM1/HTS2/MSEG/XLXN_211
    SLICE_X44Y56.A       Tilo                  0.043   LED_out<15>
                                                       U6/SM1/HTS2/MSEG/XLXI_50
    SLICE_X46Y56.D6      net (fanout=1)        0.395   U6/XLXN_390<20>
    SLICE_X46Y56.D       Tilo                  0.043   U6/M2/buffer<20>
                                                       U6/M2/mux7611
    SLICE_X46Y56.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<20>
    SLICE_X46Y56.CLK     Tas                  -0.023   U6/M2/buffer<20>
                                                       U6/M2/buffer_20_rstpot
                                                       U6/M2/buffer_20
    -------------------------------------------------  ---------------------------
    Total                                      4.352ns (2.231ns logic, 2.121ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_4 (SLICE_X47Y59.C5), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.507ns (Levels of Logic = 7)
  Clock Path Skew:      -0.073ns (0.556 - 0.629)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO31 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X45Y56.B6      net (fanout=1)        0.462   XLXN_559<31>
    SLICE_X45Y56.B       Tilo                  0.043   Data_in<31>
                                                       U4/Mmux_Cpu_data4bus251
    SLICE_X45Y56.C6      net (fanout=32)       0.123   Data_in<31>
    SLICE_X45Y56.CMUX    Tilo                  0.244   Data_in<31>
                                                       U5/MUX1_DispData/Mmux_o_324
                                                       U5/MUX1_DispData/Mmux_o_2_f7_23
    SLICE_X45Y57.A3      net (fanout=15)       0.697   Disp_num<31>
    SLICE_X45Y57.A       Tilo                  0.043   U5/disp_data<31>
                                                       U6/SM1/HTS0/MSEG/XLXI_5
    SLICE_X47Y57.B6      net (fanout=2)        0.269   U6/SM1/HTS0/MSEG/XLXN_119
    SLICE_X47Y57.B       Tilo                  0.043   U6/XLXN_390<2>
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X47Y57.A4      net (fanout=1)        0.232   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X47Y57.A       Tilo                  0.043   U6/XLXN_390<2>
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X47Y59.D6      net (fanout=1)        0.306   U6/XLXN_390<4>
    SLICE_X47Y59.D       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X47Y59.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X47Y59.CLK     Tas                   0.009   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.507ns (2.268ns logic, 2.239ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.416ns (Levels of Logic = 7)
  Clock Path Skew:      -0.073ns (0.556 - 0.629)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO30 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y56.B6      net (fanout=1)        0.577   XLXN_559<30>
    SLICE_X47Y56.B       Tilo                  0.043   Data_in<30>
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X47Y56.C6      net (fanout=32)       0.117   Data_in<30>
    SLICE_X47Y56.CMUX    Tilo                  0.244   Data_in<30>
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X45Y57.A6      net (fanout=15)       0.497   Disp_num<30>
    SLICE_X45Y57.A       Tilo                  0.043   U5/disp_data<31>
                                                       U6/SM1/HTS0/MSEG/XLXI_5
    SLICE_X47Y57.B6      net (fanout=2)        0.269   U6/SM1/HTS0/MSEG/XLXN_119
    SLICE_X47Y57.B       Tilo                  0.043   U6/XLXN_390<2>
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X47Y57.A4      net (fanout=1)        0.232   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X47Y57.A       Tilo                  0.043   U6/XLXN_390<2>
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X47Y59.D6      net (fanout=1)        0.306   U6/XLXN_390<4>
    SLICE_X47Y59.D       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X47Y59.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X47Y59.CLK     Tas                   0.009   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.416ns (2.268ns logic, 2.148ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.290ns (Levels of Logic = 7)
  Clock Path Skew:      -0.073ns (0.556 - 0.629)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO28 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y55.B6      net (fanout=1)        0.505   XLXN_559<28>
    SLICE_X46Y55.B       Tilo                  0.043   Data_in<28>
                                                       U4/Mmux_Cpu_data4bus211
    SLICE_X46Y55.C6      net (fanout=32)       0.126   Data_in<28>
    SLICE_X46Y55.CMUX    Tilo                  0.239   Data_in<28>
                                                       U5/MUX1_DispData/Mmux_o_320
                                                       U5/MUX1_DispData/Mmux_o_2_f7_19
    SLICE_X45Y57.A5      net (fanout=15)       0.439   Disp_num<28>
    SLICE_X45Y57.A       Tilo                  0.043   U5/disp_data<31>
                                                       U6/SM1/HTS0/MSEG/XLXI_5
    SLICE_X47Y57.B6      net (fanout=2)        0.269   U6/SM1/HTS0/MSEG/XLXN_119
    SLICE_X47Y57.B       Tilo                  0.043   U6/XLXN_390<2>
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X47Y57.A4      net (fanout=1)        0.232   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X47Y57.A       Tilo                  0.043   U6/XLXN_390<2>
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X47Y59.D6      net (fanout=1)        0.306   U6/XLXN_390<4>
    SLICE_X47Y59.D       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X47Y59.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X47Y59.CLK     Tas                   0.009   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.290ns (2.263ns logic, 2.027ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_47 (SLICE_X56Y52.A4), 127 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_47 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.320ns (Levels of Logic = 6)
  Clock Path Skew:      -0.155ns (0.986 - 1.141)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO11 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X50Y52.B6      net (fanout=1)        0.421   XLXN_559<11>
    SLICE_X50Y52.B       Tilo                  0.043   Data_in<11>
                                                       U4/Mmux_Cpu_data4bus31
    SLICE_X50Y52.C6      net (fanout=2)        0.113   Data_in<11>
    SLICE_X50Y52.CMUX    Tilo                  0.239   Data_in<11>
                                                       U5/MUX1_DispData/Mmux_o_32
                                                       U5/MUX1_DispData/Mmux_o_2_f7_1
    SLICE_X51Y52.A6      net (fanout=15)       0.560   Disp_num<11>
    SLICE_X51Y52.A       Tilo                  0.043   Data_in<8>
                                                       U6/SM1/HTS5/MSEG/XLXI_8
    SLICE_X55Y53.B4      net (fanout=1)        0.413   U6/SM1/HTS5/MSEG/XLXN_28
    SLICE_X55Y53.B       Tilo                  0.043   U6/M2/buffer<40>
                                                       U6/SM1/HTS5/MSEG/XLXI_47
    SLICE_X56Y52.B6      net (fanout=1)        0.354   U6/XLXN_390<47>
    SLICE_X56Y52.B       Tilo                  0.043   U6/M2/buffer<47>
                                                       U6/M2/mux10511
    SLICE_X56Y52.A4      net (fanout=1)        0.239   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<47>
    SLICE_X56Y52.CLK     Tas                   0.009   U6/M2/buffer<47>
                                                       U6/M2/buffer_47_rstpot
                                                       U6/M2/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      4.320ns (2.220ns logic, 2.100ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_47 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.125ns (Levels of Logic = 6)
  Clock Path Skew:      -0.155ns (0.986 - 1.141)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO10 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X55Y52.B6      net (fanout=1)        0.427   XLXN_559<10>
    SLICE_X55Y52.B       Tilo                  0.043   Data_in<10>
                                                       U4/Mmux_Cpu_data4bus21
    SLICE_X55Y52.C6      net (fanout=2)        0.105   Data_in<10>
    SLICE_X55Y52.CMUX    Tilo                  0.244   Data_in<10>
                                                       U5/MUX1_DispData/Mmux_o_31
                                                       U5/MUX1_DispData/Mmux_o_2_f7_0
    SLICE_X51Y52.A4      net (fanout=15)       0.362   Disp_num<10>
    SLICE_X51Y52.A       Tilo                  0.043   Data_in<8>
                                                       U6/SM1/HTS5/MSEG/XLXI_8
    SLICE_X55Y53.B4      net (fanout=1)        0.413   U6/SM1/HTS5/MSEG/XLXN_28
    SLICE_X55Y53.B       Tilo                  0.043   U6/M2/buffer<40>
                                                       U6/SM1/HTS5/MSEG/XLXI_47
    SLICE_X56Y52.B6      net (fanout=1)        0.354   U6/XLXN_390<47>
    SLICE_X56Y52.B       Tilo                  0.043   U6/M2/buffer<47>
                                                       U6/M2/mux10511
    SLICE_X56Y52.A4      net (fanout=1)        0.239   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<47>
    SLICE_X56Y52.CLK     Tas                   0.009   U6/M2/buffer<47>
                                                       U6/M2/buffer_47_rstpot
                                                       U6/M2/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      4.125ns (2.225ns logic, 1.900ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_47 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.110ns (Levels of Logic = 6)
  Clock Path Skew:      -0.155ns (0.986 - 1.141)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO11 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X50Y52.B6      net (fanout=1)        0.421   XLXN_559<11>
    SLICE_X50Y52.B       Tilo                  0.043   Data_in<11>
                                                       U4/Mmux_Cpu_data4bus31
    SLICE_X50Y52.C6      net (fanout=2)        0.113   Data_in<11>
    SLICE_X50Y52.CMUX    Tilo                  0.239   Data_in<11>
                                                       U5/MUX1_DispData/Mmux_o_32
                                                       U5/MUX1_DispData/Mmux_o_2_f7_1
    SLICE_X54Y53.A6      net (fanout=15)       0.489   Disp_num<11>
    SLICE_X54Y53.A       Tilo                  0.043   U6/M2/buffer<46>
                                                       U6/SM1/HTS5/MSEG/XLXI_7
    SLICE_X55Y53.B3      net (fanout=2)        0.274   U6/SM1/HTS5/MSEG/XLXN_27
    SLICE_X55Y53.B       Tilo                  0.043   U6/M2/buffer<40>
                                                       U6/SM1/HTS5/MSEG/XLXI_47
    SLICE_X56Y52.B6      net (fanout=1)        0.354   U6/XLXN_390<47>
    SLICE_X56Y52.B       Tilo                  0.043   U6/M2/buffer<47>
                                                       U6/M2/mux10511
    SLICE_X56Y52.A4      net (fanout=1)        0.239   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<47>
    SLICE_X56Y52.CLK     Tas                   0.009   U6/M2/buffer<47>
                                                       U6/M2/buffer_47_rstpot
                                                       U6/M2/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      4.110ns (2.220ns logic, 1.890ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_52 (SLICE_X45Y49.C5), 98 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_53 (FF)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 2)
  Clock Path Skew:      0.263ns (0.753 - 0.490)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_53 to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y51.AQ      Tcko                  0.100   U6/M2/buffer<54>
                                                       U6/M2/buffer_53
    SLICE_X45Y49.D6      net (fanout=2)        0.215   U6/M2/buffer<53>
    SLICE_X45Y49.D       Tilo                  0.028   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X45Y49.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X45Y49.CLK     Tah         (-Th)     0.033   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.095ns logic, 0.290ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.775ns (Levels of Logic = 2)
  Clock Path Skew:      0.263ns (0.753 - 0.490)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X45Y49.D4      net (fanout=74)       0.605   U6/M2/state_FSM_FFd2
    SLICE_X45Y49.D       Tilo                  0.028   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X45Y49.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X45Y49.CLK     Tah         (-Th)     0.033   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      0.775ns (0.095ns logic, 0.680ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.740ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd1 (FF)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.003ns (Levels of Logic = 2)
  Clock Path Skew:      0.263ns (0.753 - 0.490)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd1 to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1
    SLICE_X45Y49.D1      net (fanout=73)       0.833   U6/M2/state_FSM_FFd1
    SLICE_X45Y49.D       Tilo                  0.028   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X45Y49.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X45Y49.CLK     Tah         (-Th)     0.033   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      1.003ns (0.095ns logic, 0.908ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_37 (SLICE_X57Y50.A4), 63 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_38 (FF)
  Destination:          U6/M2/buffer_37 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.313ns (Levels of Logic = 2)
  Clock Path Skew:      0.191ns (0.673 - 0.482)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_38 to U6/M2/buffer_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y50.CQ      Tcko                  0.100   U6/M2/buffer<38>
                                                       U6/M2/buffer_38
    SLICE_X57Y50.B6      net (fanout=2)        0.104   U6/M2/buffer<38>
    SLICE_X57Y50.B       Tilo                  0.028   U6/M2/buffer<37>
                                                       U6/M2/mux9411
    SLICE_X57Y50.A4      net (fanout=1)        0.113   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<37>
    SLICE_X57Y50.CLK     Tah         (-Th)     0.032   U6/M2/buffer<37>
                                                       U6/M2/buffer_37_rstpot
                                                       U6/M2/buffer_37
    -------------------------------------------------  ---------------------------
    Total                                      0.313ns (0.096ns logic, 0.217ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.874ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/buffer_37 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.057ns (Levels of Logic = 2)
  Clock Path Skew:      0.183ns (0.673 - 0.490)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/buffer_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X57Y50.B4      net (fanout=74)       0.848   U6/M2/state_FSM_FFd2
    SLICE_X57Y50.B       Tilo                  0.028   U6/M2/buffer<37>
                                                       U6/M2/mux9411
    SLICE_X57Y50.A4      net (fanout=1)        0.113   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<37>
    SLICE_X57Y50.CLK     Tah         (-Th)     0.032   U6/M2/buffer<37>
                                                       U6/M2/buffer_37_rstpot
                                                       U6/M2/buffer_37
    -------------------------------------------------  ---------------------------
    Total                                      1.057ns (0.096ns logic, 0.961ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.881ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd1 (FF)
  Destination:          U6/M2/buffer_37 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.064ns (Levels of Logic = 2)
  Clock Path Skew:      0.183ns (0.673 - 0.490)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd1 to U6/M2/buffer_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.AQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1
    SLICE_X57Y50.B1      net (fanout=73)       0.855   U6/M2/state_FSM_FFd1
    SLICE_X57Y50.B       Tilo                  0.028   U6/M2/buffer<37>
                                                       U6/M2/mux9411
    SLICE_X57Y50.A4      net (fanout=1)        0.113   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<37>
    SLICE_X57Y50.CLK     Tah         (-Th)     0.032   U6/M2/buffer<37>
                                                       U6/M2/buffer_37_rstpot
                                                       U6/M2/buffer_37
    -------------------------------------------------  ---------------------------
    Total                                      1.064ns (0.096ns logic, 0.968ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_21 (SLICE_X43Y56.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_21 (FF)
  Destination:          U6/M2/buffer_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_21 to U6/M2/buffer_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y56.AQ      Tcko                  0.100   U6/M2/buffer<21>
                                                       U6/M2/buffer_21
    SLICE_X43Y56.A6      net (fanout=2)        0.098   U6/M2/buffer<21>
    SLICE_X43Y56.CLK     Tah         (-Th)     0.032   U6/M2/buffer<21>
                                                       U6/M2/buffer_21_rstpot
                                                       U6/M2/buffer_21
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.068ns logic, 0.098ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y10.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y10.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y10.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.158|    4.637|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10224 paths, 0 nets, and 2182 connections

Design statistics:
   Minimum period:   9.274ns{1}   (Maximum frequency: 107.828MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 11 14:18:34 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 789 MB



