
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117860                       # Number of seconds simulated
sim_ticks                                117860044617                       # Number of ticks simulated
final_tick                               1170529062682                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  44263                       # Simulator instruction rate (inst/s)
host_op_rate                                    55768                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2369428                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888928                       # Number of bytes of host memory used
host_seconds                                 49741.98                       # Real time elapsed on the host
sim_insts                                  2201715154                       # Number of instructions simulated
sim_ops                                    2773999853                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2893440                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       910720                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3807744                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1060992                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1060992                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        22605                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         7115                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 29748                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8289                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8289                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14118                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     24549796                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16291                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      7727131                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                32307335                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14118                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16291                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              30409                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9002135                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9002135                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9002135                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14118                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     24549796                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16291                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      7727131                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               41309470                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               141488650                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23424437                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18982853                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2030258                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9425485                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8993468                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2504775                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90170                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102153373                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128947624                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23424437                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11498243                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28172756                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6594325                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3056816                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11922050                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1638756                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137902113                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.141742                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.555874                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109729357     79.57%     79.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2650619      1.92%     81.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2021150      1.47%     82.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4957589      3.60%     86.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1116473      0.81%     87.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1603008      1.16%     88.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1213164      0.88%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          762923      0.55%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13847830     10.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137902113                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.165557                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.911364                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100956516                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4618269                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27738599                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       111264                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4477463                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4042934                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41712                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155562930                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        78796                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4477463                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101812150                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1298016                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1870962                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26984469                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1459051                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153964166                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        21695                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        266887                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       602468                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       158153                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216317404                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    717109236                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    717109236                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45621894                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37236                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20702                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4983685                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14857579                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7247096                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       121669                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1611820                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151234941                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37227                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140469119                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       189683                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27620888                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     59842506                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4159                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    137902113                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.018615                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.565482                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79083580     57.35%     57.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24708067     17.92%     75.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11548644      8.37%     83.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8470638      6.14%     89.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7530927      5.46%     95.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2989934      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2962307      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       459498      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       148518      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137902113                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         565368     68.76%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        114823     13.96%     82.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       142043     17.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117900111     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111673      1.50%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13262903      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7177898      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140469119                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.992794                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             822234                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005853                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    419852268                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    178893469                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136936981                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141291353                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       344821                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3623611                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1040                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          413                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       221323                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4477463                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         783287                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        90791                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151272168                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49507                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14857579                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7247096                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20693                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         79323                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          413                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1105627                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1157647                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2263274                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137938914                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12744902                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2530205                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19921062                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19592137                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7176160                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.974912                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137116488                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136936981                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82131832                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227536183                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.967830                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360962                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28464020                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2033192                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133424650                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.920440                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.693479                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     83056162     62.25%     62.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23564385     17.66%     79.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10386807      7.78%     87.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5442103      4.08%     91.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4335142      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1559583      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1323793      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989514      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2767161      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133424650                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2767161                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           281930944                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          307024592                       # The number of ROB writes
system.switch_cpus0.timesIdled                  71060                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3586537                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.414886                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.414886                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.706770                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.706770                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       621997701                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190741540                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145521303                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               141488650                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23789264                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19491385                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2013023                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9778419                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9415032                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2433145                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92582                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    105402789                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             127641001                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23789264                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11848177                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27675641                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6037769                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3855631                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12333854                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1573566                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140941438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.108275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.532701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       113265797     80.36%     80.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2232112      1.58%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3814478      2.71%     84.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2202214      1.56%     86.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1726448      1.22%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1533524      1.09%     88.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          927571      0.66%     89.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2318975      1.65%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12920319      9.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140941438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168135                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.902129                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       104754056                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5015862                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27092285                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        72068                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4007166                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3898072                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          213                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     153876686                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1218                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4007166                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       105280638                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         602413                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3527992                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26620757                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       902469                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     152830000                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         94044                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       523348                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    215725207                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    711038178                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    711038178                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172723954                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        43001224                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34374                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17215                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2647497                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14214321                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7256783                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        70281                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1657484                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         147807958                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34375                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        138701282                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        86793                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22062623                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     49038863                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    140941438                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.984106                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.545901                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84336947     59.84%     59.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21720255     15.41%     75.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11708813      8.31%     83.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8696792      6.17%     89.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8466875      6.01%     95.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3143425      2.23%     97.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2369123      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       320002      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       179206      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140941438                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         123329     28.02%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        164500     37.38%     65.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       152265     34.60%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117062583     84.40%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1878791      1.35%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17159      0.01%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12511060      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7231689      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     138701282                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.980300                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             440094                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003173                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    418870888                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    169905194                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    135745902                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     139141376                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       285455                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2990797                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          238                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       119495                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4007166                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         403587                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        53963                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    147842333                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       827789                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14214321                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7256783                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17215                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         43786                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          238                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1154884                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1073897                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2228781                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    136547537                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12199205                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2153744                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19430698                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19330189                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7231493                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.965078                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             135745941                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            135745902                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80285520                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        222388891                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.959412                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361014                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100426517                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123790002                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24052548                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2030027                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    136934272                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.904010                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.713260                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     86872706     63.44%     63.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24126970     17.62%     81.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9432376      6.89%     87.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4966506      3.63%     91.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4226926      3.09%     94.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2029428      1.48%     96.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       954546      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1481870      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2842944      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    136934272                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100426517                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123790002                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18360812                       # Number of memory references committed
system.switch_cpus1.commit.loads             11223524                       # Number of loads committed
system.switch_cpus1.commit.membars              17160                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17960559                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111442961                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2560353                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2842944                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           281933878                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          299693944                       # The number of ROB writes
system.switch_cpus1.timesIdled                  23703                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 547212                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100426517                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123790002                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100426517                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.408877                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.408877                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.709785                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.709785                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       614053523                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      189524905                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      143640807                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34320                       # number of misc regfile writes
system.l2.replacements                          29752                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           722006                       # Total number of references to valid blocks.
system.l2.sampled_refs                          37944                       # Sample count of references to valid blocks.
system.l2.avg_refs                          19.028199                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            81.853751                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      3.941378                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3306.538827                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      4.433897                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1767.278981                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1947.614552                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1080.338614                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009992                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000481                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.403630                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000541                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.215732                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.237746                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.131877                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        50454                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        26015                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   76469                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            23474                       # number of Writeback hits
system.l2.Writeback_hits::total                 23474                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        50454                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        26015                       # number of demand (read+write) hits
system.l2.demand_hits::total                    76469                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        50454                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        26015                       # number of overall hits
system.l2.overall_hits::total                   76469                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        22605                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         7115                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 29748                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        22605                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         7115                       # number of demand (read+write) misses
system.l2.demand_misses::total                  29748                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        22605                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         7115                       # number of overall misses
system.l2.overall_misses::total                 29748                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2415709                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   4459435417                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2724424                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1489299027                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5953874577                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2415709                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   4459435417                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2724424                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1489299027                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5953874577                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2415709                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   4459435417                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2724424                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1489299027                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5953874577                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73059                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33130                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              106217                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        23474                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             23474                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73059                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33130                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               106217                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73059                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33130                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              106217                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.309407                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.214760                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.280068                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.309407                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.214760                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.280068                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.309407                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.214760                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.280068                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 185823.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 197276.505950                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 181628.266667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 209318.204779                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 200143.692921                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 185823.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 197276.505950                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 181628.266667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 209318.204779                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 200143.692921                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 185823.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 197276.505950                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 181628.266667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 209318.204779                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 200143.692921                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8289                       # number of writebacks
system.l2.writebacks::total                      8289                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        22605                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         7115                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            29748                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        22605                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         7115                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             29748                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        22605                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         7115                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            29748                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1657189                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   3142403796                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1851825                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1074844125                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4220756935                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1657189                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   3142403796                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1851825                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1074844125                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4220756935                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1657189                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   3142403796                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1851825                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1074844125                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4220756935                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.309407                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.214760                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.280068                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.309407                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.214760                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.280068                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.309407                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.214760                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.280068                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 127476.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 139013.660518                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       123455                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 151067.340126                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 141883.721090                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 127476.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 139013.660518                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst       123455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 151067.340126                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 141883.721090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 127476.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 139013.660518                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst       123455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 151067.340126                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 141883.721090                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996550                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011929651                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040180.747984                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996550                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11922034                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11922034                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11922034                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11922034                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11922034                       # number of overall hits
system.cpu0.icache.overall_hits::total       11922034                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3211907                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3211907                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3211907                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3211907                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3211907                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3211907                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11922050                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11922050                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11922050                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11922050                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11922050                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11922050                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 200744.187500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 200744.187500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 200744.187500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 200744.187500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 200744.187500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 200744.187500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2523609                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2523609                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2523609                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2523609                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2523609                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2523609                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 194123.769231                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 194123.769231                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 194123.769231                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 194123.769231                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 194123.769231                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 194123.769231                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73059                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179587098                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73315                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2449.527355                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.508367                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.491633                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900423                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099577                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9596909                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9596909                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20466                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20466                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16589614                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16589614                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16589614                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16589614                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       175590                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       175590                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       175590                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        175590                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       175590                       # number of overall misses
system.cpu0.dcache.overall_misses::total       175590                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  20883927916                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  20883927916                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  20883927916                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20883927916                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  20883927916                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20883927916                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9772499                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9772499                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16765204                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16765204                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16765204                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16765204                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.017968                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017968                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010473                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010473                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010473                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010473                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 118935.747571                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 118935.747571                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 118935.747571                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 118935.747571                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 118935.747571                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 118935.747571                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14932                       # number of writebacks
system.cpu0.dcache.writebacks::total            14932                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       102531                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       102531                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       102531                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       102531                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       102531                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       102531                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73059                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73059                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73059                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73059                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73059                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73059                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7947970291                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7947970291                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7947970291                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7947970291                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7947970291                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7947970291                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007476                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007476                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004358                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004358                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004358                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004358                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 108788.380501                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 108788.380501                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 108788.380501                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 108788.380501                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 108788.380501                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 108788.380501                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.997261                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013630124                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2198763.826464                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997261                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12333838                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12333838                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12333838                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12333838                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12333838                       # number of overall hits
system.cpu1.icache.overall_hits::total       12333838                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3112439                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3112439                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3112439                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3112439                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3112439                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3112439                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12333854                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12333854                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12333854                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12333854                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12333854                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12333854                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 194527.437500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 194527.437500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 194527.437500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 194527.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 194527.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 194527.437500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2849241                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2849241                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2849241                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2849241                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2849241                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2849241                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 189949.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 189949.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 189949.400000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 189949.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 189949.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 189949.400000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33130                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162603588                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33386                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4870.412388                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.040341                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.959659                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902501                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097499                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9096749                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9096749                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7102969                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7102969                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17187                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17187                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17160                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17160                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16199718                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16199718                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16199718                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16199718                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        84709                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        84709                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        84709                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         84709                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        84709                       # number of overall misses
system.cpu1.dcache.overall_misses::total        84709                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8752571838                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8752571838                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8752571838                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8752571838                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8752571838                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8752571838                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9181458                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9181458                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7102969                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7102969                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17160                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17160                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16284427                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16284427                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16284427                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16284427                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009226                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009226                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005202                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005202                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005202                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005202                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 103325.170147                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103325.170147                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 103325.170147                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 103325.170147                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 103325.170147                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103325.170147                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8542                       # number of writebacks
system.cpu1.dcache.writebacks::total             8542                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        51579                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        51579                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        51579                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        51579                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        51579                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        51579                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33130                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33130                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33130                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33130                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33130                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33130                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3248072545                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3248072545                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3248072545                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3248072545                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3248072545                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3248072545                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002034                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002034                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 98040.221702                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98040.221702                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 98040.221702                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98040.221702                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 98040.221702                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98040.221702                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
