# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work  {./include/types.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:48 on Jan 28,2020
# vlog -sv -work work ./include/types.sv 
# -- Compiling package fifo_types
# 
# Top level modules:
# 	--none--
# End time: 20:51:48 on Jan 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work  {./include/fifo_itf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:48 on Jan 28,2020
# vlog -sv -work work ./include/fifo_itf.sv 
# -- Compiling interface fifo_itf
# -- Importing package fifo_types
# 
# Top level modules:
# 	--none--
# End time: 20:51:49 on Jan 28,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work  {./grader/grader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:49 on Jan 28,2020
# vlog -sv -work work ./grader/grader.sv 
# -- Compiling package grader_sv_unit
# -- Importing package fifo_types
# -- Compiling module grader
# 
# Top level modules:
# 	grader
# End time: 20:51:49 on Jan 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work  {./hdl/fifo.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:49 on Jan 28,2020
# vlog -sv -work work ./hdl/fifo.sv 
# -- Compiling package fifo_sv_unit
# -- Importing package fifo_types
# -- Compiling module fifo_synch_1r1w
# 
# Top level modules:
# 	fifo_synch_1r1w
# End time: 20:51:49 on Jan 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work  {./hvl/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:49 on Jan 28,2020
# vlog -sv -work work ./hvl/top.sv 
# -- Compiling interface fifo_itf
# -- Importing package fifo_types
# -- Compiling package top_sv_unit
# -- Importing package fifo_types
# -- Compiling module grader
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:51:49 on Jan 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work  {./hvl/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:49 on Jan 28,2020
# vlog -sv -work work ./hvl/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package fifo_types
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:51:49 on Jan 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L stratixv_ver -L rtl_work -L work -voptargs="+acc"  top
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L stratixv_ver -L rtl_work -L work -voptargs=""+acc"" top 
# Start time: 20:51:49 on Jan 28,2020
# Loading sv_std.std
# Loading work.fifo_types
# Loading work.top_sv_unit
# Loading work.top
# Loading work.fifo_itf
# Loading work.grader
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.fifo_sv_unit
# Loading work.fifo_synch_1r1w
# 
# view structure
# view signals
# run -all
# GDR: Grader Running
# GDR: Timing Out
# ** Note: $finish    : grader/grader.sv(11)
#    Time: 2559995 ps  Iteration: 1  Instance: /top/grd
# GDR: Cleaning Up Grading Run...
# End time: 20:51:50 on Jan 28,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
