[SETTINGS]
UUT_module%topModule%
TB_module%topModule_tb%
DSN_PATH%$dsn\src\TestBench%
OUTPUT_DIRECTORY%c:\work\tinysdr_fpga_ble_tx\simulation\src\TestBench%
STIMULUS%NO%
VECTORS_FILE%%
AWF_FILE%%
TB_FILE%topModule_tb.v%
MACRO_FILE%topModule_tb_runtest.do%
UUT_module_FILE%%
LIBRARY_NAME%work%
LIBRARY_TYPE%work%
TestBench_TYPE%simple%
ENABLE_FILE%none%
RESULT_FILE%none%

[GENERICS]

[PORTS]
top_clk%in%wire%NO%NOCLK%
top_rst%in%wire%NO%NOCLK%
spi_mosi%in%wire%NO%NOCLK%
spi_miso%out%wire%NO%NOCLK%
spi_sclk%in%wire%NO%NOCLK%
spi_cs%in%wire%NO%NOCLK%
osc_en%out%wire%NO%NOCLK%
serial_iq%out%wire%NO%NOCLK%
serial_clk%out%wire%NO%NOCLK%
LED%out%wire%NO%NOCLK%
clk_test%out%wire%NO%NOCLK%
sim_clk%in%wire%NO%NOCLK%

[SDF]

[INCLUDE]
[Verilog_FILES]


