Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jun 11 01:38:25 2024
| Host         : LAPTOP-66OF9HIK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file System_wrapper_timing_summary_routed.rpt -pb System_wrapper_timing_summary_routed.pb -rpx System_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : System_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.025      -39.004                     19                 6806        0.057        0.000                      0                 6806        2.000        0.000                       0                  3432  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_fpga_0                                                                                  {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clock                                                                                   {0.000 4.000}        8.000           125.000         
  clk_out1_System_clk_wiz_0_0                                                               {0.000 50.000}       100.000         10.000          
  clkfbout_System_clk_wiz_0_0                                                               {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                        2.677        0.000                      0                 4901        0.057        0.000                      0                 4901        3.750        0.000                       0                  2627  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.051        0.000                      0                  926        0.089        0.000                      0                  926       15.250        0.000                       0                   481  
sys_clock                                                                                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_System_clk_wiz_0_0                                                                    34.680        0.000                      0                  374        0.087        0.000                      0                  374       49.500        0.000                       0                   320  
  clkfbout_System_clk_wiz_0_0                                                                                                                                                                                                                12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_System_clk_wiz_0_0  clk_fpga_0                        -3.025      -39.004                     19                   78        0.063        0.000                      0                   78  
clk_fpga_0                   clk_out1_System_clk_wiz_0_0        1.227        0.000                      0                  221        0.856        0.000                      0                  221  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                        6.234        0.000                      0                   91        0.178        0.000                      0                   91  
**async_default**                                                                           clk_fpga_0                                                                                  clk_out1_System_clk_wiz_0_0                                                                       1.581        0.000                      0                  131        1.205        0.000                      0                  131  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.318        0.000                      0                  100        0.206        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.677ns  (required time - arrival time)
  Source:                 System_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.037ns  (logic 1.014ns (14.410%)  route 6.023ns (85.590%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.673 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.658     2.966    System_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X16Y64         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y64         FDRE (Prop_fdre_C_Q)         0.518     3.484 f  System_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=91, routed)          3.088     6.572    System_i/ila_0/U0/ila_core_inst/u_ila_regs/s_daddr[2]
    SLICE_X32Y59         LUT2 (Prop_lut2_I0_O)        0.124     6.696 f  System_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_2/O
                         net (fo=12, routed)          1.178     7.874    System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[2]
    SLICE_X27Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.998 r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[6]_i_4/O
                         net (fo=1, routed)           0.804     8.802    System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[6]_i_4_n_0
    SLICE_X26Y58         LUT5 (Prop_lut5_I0_O)        0.124     8.926 f  System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[6]_i_2/O
                         net (fo=1, routed)           0.953     9.879    System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[6]_i_2_n_0
    SLICE_X25Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.003 r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[6]_i_1/O
                         net (fo=1, routed)           0.000    10.003    System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18_n_2
    SLICE_X25Y62         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.481    12.673    System_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X25Y62         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]/C
                         clock pessimism              0.130    12.803    
                         clock uncertainty           -0.154    12.649    
    SLICE_X25Y62         FDRE (Setup_fdre_C_D)        0.031    12.680    System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                  2.677    

Slack (MET) :             2.741ns  (required time - arrival time)
  Source:                 System_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.975ns  (logic 1.014ns (14.538%)  route 5.961ns (85.462%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.658     2.966    System_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X16Y64         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y64         FDRE (Prop_fdre_C_Q)         0.518     3.484 f  System_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=91, routed)          3.088     6.572    System_i/ila_0/U0/ila_core_inst/u_ila_regs/s_daddr[2]
    SLICE_X32Y59         LUT2 (Prop_lut2_I0_O)        0.124     6.696 f  System_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_2/O
                         net (fo=12, routed)          1.246     7.943    System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[2]
    SLICE_X33Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.067 r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[8]_i_5/O
                         net (fo=1, routed)           0.405     8.472    System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]_2
    SLICE_X33Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.596 f  System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[8]_i_2/O
                         net (fo=1, routed)           1.221     9.817    System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[8]_i_2_n_0
    SLICE_X25Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.941 r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[8]_i_1/O
                         net (fo=1, routed)           0.000     9.941    System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15_n_7
    SLICE_X25Y60         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.483    12.675    System_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X25Y60         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]/C
                         clock pessimism              0.130    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X25Y60         FDRE (Setup_fdre_C_D)        0.031    12.682    System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                          -9.941    
  -------------------------------------------------------------------
                         slack                                  2.741    

Slack (MET) :             2.884ns  (required time - arrival time)
  Source:                 System_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.543ns  (logic 1.210ns (18.492%)  route 5.333ns (81.508%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.657     2.965    System_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X14Y66         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE (Prop_fdre_C_Q)         0.456     3.421 r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/Q
                         net (fo=54, routed)          1.825     5.246    System_i/ila_0/U0/ila_core_inst/u_ila_regs/s_den
    SLICE_X21Y59         LUT4 (Prop_lut4_I0_O)        0.152     5.398 f  System_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[1]_i_5/O
                         net (fo=2, routed)           0.664     6.062    System_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[1]_i_5_n_0
    SLICE_X21Y58         LUT6 (Prop_lut6_I5_O)        0.326     6.388 f  System_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state[1]_i_2/O
                         net (fo=3, routed)           0.961     7.349    System_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[10]
    SLICE_X22Y56         LUT4 (Prop_lut4_I0_O)        0.124     7.473 r  System_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=4, routed)           1.114     8.587    System_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X17Y55         LUT2 (Prop_lut2_I0_O)        0.152     8.739 r  System_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_1/O
                         net (fo=1, routed)           0.770     9.508    System_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_1_n_0
    SLICE_X22Y55         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.485    12.677    System_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X22Y55         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[6]/C
                         clock pessimism              0.130    12.807    
                         clock uncertainty           -0.154    12.653    
    SLICE_X22Y55         FDRE (Setup_fdre_C_D)       -0.260    12.393    System_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  2.884    

Slack (MET) :             2.885ns  (required time - arrival time)
  Source:                 System_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.823ns  (logic 0.828ns (12.136%)  route 5.995ns (87.864%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.663     2.971    System_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X13Y65         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=159, routed)         4.067     7.494    System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X33Y57         LUT6 (Prop_lut6_I1_O)        0.124     7.618 r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_7/O
                         net (fo=1, routed)           0.665     8.284    System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]_1
    SLICE_X33Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.408 r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_2/O
                         net (fo=1, routed)           1.262     9.670    System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_2_n_0
    SLICE_X25Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.794 r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_1/O
                         net (fo=1, routed)           0.000     9.794    System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18_n_3
    SLICE_X25Y61         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.482    12.674    System_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X25Y61         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/C
                         clock pessimism              0.130    12.804    
                         clock uncertainty           -0.154    12.650    
    SLICE_X25Y61         FDRE (Setup_fdre_C_D)        0.029    12.679    System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]
  -------------------------------------------------------------------
                         required time                         12.679    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                  2.885    

Slack (MET) :             2.976ns  (required time - arrival time)
  Source:                 System_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.885ns  (logic 0.828ns (12.026%)  route 6.057ns (87.974%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.663     2.971    System_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X13Y65         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=159, routed)         4.072     7.499    System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X32Y57         LUT6 (Prop_lut6_I2_O)        0.124     7.623 f  System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[10]_i_4/O
                         net (fo=1, routed)           0.556     8.180    System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[10]_i_4_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.304 f  System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[10]_i_2/O
                         net (fo=1, routed)           1.428     9.732    System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[10]_i_2_n_0
    SLICE_X20Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.856 r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[10]_i_1/O
                         net (fo=1, routed)           0.000     9.856    System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15_n_9
    SLICE_X20Y60         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.487    12.679    System_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X20Y60         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[10]/C
                         clock pessimism              0.230    12.909    
                         clock uncertainty           -0.154    12.755    
    SLICE_X20Y60         FDRE (Setup_fdre_C_D)        0.077    12.832    System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[10]
  -------------------------------------------------------------------
                         required time                         12.832    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                  2.976    

Slack (MET) :             2.984ns  (required time - arrival time)
  Source:                 System_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.731ns  (logic 1.014ns (15.064%)  route 5.717ns (84.936%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.658     2.966    System_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X16Y64         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y64         FDRE (Prop_fdre_C_Q)         0.518     3.484 f  System_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=91, routed)          3.088     6.572    System_i/ila_0/U0/ila_core_inst/u_ila_regs/s_daddr[2]
    SLICE_X32Y59         LUT2 (Prop_lut2_I0_O)        0.124     6.696 f  System_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_2/O
                         net (fo=12, routed)          1.078     7.775    System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[2]
    SLICE_X33Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.899 f  System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_7/O
                         net (fo=1, routed)           0.433     8.331    System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_7_n_0
    SLICE_X33Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.455 f  System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_3/O
                         net (fo=1, routed)           1.118     9.573    System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]_0
    SLICE_X23Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.697 r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_1/O
                         net (fo=1, routed)           0.000     9.697    System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83_n_0
    SLICE_X23Y60         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.483    12.675    System_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X23Y60         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/C
                         clock pessimism              0.130    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X23Y60         FDRE (Setup_fdre_C_D)        0.031    12.682    System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  2.984    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 1.582ns (24.163%)  route 4.965ns (75.837%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.765     3.073    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.216     5.623    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X0Y52          LUT4 (Prop_lut4_I3_O)        0.124     5.747 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7[31]_i_2/O
                         net (fo=36, routed)          2.622     8.369    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg_wren__2
    SLICE_X11Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.493 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           1.127     9.620    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X10Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.506    12.698    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X10Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg1_reg[2]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X10Y42         FDRE (Setup_fdre_C_CE)      -0.169    12.606    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 1.582ns (24.163%)  route 4.965ns (75.837%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.765     3.073    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.216     5.623    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X0Y52          LUT4 (Prop_lut4_I3_O)        0.124     5.747 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7[31]_i_2/O
                         net (fo=36, routed)          2.622     8.369    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg_wren__2
    SLICE_X11Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.493 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           1.127     9.620    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X10Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.506    12.698    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X10Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg1_reg[3]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X10Y42         FDRE (Setup_fdre_C_CE)      -0.169    12.606    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 1.582ns (24.163%)  route 4.965ns (75.837%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.765     3.073    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.216     5.623    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X0Y52          LUT4 (Prop_lut4_I3_O)        0.124     5.747 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7[31]_i_2/O
                         net (fo=36, routed)          2.622     8.369    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg_wren__2
    SLICE_X11Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.493 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           1.127     9.620    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X10Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.506    12.698    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X10Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg1_reg[4]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X10Y42         FDRE (Setup_fdre_C_CE)      -0.169    12.606    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 1.582ns (24.163%)  route 4.965ns (75.837%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.765     3.073    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=4, routed)           1.216     5.623    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X0Y52          LUT4 (Prop_lut4_I3_O)        0.124     5.747 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7[31]_i_2/O
                         net (fo=36, routed)          2.622     8.369    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg_wren__2
    SLICE_X11Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.493 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           1.127     9.620    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X10Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.506    12.698    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X10Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg1_reg[5]/C
                         clock pessimism              0.230    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X10Y42         FDRE (Setup_fdre_C_CE)      -0.169    12.606    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  2.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.737%)  route 0.125ns (43.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.564     0.905    System_i/ila_0/U0/ila_core_inst/clk
    SLICE_X8Y53          FDRE                                         r  System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.164     1.069 r  System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[8][32]/Q
                         net (fo=1, routed)           0.125     1.194    System_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/shifted_data_in_reg[8][34][5]
    RAMB36_X0Y10         RAMB36E1                                     r  System_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.875     1.245    System_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y10         RAMB36E1                                     r  System_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.263     0.982    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     1.137    System_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.367%)  route 0.189ns (59.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.582     0.923    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.189     1.240    System_i/processing_system7_0/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.893     1.263    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                     -0.053     1.181    System_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 System_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.480%)  route 0.232ns (55.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.558     0.899    System_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/clk
    SLICE_X25Y53         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y53         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  System_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/Q
                         net (fo=9, routed)           0.232     1.272    System_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/U_NS1/u_wcnt_lcmp_q[1]
    SLICE_X21Y54         LUT6 (Prop_lut6_I4_O)        0.045     1.317 r  System_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.SRL_MUX8/O
                         net (fo=1, routed)           0.000     1.317    System_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.SRL_MUX8__0
    SLICE_X21Y54         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.829     1.199    System_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/U_NS1/clk
    SLICE_X21Y54         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y54         FDRE (Hold_fdre_C_D)         0.091     1.256    System_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.565     0.906    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X8Y42          FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.115     1.185    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X6Y42          SRLC32E                                      r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.833     1.203    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y42          SRLC32E                                      r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X6Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/axi_rdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.709%)  route 0.283ns (63.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.565     0.906    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X10Y51         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/axi_rdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/axi_rdata_reg[25]/Q
                         net (fo=1, routed)           0.283     1.352    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X8Y47          SRLC32E                                      r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.835     1.205    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y47          SRLC32E                                      r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y47          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.291    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.937%)  route 0.193ns (60.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.582     0.923    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.193     1.243    System_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.893     1.263    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    System_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.666%)  route 0.233ns (62.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.582     0.923    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.233     1.297    System_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.893     1.263    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    System_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.809%)  route 0.188ns (57.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.551     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y71         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.188     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X16Y72         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.817     1.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X16Y72         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.282     0.905    
    SLICE_X16Y72         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.809%)  route 0.188ns (57.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.551     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y71         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.188     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X16Y72         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.817     1.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X16Y72         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.282     0.905    
    SLICE_X16Y72         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.809%)  route 0.188ns (57.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.551     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y71         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.188     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X16Y72         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.817     1.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X16Y72         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.282     0.905    
    SLICE_X16Y72         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9   System_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9   System_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9   System_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9   System_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y11  System_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y11  System_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y10  System_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y10  System_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y10  System_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y10  System_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y72  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y72  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y72  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y72  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y72  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y72  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y72  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y72  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y72  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y72  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y74  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y74  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y74  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y74  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y74  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y74  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y74  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y74  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y72  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y72  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.051ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.759ns  (logic 1.014ns (15.003%)  route 5.745ns (84.997%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 36.111 - 33.000 ) 
    Source Clock Delay      (SCD):    3.505ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.664     3.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X34Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518     4.023 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=9, routed)           2.269     6.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/p_0_in
    SLICE_X17Y69         LUT2 (Prop_lut2_I1_O)        0.124     6.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count[3]_i_1/O
                         net (fo=5, routed)           1.006     7.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/SR[0]
    SLICE_X8Y69          LUT6 (Prop_lut6_I4_O)        0.124     7.547 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.391     8.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X0Y69          LUT6 (Prop_lut6_I0_O)        0.124     9.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3/O
                         net (fo=1, routed)           0.452     9.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3_n_0
    SLICE_X0Y69          LUT6 (Prop_lut6_I5_O)        0.124     9.638 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_1/O
                         net (fo=2, routed)           0.626    10.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1_reg[1]
    SLICE_X4Y68          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.531    36.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_bscan_tck[0]
    SLICE_X4Y68          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.275    36.386    
                         clock uncertainty           -0.035    36.350    
    SLICE_X4Y68          FDCE (Setup_fdce_C_D)       -0.036    36.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         36.314    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                 26.051    

Slack (MET) :             26.074ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.759ns  (logic 1.014ns (15.003%)  route 5.745ns (84.997%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 36.111 - 33.000 ) 
    Source Clock Delay      (SCD):    3.505ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.664     3.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X34Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518     4.023 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=9, routed)           2.269     6.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/p_0_in
    SLICE_X17Y69         LUT2 (Prop_lut2_I1_O)        0.124     6.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count[3]_i_1/O
                         net (fo=5, routed)           1.006     7.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/SR[0]
    SLICE_X8Y69          LUT6 (Prop_lut6_I4_O)        0.124     7.547 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.391     8.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X0Y69          LUT6 (Prop_lut6_I0_O)        0.124     9.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3/O
                         net (fo=1, routed)           0.452     9.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3_n_0
    SLICE_X0Y69          LUT6 (Prop_lut6_I5_O)        0.124     9.638 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_1/O
                         net (fo=2, routed)           0.626    10.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1_reg[1]
    SLICE_X4Y68          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.531    36.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_bscan_tck[0]
    SLICE_X4Y68          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.275    36.386    
                         clock uncertainty           -0.035    36.350    
    SLICE_X4Y68          FDCE (Setup_fdce_C_D)       -0.013    36.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         36.337    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                 26.074    

Slack (MET) :             27.304ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.331ns  (logic 0.766ns (14.368%)  route 4.565ns (85.632%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 36.106 - 33.000 ) 
    Source Clock Delay      (SCD):    3.505ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.664     3.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X34Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518     4.023 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=9, routed)           2.269     6.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/p_0_in
    SLICE_X17Y69         LUT2 (Prop_lut2_I1_O)        0.124     6.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count[3]_i_1/O
                         net (fo=5, routed)           1.006     7.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/SR[0]
    SLICE_X8Y69          LUT6 (Prop_lut6_I4_O)        0.124     7.547 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.289     8.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X1Y69          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.526    36.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X1Y69          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.275    36.381    
                         clock uncertainty           -0.035    36.345    
    SLICE_X1Y69          FDCE (Setup_fdce_C_CE)      -0.205    36.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         36.140    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                 27.304    

Slack (MET) :             27.304ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.331ns  (logic 0.766ns (14.368%)  route 4.565ns (85.632%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 36.106 - 33.000 ) 
    Source Clock Delay      (SCD):    3.505ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.664     3.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X34Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518     4.023 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=9, routed)           2.269     6.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/p_0_in
    SLICE_X17Y69         LUT2 (Prop_lut2_I1_O)        0.124     6.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count[3]_i_1/O
                         net (fo=5, routed)           1.006     7.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/SR[0]
    SLICE_X8Y69          LUT6 (Prop_lut6_I4_O)        0.124     7.547 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.289     8.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X1Y69          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.526    36.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X1Y69          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.275    36.381    
                         clock uncertainty           -0.035    36.345    
    SLICE_X1Y69          FDCE (Setup_fdce_C_CE)      -0.205    36.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         36.140    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                 27.304    

Slack (MET) :             27.436ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 1.616ns (29.079%)  route 3.941ns (70.921%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.083ns = ( 36.083 - 33.000 ) 
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.677     3.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.419     3.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.700     5.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X14Y45         LUT4 (Prop_lut4_I3_O)        0.299     5.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.820     6.756    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X16Y45         LUT6 (Prop_lut6_I3_O)        0.124     6.880 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.880    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.413    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.530 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.421     8.951    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X15Y49         LUT6 (Prop_lut6_I4_O)        0.124     9.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X15Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.502    36.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.436    36.518    
                         clock uncertainty           -0.035    36.483    
    SLICE_X15Y49         FDRE (Setup_fdre_C_D)        0.029    36.512    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.512    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                 27.436    

Slack (MET) :             27.529ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 0.766ns (14.897%)  route 4.376ns (85.103%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 36.106 - 33.000 ) 
    Source Clock Delay      (SCD):    3.505ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.664     3.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X34Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518     4.023 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=9, routed)           2.269     6.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/p_0_in
    SLICE_X17Y69         LUT2 (Prop_lut2_I1_O)        0.124     6.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count[3]_i_1/O
                         net (fo=5, routed)           1.006     7.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/SR[0]
    SLICE_X8Y69          LUT6 (Prop_lut6_I4_O)        0.124     7.547 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.100     8.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X0Y69          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.526    36.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X0Y69          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.275    36.381    
                         clock uncertainty           -0.035    36.345    
    SLICE_X0Y69          FDPE (Setup_fdpe_C_CE)      -0.169    36.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         36.176    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                 27.529    

Slack (MET) :             27.529ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 0.766ns (14.897%)  route 4.376ns (85.103%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 36.106 - 33.000 ) 
    Source Clock Delay      (SCD):    3.505ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.664     3.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X34Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518     4.023 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=9, routed)           2.269     6.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/p_0_in
    SLICE_X17Y69         LUT2 (Prop_lut2_I1_O)        0.124     6.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count[3]_i_1/O
                         net (fo=5, routed)           1.006     7.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/SR[0]
    SLICE_X8Y69          LUT6 (Prop_lut6_I4_O)        0.124     7.547 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.100     8.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X0Y69          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.526    36.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X0Y69          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.275    36.381    
                         clock uncertainty           -0.035    36.345    
    SLICE_X0Y69          FDCE (Setup_fdce_C_CE)      -0.169    36.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         36.176    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                 27.529    

Slack (MET) :             27.529ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 0.766ns (14.897%)  route 4.376ns (85.103%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 36.106 - 33.000 ) 
    Source Clock Delay      (SCD):    3.505ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.664     3.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X34Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518     4.023 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=9, routed)           2.269     6.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/p_0_in
    SLICE_X17Y69         LUT2 (Prop_lut2_I1_O)        0.124     6.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count[3]_i_1/O
                         net (fo=5, routed)           1.006     7.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/SR[0]
    SLICE_X8Y69          LUT6 (Prop_lut6_I4_O)        0.124     7.547 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.100     8.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X0Y69          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.526    36.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X0Y69          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.275    36.381    
                         clock uncertainty           -0.035    36.345    
    SLICE_X0Y69          FDCE (Setup_fdce_C_CE)      -0.169    36.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         36.176    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                 27.529    

Slack (MET) :             27.529ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 0.766ns (14.897%)  route 4.376ns (85.103%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 36.106 - 33.000 ) 
    Source Clock Delay      (SCD):    3.505ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.664     3.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X34Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518     4.023 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=9, routed)           2.269     6.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/p_0_in
    SLICE_X17Y69         LUT2 (Prop_lut2_I1_O)        0.124     6.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count[3]_i_1/O
                         net (fo=5, routed)           1.006     7.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/SR[0]
    SLICE_X8Y69          LUT6 (Prop_lut6_I4_O)        0.124     7.547 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.100     8.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X0Y69          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.526    36.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X0Y69          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.275    36.381    
                         clock uncertainty           -0.035    36.345    
    SLICE_X0Y69          FDCE (Setup_fdce_C_CE)      -0.169    36.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         36.176    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                 27.529    

Slack (MET) :             27.541ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 0.952ns (20.083%)  route 3.788ns (79.917%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.082ns = ( 36.082 - 33.000 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.675     3.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.456     3.972 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           1.115     5.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X18Y49         LUT6 (Prop_lut6_I5_O)        0.124     5.211 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.303     5.514    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X18Y49         LUT5 (Prop_lut5_I3_O)        0.124     5.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.227     6.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.988 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.493     7.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X35Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.651     8.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X34Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.501    36.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X34Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.275    36.357    
                         clock uncertainty           -0.035    36.321    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.524    35.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.797    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                 27.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.872%)  route 0.258ns (58.128%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.560     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[18]/Q
                         net (fo=1, routed)           0.258     1.672    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[18]
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.717 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[17]_i_1/O
                         net (fo=1, routed)           0.000     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[17]_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.828     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X22Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[17]/C
                         clock pessimism             -0.114     1.536    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.092     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.758%)  route 0.126ns (47.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.557     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X7Y68          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDCE (Prop_fdce_C_Q)         0.141     1.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.126     1.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X8Y67          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.825     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y67          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.343     1.304    
    SLICE_X8Y67          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.220%)  route 0.074ns (36.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.558     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X7Y67          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.128     1.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.074     1.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X6Y67          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.825     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X6Y67          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.363     1.284    
    SLICE_X6Y67          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.718%)  route 0.125ns (43.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.557     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X6Y68          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDCE (Prop_fdce_C_Q)         0.164     1.434 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.125     1.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X8Y68          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.824     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X8Y68          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.343     1.303    
    SLICE_X8Y68          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.267ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.554     1.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X27Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y68         FDRE (Prop_fdre_C_Q)         0.141     1.408 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.056     1.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[11]
    SLICE_X27Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.821     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X27Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
                         clock pessimism             -0.376     1.267    
    SLICE_X27Y68         FDRE (Hold_fdre_C_D)         0.075     1.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.557     1.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X17Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y65         FDRE (Prop_fdre_C_Q)         0.141     1.411 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.056     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[11]
    SLICE_X17Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.824     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X17Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
                         clock pessimism             -0.376     1.270    
    SLICE_X17Y65         FDRE (Hold_fdre_C_D)         0.075     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.556     1.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X17Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y66         FDRE (Prop_fdre_C_Q)         0.141     1.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.056     1.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[3]
    SLICE_X17Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.823     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X17Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                         clock pessimism             -0.376     1.269    
    SLICE_X17Y66         FDRE (Hold_fdre_C_D)         0.075     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.549     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X19Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y73         FDCE (Prop_fdce_C_Q)         0.141     1.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X19Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.815     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X19Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.375     1.262    
    SLICE_X19Y73         FDCE (Hold_fdce_C_D)         0.075     1.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.549     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X25Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y70         FDPE (Prop_fdpe_C_Q)         0.141     1.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X25Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.816     1.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X25Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.376     1.262    
    SLICE_X25Y70         FDPE (Hold_fdpe_C_D)         0.075     1.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.666ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.577     1.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X3Y67          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDPE (Prop_fdpe_C_Q)         0.141     1.431 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X3Y67          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.844     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X3Y67          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.376     1.290    
    SLICE_X3Y67          FDPE (Hold_fdpe_C_D)         0.075     1.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X33Y63   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X35Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X33Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X33Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X33Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X33Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X33Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X32Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X32Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_System_clk_wiz_0_0
  To Clock:  clk_out1_System_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       34.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.680ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        15.117ns  (logic 3.444ns (22.782%)  route 11.673ns (77.218%))
  Logic Levels:           14  (CARRY4=4 LUT3=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.884ns = ( 98.116 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.233ns = ( 47.767 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.668    47.767    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_clock
    SLICE_X20Y33         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.524    48.291 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/Q
                         net (fo=134, routed)         1.589    49.880    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r[0]
    SLICE_X11Y34         LUT6 (Prop_lut6_I0_O)        0.124    50.004 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/g55_b5__4/O
                         net (fo=3, routed)           1.081    51.085    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/g55_b5__4_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I0_O)        0.124    51.209 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_405/O
                         net (fo=1, routed)           1.048    52.258    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_405_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I2_O)        0.124    52.382 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_259/O
                         net (fo=1, routed)           0.948    53.330    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_259_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I3_O)        0.124    53.454 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_132/O
                         net (fo=5, routed)           0.754    54.208    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/salida6_cos[5]
    SLICE_X20Y32         LUT6 (Prop_lut6_I5_O)        0.124    54.332 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_73/O
                         net (fo=4, routed)           1.055    55.387    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/delay_line_reg[12][7]_3
    SLICE_X18Y32         LUT6 (Prop_lut6_I2_O)        0.124    55.511 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_96/O
                         net (fo=2, routed)           1.064    56.575    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/addr2_r_reg[11]_2
    SLICE_X18Y31         LUT3 (Prop_lut3_I1_O)        0.124    56.699 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_45/O
                         net (fo=2, routed)           0.903    57.602    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_45_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    57.987 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.987    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_18_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    58.209 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_10/O[0]
                         net (fo=3, routed)           1.032    59.241    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/mod_reg_reg[14]_0[0]
    SLICE_X15Y30         LUT3 (Prop_lut3_I1_O)        0.299    59.540 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_22/O
                         net (fo=2, routed)           0.871    60.411    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_22_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I4_O)        0.124    60.535 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_3/O
                         net (fo=2, routed)           1.328    61.862    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_3_n_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I3_O)        0.124    61.986 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    61.986    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_7_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.536 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    62.536    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/af/CO[0]
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    62.884 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/af/filter_input[8]_INST_0/O[1]
                         net (fo=3, routed)           0.000    62.884    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_input[9]
    SLICE_X13Y31         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.500    98.116    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X13Y31         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][9]/C
                         clock pessimism             -0.402    97.714    
                         clock uncertainty           -0.201    97.514    
    SLICE_X13Y31         FDCE (Setup_fdce_C_D)        0.051    97.565    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][9]
  -------------------------------------------------------------------
                         required time                         97.565    
                         arrival time                         -62.884    
  -------------------------------------------------------------------
                         slack                                 34.680    

Slack (MET) :             34.793ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        15.004ns  (logic 3.331ns (22.201%)  route 11.673ns (77.799%))
  Logic Levels:           14  (CARRY4=4 LUT3=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.884ns = ( 98.116 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.233ns = ( 47.767 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.668    47.767    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_clock
    SLICE_X20Y33         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.524    48.291 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/Q
                         net (fo=134, routed)         1.589    49.880    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r[0]
    SLICE_X11Y34         LUT6 (Prop_lut6_I0_O)        0.124    50.004 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/g55_b5__4/O
                         net (fo=3, routed)           1.081    51.085    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/g55_b5__4_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I0_O)        0.124    51.209 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_405/O
                         net (fo=1, routed)           1.048    52.258    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_405_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I2_O)        0.124    52.382 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_259/O
                         net (fo=1, routed)           0.948    53.330    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_259_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I3_O)        0.124    53.454 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_132/O
                         net (fo=5, routed)           0.754    54.208    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/salida6_cos[5]
    SLICE_X20Y32         LUT6 (Prop_lut6_I5_O)        0.124    54.332 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_73/O
                         net (fo=4, routed)           1.055    55.387    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/delay_line_reg[12][7]_3
    SLICE_X18Y32         LUT6 (Prop_lut6_I2_O)        0.124    55.511 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_96/O
                         net (fo=2, routed)           1.064    56.575    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/addr2_r_reg[11]_2
    SLICE_X18Y31         LUT3 (Prop_lut3_I1_O)        0.124    56.699 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_45/O
                         net (fo=2, routed)           0.903    57.602    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_45_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    57.987 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.987    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_18_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    58.209 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_10/O[0]
                         net (fo=3, routed)           1.032    59.241    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/mod_reg_reg[14]_0[0]
    SLICE_X15Y30         LUT3 (Prop_lut3_I1_O)        0.299    59.540 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_22/O
                         net (fo=2, routed)           0.871    60.411    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_22_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I4_O)        0.124    60.535 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_3/O
                         net (fo=2, routed)           1.328    61.862    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_3_n_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I3_O)        0.124    61.986 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    61.986    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_7_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.536 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    62.536    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/af/CO[0]
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    62.771 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/af/filter_input[8]_INST_0/O[0]
                         net (fo=3, routed)           0.000    62.771    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_input[8]
    SLICE_X13Y31         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.500    98.116    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X13Y31         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][8]/C
                         clock pessimism             -0.402    97.714    
                         clock uncertainty           -0.201    97.514    
    SLICE_X13Y31         FDCE (Setup_fdce_C_D)        0.051    97.565    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][8]
  -------------------------------------------------------------------
                         required time                         97.565    
                         arrival time                         -62.771    
  -------------------------------------------------------------------
                         slack                                 34.793    

Slack (MET) :             34.937ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        14.859ns  (logic 3.186ns (21.441%)  route 11.673ns (78.559%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.885ns = ( 98.115 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.233ns = ( 47.767 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.668    47.767    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_clock
    SLICE_X20Y33         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.524    48.291 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/Q
                         net (fo=134, routed)         1.589    49.880    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r[0]
    SLICE_X11Y34         LUT6 (Prop_lut6_I0_O)        0.124    50.004 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/g55_b5__4/O
                         net (fo=3, routed)           1.081    51.085    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/g55_b5__4_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I0_O)        0.124    51.209 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_405/O
                         net (fo=1, routed)           1.048    52.258    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_405_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I2_O)        0.124    52.382 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_259/O
                         net (fo=1, routed)           0.948    53.330    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_259_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I3_O)        0.124    53.454 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_132/O
                         net (fo=5, routed)           0.754    54.208    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/salida6_cos[5]
    SLICE_X20Y32         LUT6 (Prop_lut6_I5_O)        0.124    54.332 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_73/O
                         net (fo=4, routed)           1.055    55.387    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/delay_line_reg[12][7]_3
    SLICE_X18Y32         LUT6 (Prop_lut6_I2_O)        0.124    55.511 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_96/O
                         net (fo=2, routed)           1.064    56.575    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/addr2_r_reg[11]_2
    SLICE_X18Y31         LUT3 (Prop_lut3_I1_O)        0.124    56.699 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_45/O
                         net (fo=2, routed)           0.903    57.602    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_45_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    57.987 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.987    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_18_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    58.209 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_10/O[0]
                         net (fo=3, routed)           1.032    59.241    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/mod_reg_reg[14]_0[0]
    SLICE_X15Y30         LUT3 (Prop_lut3_I1_O)        0.299    59.540 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_22/O
                         net (fo=2, routed)           0.871    60.411    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_22_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I4_O)        0.124    60.535 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_3/O
                         net (fo=2, routed)           1.328    61.862    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_3_n_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I3_O)        0.124    61.986 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    61.986    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_7_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    62.626 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0/O[3]
                         net (fo=3, routed)           0.000    62.626    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_input[7]
    SLICE_X13Y30         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.499    98.115    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X13Y30         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][7]/C
                         clock pessimism             -0.402    97.713    
                         clock uncertainty           -0.201    97.513    
    SLICE_X13Y30         FDCE (Setup_fdce_C_D)        0.051    97.564    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][7]
  -------------------------------------------------------------------
                         required time                         97.564    
                         arrival time                         -62.626    
  -------------------------------------------------------------------
                         slack                                 34.937    

Slack (MET) :             34.997ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        14.799ns  (logic 3.126ns (21.123%)  route 11.673ns (78.877%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.885ns = ( 98.115 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.233ns = ( 47.767 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.668    47.767    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_clock
    SLICE_X20Y33         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.524    48.291 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/Q
                         net (fo=134, routed)         1.589    49.880    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r[0]
    SLICE_X11Y34         LUT6 (Prop_lut6_I0_O)        0.124    50.004 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/g55_b5__4/O
                         net (fo=3, routed)           1.081    51.085    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/g55_b5__4_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I0_O)        0.124    51.209 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_405/O
                         net (fo=1, routed)           1.048    52.258    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_405_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I2_O)        0.124    52.382 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_259/O
                         net (fo=1, routed)           0.948    53.330    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_259_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I3_O)        0.124    53.454 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_132/O
                         net (fo=5, routed)           0.754    54.208    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/salida6_cos[5]
    SLICE_X20Y32         LUT6 (Prop_lut6_I5_O)        0.124    54.332 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_73/O
                         net (fo=4, routed)           1.055    55.387    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/delay_line_reg[12][7]_3
    SLICE_X18Y32         LUT6 (Prop_lut6_I2_O)        0.124    55.511 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_96/O
                         net (fo=2, routed)           1.064    56.575    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/addr2_r_reg[11]_2
    SLICE_X18Y31         LUT3 (Prop_lut3_I1_O)        0.124    56.699 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_45/O
                         net (fo=2, routed)           0.903    57.602    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_45_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    57.987 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.987    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_18_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    58.209 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_10/O[0]
                         net (fo=3, routed)           1.032    59.241    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/mod_reg_reg[14]_0[0]
    SLICE_X15Y30         LUT3 (Prop_lut3_I1_O)        0.299    59.540 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_22/O
                         net (fo=2, routed)           0.871    60.411    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_22_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I4_O)        0.124    60.535 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_3/O
                         net (fo=2, routed)           1.328    61.862    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_3_n_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I3_O)        0.124    61.986 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    61.986    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_7_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    62.566 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0/O[2]
                         net (fo=3, routed)           0.000    62.566    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_input[6]
    SLICE_X13Y30         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.499    98.115    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X13Y30         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][6]/C
                         clock pessimism             -0.402    97.713    
                         clock uncertainty           -0.201    97.513    
    SLICE_X13Y30         FDCE (Setup_fdce_C_D)        0.051    97.564    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][6]
  -------------------------------------------------------------------
                         required time                         97.564    
                         arrival time                         -62.566    
  -------------------------------------------------------------------
                         slack                                 34.997    

Slack (MET) :             35.295ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        14.398ns  (logic 3.727ns (25.886%)  route 10.671ns (74.114%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.885ns = ( 98.115 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.230ns = ( 47.770 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.671    47.770    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_clock
    SLICE_X24Y41         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.524    48.294 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[1]/Q
                         net (fo=168, routed)         1.108    49.402    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r[1]
    SLICE_X24Y41         LUT5 (Prop_lut5_I0_O)        0.156    49.558 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g5_b5/O
                         net (fo=3, routed)           0.863    50.422    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g5_b5_n_0
    SLICE_X24Y41         LUT4 (Prop_lut4_I2_O)        0.384    50.806 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_413/O
                         net (fo=1, routed)           0.805    51.611    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_413_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I5_O)        0.331    51.942 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_261/O
                         net (fo=1, routed)           1.043    52.985    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_261_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I1_O)        0.124    53.109 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_133/O
                         net (fo=5, routed)           0.939    54.048    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/salida1_cos[5]
    SLICE_X20Y39         LUT6 (Prop_lut6_I5_O)        0.124    54.172 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_191/O
                         net (fo=2, routed)           0.861    55.034    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_191_n_0
    SLICE_X20Y39         LUT6 (Prop_lut6_I3_O)        0.124    55.158 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_101/O
                         net (fo=3, routed)           1.099    56.257    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/output_signal40_in[0]
    SLICE_X20Y31         LUT3 (Prop_lut3_I0_O)        0.124    56.381 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_47/O
                         net (fo=1, routed)           0.929    57.310    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/DI[0]
    SLICE_X19Y31         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    57.847 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_18/O[2]
                         net (fo=3, routed)           0.978    58.825    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/O[2]
    SLICE_X12Y29         LUT3 (Prop_lut3_I1_O)        0.302    59.127 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0_i_12/O
                         net (fo=3, routed)           0.973    60.100    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/delay_line_reg[12][3]_0
    SLICE_X12Y29         LUT5 (Prop_lut5_I4_O)        0.124    60.224 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0_i_1/O
                         net (fo=2, routed)           1.071    61.295    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0_i_1_n_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I3_O)        0.124    61.419 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    61.419    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0_i_5_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.820 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    61.820    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    62.168 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0/O[1]
                         net (fo=3, routed)           0.000    62.168    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_input[5]
    SLICE_X13Y30         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.499    98.115    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X13Y30         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][5]/C
                         clock pessimism             -0.503    97.613    
                         clock uncertainty           -0.201    97.412    
    SLICE_X13Y30         FDCE (Setup_fdce_C_D)        0.051    97.463    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][5]
  -------------------------------------------------------------------
                         required time                         97.463    
                         arrival time                         -62.168    
  -------------------------------------------------------------------
                         slack                                 35.295    

Slack (MET) :             35.408ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        14.285ns  (logic 3.614ns (25.300%)  route 10.671ns (74.700%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.885ns = ( 98.115 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.230ns = ( 47.770 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.671    47.770    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_clock
    SLICE_X24Y41         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.524    48.294 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[1]/Q
                         net (fo=168, routed)         1.108    49.402    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r[1]
    SLICE_X24Y41         LUT5 (Prop_lut5_I0_O)        0.156    49.558 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g5_b5/O
                         net (fo=3, routed)           0.863    50.422    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g5_b5_n_0
    SLICE_X24Y41         LUT4 (Prop_lut4_I2_O)        0.384    50.806 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_413/O
                         net (fo=1, routed)           0.805    51.611    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_413_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I5_O)        0.331    51.942 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_261/O
                         net (fo=1, routed)           1.043    52.985    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_261_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I1_O)        0.124    53.109 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_133/O
                         net (fo=5, routed)           0.939    54.048    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/salida1_cos[5]
    SLICE_X20Y39         LUT6 (Prop_lut6_I5_O)        0.124    54.172 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_191/O
                         net (fo=2, routed)           0.861    55.034    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_191_n_0
    SLICE_X20Y39         LUT6 (Prop_lut6_I3_O)        0.124    55.158 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_101/O
                         net (fo=3, routed)           1.099    56.257    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/output_signal40_in[0]
    SLICE_X20Y31         LUT3 (Prop_lut3_I0_O)        0.124    56.381 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_47/O
                         net (fo=1, routed)           0.929    57.310    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/DI[0]
    SLICE_X19Y31         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    57.847 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_18/O[2]
                         net (fo=3, routed)           0.978    58.825    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/O[2]
    SLICE_X12Y29         LUT3 (Prop_lut3_I1_O)        0.302    59.127 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0_i_12/O
                         net (fo=3, routed)           0.973    60.100    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/delay_line_reg[12][3]_0
    SLICE_X12Y29         LUT5 (Prop_lut5_I4_O)        0.124    60.224 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0_i_1/O
                         net (fo=2, routed)           1.071    61.295    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0_i_1_n_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I3_O)        0.124    61.419 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    61.419    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0_i_5_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.820 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    61.820    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    62.055 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0/O[0]
                         net (fo=3, routed)           0.000    62.055    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_input[4]
    SLICE_X13Y30         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.499    98.115    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X13Y30         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][4]/C
                         clock pessimism             -0.503    97.613    
                         clock uncertainty           -0.201    97.412    
    SLICE_X13Y30         FDCE (Setup_fdce_C_D)        0.051    97.463    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][4]
  -------------------------------------------------------------------
                         required time                         97.463    
                         arrival time                         -62.055    
  -------------------------------------------------------------------
                         slack                                 35.408    

Slack (MET) :             35.796ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        13.897ns  (logic 3.226ns (23.214%)  route 10.671ns (76.786%))
  Logic Levels:           12  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.885ns = ( 98.115 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.230ns = ( 47.770 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.671    47.770    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_clock
    SLICE_X24Y41         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.524    48.294 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[1]/Q
                         net (fo=168, routed)         1.108    49.402    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r[1]
    SLICE_X24Y41         LUT5 (Prop_lut5_I0_O)        0.156    49.558 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g5_b5/O
                         net (fo=3, routed)           0.863    50.422    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/g5_b5_n_0
    SLICE_X24Y41         LUT4 (Prop_lut4_I2_O)        0.384    50.806 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_413/O
                         net (fo=1, routed)           0.805    51.611    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_413_n_0
    SLICE_X26Y41         LUT6 (Prop_lut6_I5_O)        0.331    51.942 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_261/O
                         net (fo=1, routed)           1.043    52.985    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_261_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I1_O)        0.124    53.109 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_133/O
                         net (fo=5, routed)           0.939    54.048    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/salida1_cos[5]
    SLICE_X20Y39         LUT6 (Prop_lut6_I5_O)        0.124    54.172 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_191/O
                         net (fo=2, routed)           0.861    55.034    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_191_n_0
    SLICE_X20Y39         LUT6 (Prop_lut6_I3_O)        0.124    55.158 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_101/O
                         net (fo=3, routed)           1.099    56.257    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/output_signal40_in[0]
    SLICE_X20Y31         LUT3 (Prop_lut3_I0_O)        0.124    56.381 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_47/O
                         net (fo=1, routed)           0.929    57.310    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/DI[0]
    SLICE_X19Y31         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    57.847 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_18/O[2]
                         net (fo=3, routed)           0.978    58.825    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/O[2]
    SLICE_X12Y29         LUT3 (Prop_lut3_I1_O)        0.302    59.127 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0_i_12/O
                         net (fo=3, routed)           0.973    60.100    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/delay_line_reg[12][3]_0
    SLICE_X12Y29         LUT5 (Prop_lut5_I4_O)        0.124    60.224 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0_i_1/O
                         net (fo=2, routed)           1.071    61.295    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0_i_1_n_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I3_O)        0.124    61.419 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    61.419    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0_i_5_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    61.667 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0/O[3]
                         net (fo=3, routed)           0.000    61.667    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_input[3]
    SLICE_X13Y29         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.499    98.115    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X13Y29         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][3]/C
                         clock pessimism             -0.503    97.613    
                         clock uncertainty           -0.201    97.412    
    SLICE_X13Y29         FDCE (Setup_fdce_C_D)        0.051    97.463    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][3]
  -------------------------------------------------------------------
                         required time                         97.463    
                         arrival time                         -61.667    
  -------------------------------------------------------------------
                         slack                                 35.796    

Slack (MET) :             36.768ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        13.028ns  (logic 2.823ns (21.668%)  route 10.205ns (78.332%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.885ns = ( 98.115 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.233ns = ( 47.767 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.668    47.767    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_clock
    SLICE_X20Y33         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.524    48.291 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/Q
                         net (fo=134, routed)         1.589    49.880    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r[0]
    SLICE_X11Y34         LUT6 (Prop_lut6_I0_O)        0.124    50.004 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/g55_b5__4/O
                         net (fo=3, routed)           1.081    51.085    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/g55_b5__4_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I0_O)        0.124    51.209 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_405/O
                         net (fo=1, routed)           1.048    52.258    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_405_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I2_O)        0.124    52.382 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_259/O
                         net (fo=1, routed)           0.948    53.330    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_259_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I3_O)        0.124    53.454 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_132/O
                         net (fo=5, routed)           0.988    54.442    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/salida6_cos[5]
    SLICE_X18Y32         LUT6 (Prop_lut6_I0_O)        0.124    54.566 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_194/O
                         net (fo=1, routed)           0.797    55.363    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_194_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I2_O)        0.124    55.487 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_103/O
                         net (fo=3, routed)           1.049    56.536    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[11]_1
    SLICE_X19Y31         LUT3 (Prop_lut3_I1_O)        0.124    56.660 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    56.660    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/S[0]
    SLICE_X19Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    57.084 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_18/O[1]
                         net (fo=5, routed)           1.430    58.514    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/addr2_r_reg[11]_0[1]
    SLICE_X11Y30         LUT6 (Prop_lut6_I0_O)        0.303    58.817 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/filter_input[0]_INST_0_i_16/O
                         net (fo=1, routed)           1.275    60.092    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/addr2_r_reg[11]_2
    SLICE_X13Y29         LUT6 (Prop_lut6_I2_O)        0.124    60.216 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    60.216    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0_i_7_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    60.796 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0/O[2]
                         net (fo=3, routed)           0.000    60.796    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_input[2]
    SLICE_X13Y29         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.499    98.115    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X13Y29         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][2]/C
                         clock pessimism             -0.402    97.713    
                         clock uncertainty           -0.201    97.513    
    SLICE_X13Y29         FDCE (Setup_fdce_C_D)        0.051    97.564    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][2]
  -------------------------------------------------------------------
                         required time                         97.564    
                         arrival time                         -60.796    
  -------------------------------------------------------------------
                         slack                                 36.768    

Slack (MET) :             37.121ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        12.675ns  (logic 2.470ns (19.487%)  route 10.205ns (80.513%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.885ns = ( 98.115 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.233ns = ( 47.767 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.668    47.767    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_clock
    SLICE_X20Y33         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.524    48.291 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/Q
                         net (fo=134, routed)         1.589    49.880    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r[0]
    SLICE_X11Y34         LUT6 (Prop_lut6_I0_O)        0.124    50.004 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/g55_b5__4/O
                         net (fo=3, routed)           1.081    51.085    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/g55_b5__4_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I0_O)        0.124    51.209 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_405/O
                         net (fo=1, routed)           1.048    52.258    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_405_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I2_O)        0.124    52.382 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_259/O
                         net (fo=1, routed)           0.948    53.330    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_259_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I3_O)        0.124    53.454 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_132/O
                         net (fo=5, routed)           0.988    54.442    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/salida6_cos[5]
    SLICE_X18Y32         LUT6 (Prop_lut6_I0_O)        0.124    54.566 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_194/O
                         net (fo=1, routed)           0.797    55.363    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_194_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I2_O)        0.124    55.487 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_103/O
                         net (fo=3, routed)           1.049    56.536    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/addr2_r_reg[11]_1
    SLICE_X19Y31         LUT3 (Prop_lut3_I1_O)        0.124    56.660 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC1/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    56.660    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/S[0]
    SLICE_X19Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    57.084 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_18/O[1]
                         net (fo=5, routed)           1.430    58.514    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/addr2_r_reg[11]_0[1]
    SLICE_X11Y30         LUT6 (Prop_lut6_I0_O)        0.303    58.817 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/filter_input[0]_INST_0_i_16/O
                         net (fo=1, routed)           1.275    60.092    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/addr2_r_reg[11]_2
    SLICE_X13Y29         LUT6 (Prop_lut6_I2_O)        0.124    60.216 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    60.216    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0_i_7_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    60.443 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0/O[1]
                         net (fo=3, routed)           0.000    60.443    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_input[1]
    SLICE_X13Y29         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.499    98.115    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X13Y29         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][1]/C
                         clock pessimism             -0.402    97.713    
                         clock uncertainty           -0.201    97.513    
    SLICE_X13Y29         FDCE (Setup_fdce_C_D)        0.051    97.564    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][1]
  -------------------------------------------------------------------
                         required time                         97.564    
                         arrival time                         -60.443    
  -------------------------------------------------------------------
                         slack                                 37.121    

Slack (MET) :             38.385ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/ss/Sin_Cos_Table/addr2_r_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        11.405ns  (logic 2.032ns (17.817%)  route 9.373ns (82.183%))
  Logic Levels:           8  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.885ns = ( 98.115 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.226ns = ( 47.774 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.675    47.774    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/ss/Sin_Cos_Table/filter_clock
    SLICE_X9Y17          FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/ss/Sin_Cos_Table/addr2_r_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.459    48.233 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/ss/Sin_Cos_Table/addr2_r_reg[2]/Q
                         net (fo=182, routed)         1.893    50.126    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/ss/Sin_Cos_Table/addr2_r[2]
    SLICE_X9Y25          LUT5 (Prop_lut5_I1_O)        0.150    50.276 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/ss/Sin_Cos_Table/g5_b5__2/O
                         net (fo=3, routed)           1.425    51.701    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/ss/Sin_Cos_Table/g5_b5__2_n_0
    SLICE_X10Y23         LUT4 (Prop_lut4_I2_O)        0.352    52.053 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_213/O
                         net (fo=1, routed)           1.077    53.129    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_213_n_0
    SLICE_X10Y23         LUT6 (Prop_lut6_I5_O)        0.328    53.457 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_110/O
                         net (fo=1, routed)           0.925    54.383    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_110_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124    54.507 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_56/O
                         net (fo=3, routed)           1.289    55.796    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/ss/Sin_Cos_Table/salida4_cos[5]
    SLICE_X10Y25         LUT6 (Prop_lut6_I5_O)        0.124    55.920 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_26/O
                         net (fo=5, routed)           1.636    57.556    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/ss/Sin_Cos_Table/delay_line_reg[12][3]
    SLICE_X10Y26         LUT6 (Prop_lut6_I4_O)        0.124    57.680 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/ss/Sin_Cos_Table/filter_input[0]_INST_0_i_17/O
                         net (fo=1, routed)           1.128    58.808    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/output_signal2[0]
    SLICE_X13Y29         LUT4 (Prop_lut4_I3_O)        0.124    58.932 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/filter_input[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    58.932    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/S[0]
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    59.179 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[0]_INST_0/O[0]
                         net (fo=3, routed)           0.000    59.179    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_input[0]
    SLICE_X13Y29         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.499    98.115    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X13Y29         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][0]/C
                         clock pessimism             -0.402    97.713    
                         clock uncertainty           -0.201    97.513    
    SLICE_X13Y29         FDCE (Setup_fdce_C_D)        0.051    97.564    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][0]
  -------------------------------------------------------------------
                         required time                         97.564    
                         arrival time                         -59.179    
  -------------------------------------------------------------------
                         slack                                 38.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[4][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[3][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.148ns (40.965%)  route 0.213ns (59.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.569    -0.474    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y47         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDCE (Prop_fdce_C_Q)         0.148    -0.326 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[4][9]/Q
                         net (fo=2, routed)           0.213    -0.112    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[4][9]
    SLICE_X10Y52         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.832    -0.244    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y52         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[3][9]/C
                         clock pessimism              0.034    -0.210    
    SLICE_X10Y52         FDCE (Hold_fdce_C_D)         0.011    -0.199    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[3][9]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.433%)  route 0.299ns (64.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.563    -0.480    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y52         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.316 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[1][2]/Q
                         net (fo=2, routed)           0.299    -0.017    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[1][2]
    SLICE_X10Y44         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.836    -0.240    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y44         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][2]/C
                         clock pessimism              0.034    -0.206    
    SLICE_X10Y44         FDCE (Hold_fdce_C_D)         0.076    -0.130    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.164ns (35.050%)  route 0.304ns (64.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.562    -0.481    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y53         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDCE (Prop_fdce_C_Q)         0.164    -0.317 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[1][0]/Q
                         net (fo=2, routed)           0.304    -0.013    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[1][0]
    SLICE_X10Y44         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.836    -0.240    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y44         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][0]/C
                         clock pessimism              0.034    -0.206    
    SLICE_X10Y44         FDCE (Hold_fdce_C_D)         0.075    -0.131    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[4][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[3][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.164ns (33.706%)  route 0.323ns (66.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.569    -0.474    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y47         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.310 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[4][2]/Q
                         net (fo=2, routed)           0.323     0.013    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[4][2]
    SLICE_X10Y50         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.832    -0.244    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y50         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[3][2]/C
                         clock pessimism              0.034    -0.210    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.064    -0.146    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[3][2]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[4][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[3][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (33.006%)  route 0.333ns (66.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.568    -0.475    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y45         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.311 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[4][3]/Q
                         net (fo=2, routed)           0.333     0.022    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[4][3]
    SLICE_X10Y50         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.832    -0.244    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y50         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[3][3]/C
                         clock pessimism              0.034    -0.210    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.064    -0.146    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[3][3]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[11][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.998%)  route 0.115ns (45.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.559    -0.484    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X13Y29         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.343 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][3]/Q
                         net (fo=2, routed)           0.115    -0.227    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][3]
    SLICE_X11Y29         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[11][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.825    -0.251    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X11Y29         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[11][3]/C
                         clock pessimism             -0.219    -0.470    
    SLICE_X11Y29         FDCE (Hold_fdce_C_D)         0.072    -0.398    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[11][3]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.888%)  route 0.335ns (67.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.569    -0.474    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y47         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.310 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[4][0]/Q
                         net (fo=2, routed)           0.335     0.025    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[4][0]
    SLICE_X10Y50         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.832    -0.244    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y50         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[3][0]/C
                         clock pessimism              0.034    -0.210    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.060    -0.150    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[3][0]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[4][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[3][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.164ns (31.766%)  route 0.352ns (68.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.568    -0.475    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y46         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.311 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[4][4]/Q
                         net (fo=2, routed)           0.352     0.042    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[4][4]
    SLICE_X10Y52         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.832    -0.244    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y52         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[3][4]/C
                         clock pessimism              0.034    -0.210    
    SLICE_X10Y52         FDCE (Hold_fdce_C_D)         0.076    -0.134    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[3][4]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[8][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.479    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X9Y36          FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.338 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[9][2]/Q
                         net (fo=2, routed)           0.124    -0.213    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[9][2]
    SLICE_X9Y37          FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[8][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.832    -0.244    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X9Y37          FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[8][2]/C
                         clock pessimism             -0.219    -0.463    
    SLICE_X9Y37          FDCE (Hold_fdce_C_D)         0.070    -0.393    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[8][2]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[4][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.933%)  route 0.334ns (67.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.568    -0.475    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y46         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.311 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[4][1]/Q
                         net (fo=2, routed)           0.334     0.023    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[4][1]
    SLICE_X10Y50         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.832    -0.244    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y50         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[3][1]/C
                         clock pessimism              0.034    -0.210    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.053    -0.157    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[3][1]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_System_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.884         100.000     96.116     DSP48_X0Y23     System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__10/CLK
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  System_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y1  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X10Y44    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X10Y50    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X10Y44    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][2]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X10Y47    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][3]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X10Y53    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][4]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X10Y44    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][5]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X11Y53    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y1  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X10Y44    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X10Y44    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X10Y44    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X10Y33    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[10][9]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X11Y29    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[11][0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X11Y29    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[11][1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X9Y29     System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[11][2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X11Y29    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[11][3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X13Y29    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X13Y29    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[12][1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X10Y44    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X10Y50    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X10Y44    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X10Y47    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X10Y44    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X10Y30    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[10][0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X10Y30    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[10][1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X9Y30     System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[10][2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X10Y33    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[10][9]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X10Y30    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[11][5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_System_clk_wiz_0_0
  To Clock:  clkfbout_System_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_System_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { System_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  System_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_System_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :           19  Failing Endpoints,  Worst Slack       -3.025ns,  Total Violation      -39.004ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.025ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        17.469ns  (logic 3.747ns (21.449%)  route 13.722ns (78.551%))
  Logic Levels:           15  (CARRY4=4 LUT3=3 LUT5=3 LUT6=5)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 62.689 - 60.000 ) 
    Source Clock Delay      (SCD):    -2.233ns = ( 47.767 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.668    47.767    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_clock
    SLICE_X20Y33         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.524    48.291 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/Q
                         net (fo=134, routed)         1.589    49.880    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r[0]
    SLICE_X11Y34         LUT6 (Prop_lut6_I0_O)        0.124    50.004 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/g55_b5__4/O
                         net (fo=3, routed)           1.081    51.085    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/g55_b5__4_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I0_O)        0.124    51.209 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_405/O
                         net (fo=1, routed)           1.048    52.258    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_405_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I2_O)        0.124    52.382 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_259/O
                         net (fo=1, routed)           0.948    53.330    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_259_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I3_O)        0.124    53.454 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_132/O
                         net (fo=5, routed)           0.754    54.208    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/salida6_cos[5]
    SLICE_X20Y32         LUT6 (Prop_lut6_I5_O)        0.124    54.332 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_73/O
                         net (fo=4, routed)           1.055    55.387    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/delay_line_reg[12][7]_3
    SLICE_X18Y32         LUT6 (Prop_lut6_I2_O)        0.124    55.511 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_96/O
                         net (fo=2, routed)           1.064    56.575    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/addr2_r_reg[11]_2
    SLICE_X18Y31         LUT3 (Prop_lut3_I1_O)        0.124    56.699 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_45/O
                         net (fo=2, routed)           0.903    57.602    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_45_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    57.987 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.987    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_18_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    58.209 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_10/O[0]
                         net (fo=3, routed)           1.032    59.241    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/mod_reg_reg[14]_0[0]
    SLICE_X15Y30         LUT3 (Prop_lut3_I1_O)        0.299    59.540 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_22/O
                         net (fo=2, routed)           0.871    60.411    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_22_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I4_O)        0.124    60.535 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_3/O
                         net (fo=2, routed)           1.328    61.862    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_3_n_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I3_O)        0.124    61.986 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    61.986    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_7_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.536 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    62.536    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/af/CO[0]
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    62.884 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/af/filter_input[8]_INST_0/O[1]
                         net (fo=3, routed)           2.049    64.934    System_i/ila_0/U0/ila_core_inst/probe0[9]
    SLICE_X13Y55         LUT3 (Prop_lut3_I1_O)        0.303    65.237 r  System_i/ila_0/U0/ila_core_inst/probeDelay1[9]_i_1/O
                         net (fo=1, routed)           0.000    65.237    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[9]
    SLICE_X13Y55         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    61.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.497    62.689    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X13Y55         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C
                         clock pessimism              0.000    62.689    
                         clock uncertainty           -0.509    62.180    
    SLICE_X13Y55         FDRE (Setup_fdre_C_D)        0.031    62.211    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]
  -------------------------------------------------------------------
                         required time                         62.211    
                         arrival time                         -65.237    
  -------------------------------------------------------------------
                         slack                                 -3.025    

Slack (VIOLATED) :        -3.002ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        17.205ns  (logic 3.331ns (19.361%)  route 13.874ns (80.639%))
  Logic Levels:           14  (CARRY4=4 LUT3=2 LUT5=3 LUT6=5)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 62.700 - 60.000 ) 
    Source Clock Delay      (SCD):    -2.233ns = ( 47.767 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.668    47.767    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_clock
    SLICE_X20Y33         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.524    48.291 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/Q
                         net (fo=134, routed)         1.589    49.880    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r[0]
    SLICE_X11Y34         LUT6 (Prop_lut6_I0_O)        0.124    50.004 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/g55_b5__4/O
                         net (fo=3, routed)           1.081    51.085    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/g55_b5__4_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I0_O)        0.124    51.209 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_405/O
                         net (fo=1, routed)           1.048    52.258    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_405_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I2_O)        0.124    52.382 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_259/O
                         net (fo=1, routed)           0.948    53.330    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_259_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I3_O)        0.124    53.454 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_132/O
                         net (fo=5, routed)           0.754    54.208    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/salida6_cos[5]
    SLICE_X20Y32         LUT6 (Prop_lut6_I5_O)        0.124    54.332 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_73/O
                         net (fo=4, routed)           1.055    55.387    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/delay_line_reg[12][7]_3
    SLICE_X18Y32         LUT6 (Prop_lut6_I2_O)        0.124    55.511 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_96/O
                         net (fo=2, routed)           1.064    56.575    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/addr2_r_reg[11]_2
    SLICE_X18Y31         LUT3 (Prop_lut3_I1_O)        0.124    56.699 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_45/O
                         net (fo=2, routed)           0.903    57.602    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_45_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    57.987 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.987    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_18_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    58.209 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_10/O[0]
                         net (fo=3, routed)           1.032    59.241    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/mod_reg_reg[14]_0[0]
    SLICE_X15Y30         LUT3 (Prop_lut3_I1_O)        0.299    59.540 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_22/O
                         net (fo=2, routed)           0.871    60.411    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_22_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I4_O)        0.124    60.535 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_3/O
                         net (fo=2, routed)           1.328    61.862    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_3_n_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I3_O)        0.124    61.986 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    61.986    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_7_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.536 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    62.536    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/af/CO[0]
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    62.771 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/af/filter_input[8]_INST_0/O[0]
                         net (fo=3, routed)           2.201    64.972    System_i/ila_0/U0/ila_core_inst/probe0[8]
    SLICE_X8Y48          SRL16E                                       r  System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    61.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.508    62.700    System_i/ila_0/U0/ila_core_inst/clk
    SLICE_X8Y48          SRL16E                                       r  System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][8]_srl8/CLK
                         clock pessimism              0.000    62.700    
                         clock uncertainty           -0.509    62.192    
    SLICE_X8Y48          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.222    61.970    System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][8]_srl8
  -------------------------------------------------------------------
                         required time                         61.970    
                         arrival time                         -64.972    
  -------------------------------------------------------------------
                         slack                                 -3.002    

Slack (VIOLATED) :        -2.984ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        17.428ns  (logic 3.630ns (20.829%)  route 13.798ns (79.171%))
  Logic Levels:           15  (CARRY4=4 LUT3=3 LUT5=3 LUT6=5)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 62.689 - 60.000 ) 
    Source Clock Delay      (SCD):    -2.233ns = ( 47.767 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.668    47.767    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_clock
    SLICE_X20Y33         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.524    48.291 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/Q
                         net (fo=134, routed)         1.589    49.880    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r[0]
    SLICE_X11Y34         LUT6 (Prop_lut6_I0_O)        0.124    50.004 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/g55_b5__4/O
                         net (fo=3, routed)           1.081    51.085    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/g55_b5__4_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I0_O)        0.124    51.209 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_405/O
                         net (fo=1, routed)           1.048    52.258    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_405_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I2_O)        0.124    52.382 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_259/O
                         net (fo=1, routed)           0.948    53.330    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_259_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I3_O)        0.124    53.454 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_132/O
                         net (fo=5, routed)           0.754    54.208    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/salida6_cos[5]
    SLICE_X20Y32         LUT6 (Prop_lut6_I5_O)        0.124    54.332 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_73/O
                         net (fo=4, routed)           1.055    55.387    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/delay_line_reg[12][7]_3
    SLICE_X18Y32         LUT6 (Prop_lut6_I2_O)        0.124    55.511 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_96/O
                         net (fo=2, routed)           1.064    56.575    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/addr2_r_reg[11]_2
    SLICE_X18Y31         LUT3 (Prop_lut3_I1_O)        0.124    56.699 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_45/O
                         net (fo=2, routed)           0.903    57.602    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_45_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    57.987 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.987    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_18_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    58.209 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_10/O[0]
                         net (fo=3, routed)           1.032    59.241    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/mod_reg_reg[14]_0[0]
    SLICE_X15Y30         LUT3 (Prop_lut3_I1_O)        0.299    59.540 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_22/O
                         net (fo=2, routed)           0.871    60.411    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_22_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I4_O)        0.124    60.535 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_3/O
                         net (fo=2, routed)           1.328    61.862    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_3_n_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I3_O)        0.124    61.986 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    61.986    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_7_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.536 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    62.536    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/af/CO[0]
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    62.771 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/af/filter_input[8]_INST_0/O[0]
                         net (fo=3, routed)           2.125    64.896    System_i/ila_0/U0/ila_core_inst/probe0[8]
    SLICE_X13Y53         LUT3 (Prop_lut3_I1_O)        0.299    65.195 r  System_i/ila_0/U0/ila_core_inst/probeDelay1[8]_i_1/O
                         net (fo=1, routed)           0.000    65.195    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[8]
    SLICE_X13Y53         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    61.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.497    62.689    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X13Y53         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/C
                         clock pessimism              0.000    62.689    
                         clock uncertainty           -0.509    62.180    
    SLICE_X13Y53         FDRE (Setup_fdre_C_D)        0.031    62.211    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]
  -------------------------------------------------------------------
                         required time                         62.211    
                         arrival time                         -65.195    
  -------------------------------------------------------------------
                         slack                                 -2.984    

Slack (VIOLATED) :        -2.972ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        17.166ns  (logic 3.444ns (20.063%)  route 13.722ns (79.937%))
  Logic Levels:           14  (CARRY4=4 LUT3=2 LUT5=3 LUT6=5)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 62.700 - 60.000 ) 
    Source Clock Delay      (SCD):    -2.233ns = ( 47.767 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.668    47.767    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_clock
    SLICE_X20Y33         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.524    48.291 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/Q
                         net (fo=134, routed)         1.589    49.880    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r[0]
    SLICE_X11Y34         LUT6 (Prop_lut6_I0_O)        0.124    50.004 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/g55_b5__4/O
                         net (fo=3, routed)           1.081    51.085    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/g55_b5__4_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I0_O)        0.124    51.209 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_405/O
                         net (fo=1, routed)           1.048    52.258    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_405_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I2_O)        0.124    52.382 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_259/O
                         net (fo=1, routed)           0.948    53.330    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_259_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I3_O)        0.124    53.454 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_132/O
                         net (fo=5, routed)           0.754    54.208    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/salida6_cos[5]
    SLICE_X20Y32         LUT6 (Prop_lut6_I5_O)        0.124    54.332 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_73/O
                         net (fo=4, routed)           1.055    55.387    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/delay_line_reg[12][7]_3
    SLICE_X18Y32         LUT6 (Prop_lut6_I2_O)        0.124    55.511 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_96/O
                         net (fo=2, routed)           1.064    56.575    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/addr2_r_reg[11]_2
    SLICE_X18Y31         LUT3 (Prop_lut3_I1_O)        0.124    56.699 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_45/O
                         net (fo=2, routed)           0.903    57.602    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_45_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    57.987 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.987    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_18_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    58.209 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_10/O[0]
                         net (fo=3, routed)           1.032    59.241    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/mod_reg_reg[14]_0[0]
    SLICE_X15Y30         LUT3 (Prop_lut3_I1_O)        0.299    59.540 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_22/O
                         net (fo=2, routed)           0.871    60.411    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_22_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I4_O)        0.124    60.535 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_3/O
                         net (fo=2, routed)           1.328    61.862    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_3_n_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I3_O)        0.124    61.986 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    61.986    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_7_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.536 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    62.536    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/af/CO[0]
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    62.884 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/af/filter_input[8]_INST_0/O[1]
                         net (fo=3, routed)           2.049    64.933    System_i/ila_0/U0/ila_core_inst/probe0[9]
    SLICE_X8Y48          SRL16E                                       r  System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    61.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.508    62.700    System_i/ila_0/U0/ila_core_inst/clk
    SLICE_X8Y48          SRL16E                                       r  System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][9]_srl8/CLK
                         clock pessimism              0.000    62.700    
                         clock uncertainty           -0.509    62.192    
    SLICE_X8Y48          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.231    61.961    System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                         61.961    
                         arrival time                         -64.933    
  -------------------------------------------------------------------
                         slack                                 -2.972    

Slack (VIOLATED) :        -2.799ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        17.237ns  (logic 3.492ns (20.259%)  route 13.745ns (79.741%))
  Logic Levels:           14  (CARRY4=3 LUT3=3 LUT5=3 LUT6=5)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 62.683 - 60.000 ) 
    Source Clock Delay      (SCD):    -2.233ns = ( 47.767 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.668    47.767    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_clock
    SLICE_X20Y33         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.524    48.291 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/Q
                         net (fo=134, routed)         1.589    49.880    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r[0]
    SLICE_X11Y34         LUT6 (Prop_lut6_I0_O)        0.124    50.004 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/g55_b5__4/O
                         net (fo=3, routed)           1.081    51.085    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/g55_b5__4_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I0_O)        0.124    51.209 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_405/O
                         net (fo=1, routed)           1.048    52.258    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_405_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I2_O)        0.124    52.382 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_259/O
                         net (fo=1, routed)           0.948    53.330    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_259_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I3_O)        0.124    53.454 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_132/O
                         net (fo=5, routed)           0.754    54.208    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/salida6_cos[5]
    SLICE_X20Y32         LUT6 (Prop_lut6_I5_O)        0.124    54.332 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_73/O
                         net (fo=4, routed)           1.055    55.387    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/delay_line_reg[12][7]_3
    SLICE_X18Y32         LUT6 (Prop_lut6_I2_O)        0.124    55.511 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_96/O
                         net (fo=2, routed)           1.064    56.575    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/addr2_r_reg[11]_2
    SLICE_X18Y31         LUT3 (Prop_lut3_I1_O)        0.124    56.699 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_45/O
                         net (fo=2, routed)           0.903    57.602    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_45_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    57.987 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.987    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_18_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    58.209 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_10/O[0]
                         net (fo=3, routed)           1.032    59.241    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/mod_reg_reg[14]_0[0]
    SLICE_X15Y30         LUT3 (Prop_lut3_I1_O)        0.299    59.540 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_22/O
                         net (fo=2, routed)           0.871    60.411    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_22_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I4_O)        0.124    60.535 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_3/O
                         net (fo=2, routed)           1.328    61.862    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_3_n_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I3_O)        0.124    61.986 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    61.986    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_7_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    62.626 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0/O[3]
                         net (fo=3, routed)           2.072    64.698    System_i/ila_0/U0/ila_core_inst/probe0[7]
    SLICE_X17Y52         LUT3 (Prop_lut3_I1_O)        0.306    65.004 r  System_i/ila_0/U0/ila_core_inst/probeDelay1[7]_i_1/O
                         net (fo=1, routed)           0.000    65.004    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[7]
    SLICE_X17Y52         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    61.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.491    62.683    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X17Y52         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.000    62.683    
                         clock uncertainty           -0.509    62.174    
    SLICE_X17Y52         FDRE (Setup_fdre_C_D)        0.031    62.205    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         62.205    
                         arrival time                         -65.004    
  -------------------------------------------------------------------
                         slack                                 -2.799    

Slack (VIOLATED) :        -2.667ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        17.059ns  (logic 3.186ns (18.676%)  route 13.873ns (81.324%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT5=3 LUT6=5)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 62.691 - 60.000 ) 
    Source Clock Delay      (SCD):    -2.233ns = ( 47.767 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.668    47.767    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_clock
    SLICE_X20Y33         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.524    48.291 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/Q
                         net (fo=134, routed)         1.589    49.880    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r[0]
    SLICE_X11Y34         LUT6 (Prop_lut6_I0_O)        0.124    50.004 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/g55_b5__4/O
                         net (fo=3, routed)           1.081    51.085    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/g55_b5__4_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I0_O)        0.124    51.209 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_405/O
                         net (fo=1, routed)           1.048    52.258    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_405_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I2_O)        0.124    52.382 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_259/O
                         net (fo=1, routed)           0.948    53.330    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_259_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I3_O)        0.124    53.454 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_132/O
                         net (fo=5, routed)           0.754    54.208    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/salida6_cos[5]
    SLICE_X20Y32         LUT6 (Prop_lut6_I5_O)        0.124    54.332 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_73/O
                         net (fo=4, routed)           1.055    55.387    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/delay_line_reg[12][7]_3
    SLICE_X18Y32         LUT6 (Prop_lut6_I2_O)        0.124    55.511 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_96/O
                         net (fo=2, routed)           1.064    56.575    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/addr2_r_reg[11]_2
    SLICE_X18Y31         LUT3 (Prop_lut3_I1_O)        0.124    56.699 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_45/O
                         net (fo=2, routed)           0.903    57.602    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_45_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    57.987 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.987    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_18_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    58.209 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_10/O[0]
                         net (fo=3, routed)           1.032    59.241    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/mod_reg_reg[14]_0[0]
    SLICE_X15Y30         LUT3 (Prop_lut3_I1_O)        0.299    59.540 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_22/O
                         net (fo=2, routed)           0.871    60.411    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_22_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I4_O)        0.124    60.535 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_3/O
                         net (fo=2, routed)           1.328    61.862    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_3_n_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I3_O)        0.124    61.986 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    61.986    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_7_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    62.626 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0/O[3]
                         net (fo=3, routed)           2.200    64.826    System_i/ila_0/U0/ila_core_inst/probe0[7]
    SLICE_X20Y46         SRL16E                                       r  System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    61.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.499    62.691    System_i/ila_0/U0/ila_core_inst/clk
    SLICE_X20Y46         SRL16E                                       r  System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][7]_srl8/CLK
                         clock pessimism              0.000    62.691    
                         clock uncertainty           -0.509    62.183    
    SLICE_X20Y46         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.023    62.160    System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                         62.160    
                         arrival time                         -64.826    
  -------------------------------------------------------------------
                         slack                                 -2.667    

Slack (VIOLATED) :        -2.649ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        17.088ns  (logic 3.428ns (20.061%)  route 13.660ns (79.939%))
  Logic Levels:           14  (CARRY4=3 LUT3=3 LUT5=3 LUT6=5)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 62.683 - 60.000 ) 
    Source Clock Delay      (SCD):    -2.233ns = ( 47.767 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.668    47.767    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_clock
    SLICE_X20Y33         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.524    48.291 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/Q
                         net (fo=134, routed)         1.589    49.880    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r[0]
    SLICE_X11Y34         LUT6 (Prop_lut6_I0_O)        0.124    50.004 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/g55_b5__4/O
                         net (fo=3, routed)           1.081    51.085    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/g55_b5__4_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I0_O)        0.124    51.209 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_405/O
                         net (fo=1, routed)           1.048    52.258    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_405_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I2_O)        0.124    52.382 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_259/O
                         net (fo=1, routed)           0.948    53.330    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_259_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I3_O)        0.124    53.454 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_132/O
                         net (fo=5, routed)           0.754    54.208    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/salida6_cos[5]
    SLICE_X20Y32         LUT6 (Prop_lut6_I5_O)        0.124    54.332 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_73/O
                         net (fo=4, routed)           1.055    55.387    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/delay_line_reg[12][7]_3
    SLICE_X18Y32         LUT6 (Prop_lut6_I2_O)        0.124    55.511 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_96/O
                         net (fo=2, routed)           1.064    56.575    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/addr2_r_reg[11]_2
    SLICE_X18Y31         LUT3 (Prop_lut3_I1_O)        0.124    56.699 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_45/O
                         net (fo=2, routed)           0.903    57.602    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_45_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    57.987 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.987    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_18_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    58.209 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_10/O[0]
                         net (fo=3, routed)           1.032    59.241    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/mod_reg_reg[14]_0[0]
    SLICE_X15Y30         LUT3 (Prop_lut3_I1_O)        0.299    59.540 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_22/O
                         net (fo=2, routed)           0.871    60.411    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_22_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I4_O)        0.124    60.535 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_3/O
                         net (fo=2, routed)           1.328    61.862    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_3_n_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I3_O)        0.124    61.986 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    61.986    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_7_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    62.566 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0/O[2]
                         net (fo=3, routed)           1.987    64.553    System_i/ila_0/U0/ila_core_inst/probe0[6]
    SLICE_X17Y51         LUT3 (Prop_lut3_I1_O)        0.302    64.855 r  System_i/ila_0/U0/ila_core_inst/probeDelay1[6]_i_1/O
                         net (fo=1, routed)           0.000    64.855    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[6]
    SLICE_X17Y51         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    61.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.491    62.683    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X17Y51         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000    62.683    
                         clock uncertainty           -0.509    62.174    
    SLICE_X17Y51         FDRE (Setup_fdre_C_D)        0.032    62.206    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         62.206    
                         arrival time                         -64.855    
  -------------------------------------------------------------------
                         slack                                 -2.649    

Slack (VIOLATED) :        -2.560ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        16.778ns  (logic 3.126ns (18.631%)  route 13.652ns (81.369%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT5=3 LUT6=5)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 62.691 - 60.000 ) 
    Source Clock Delay      (SCD):    -2.233ns = ( 47.767 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.668    47.767    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_clock
    SLICE_X20Y33         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.524    48.291 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/Q
                         net (fo=134, routed)         1.589    49.880    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r[0]
    SLICE_X11Y34         LUT6 (Prop_lut6_I0_O)        0.124    50.004 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/g55_b5__4/O
                         net (fo=3, routed)           1.081    51.085    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/g55_b5__4_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I0_O)        0.124    51.209 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_405/O
                         net (fo=1, routed)           1.048    52.258    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_405_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I2_O)        0.124    52.382 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_259/O
                         net (fo=1, routed)           0.948    53.330    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_259_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I3_O)        0.124    53.454 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_132/O
                         net (fo=5, routed)           0.754    54.208    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/salida6_cos[5]
    SLICE_X20Y32         LUT6 (Prop_lut6_I5_O)        0.124    54.332 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_73/O
                         net (fo=4, routed)           1.055    55.387    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/delay_line_reg[12][7]_3
    SLICE_X18Y32         LUT6 (Prop_lut6_I2_O)        0.124    55.511 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_96/O
                         net (fo=2, routed)           1.064    56.575    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/addr2_r_reg[11]_2
    SLICE_X18Y31         LUT3 (Prop_lut3_I1_O)        0.124    56.699 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_45/O
                         net (fo=2, routed)           0.903    57.602    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_45_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    57.987 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.987    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_18_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    58.209 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_10/O[0]
                         net (fo=3, routed)           1.032    59.241    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/mod_reg_reg[14]_0[0]
    SLICE_X15Y30         LUT3 (Prop_lut3_I1_O)        0.299    59.540 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_22/O
                         net (fo=2, routed)           0.871    60.411    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_22_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I4_O)        0.124    60.535 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_3/O
                         net (fo=2, routed)           1.328    61.862    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_3_n_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I3_O)        0.124    61.986 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    61.986    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_7_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    62.566 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0/O[2]
                         net (fo=3, routed)           1.979    64.546    System_i/ila_0/U0/ila_core_inst/probe0[6]
    SLICE_X20Y46         SRL16E                                       r  System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    61.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.499    62.691    System_i/ila_0/U0/ila_core_inst/clk
    SLICE_X20Y46         SRL16E                                       r  System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][6]_srl8/CLK
                         clock pessimism              0.000    62.691    
                         clock uncertainty           -0.509    62.183    
    SLICE_X20Y46         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.197    61.986    System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][6]_srl8
  -------------------------------------------------------------------
                         required time                         61.986    
                         arrival time                         -64.546    
  -------------------------------------------------------------------
                         slack                                 -2.560    

Slack (VIOLATED) :        -2.363ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        16.800ns  (logic 3.076ns (18.309%)  route 13.725ns (81.691%))
  Logic Levels:           14  (CARRY4=3 LUT3=3 LUT5=3 LUT6=5)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 62.682 - 60.000 ) 
    Source Clock Delay      (SCD):    -2.233ns = ( 47.767 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.668    47.767    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_clock
    SLICE_X20Y33         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.524    48.291 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/Q
                         net (fo=134, routed)         1.589    49.880    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r[0]
    SLICE_X11Y34         LUT6 (Prop_lut6_I0_O)        0.124    50.004 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/g55_b5__4/O
                         net (fo=3, routed)           1.081    51.085    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/g55_b5__4_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I0_O)        0.124    51.209 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_405/O
                         net (fo=1, routed)           1.048    52.258    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_405_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I2_O)        0.124    52.382 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_259/O
                         net (fo=1, routed)           0.948    53.330    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_259_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I3_O)        0.124    53.454 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_132/O
                         net (fo=5, routed)           0.754    54.208    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/salida6_cos[5]
    SLICE_X20Y32         LUT6 (Prop_lut6_I5_O)        0.124    54.332 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_73/O
                         net (fo=4, routed)           1.055    55.387    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/delay_line_reg[12][7]_3
    SLICE_X18Y32         LUT6 (Prop_lut6_I2_O)        0.124    55.511 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_96/O
                         net (fo=2, routed)           1.064    56.575    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/addr2_r_reg[11]_2
    SLICE_X18Y31         LUT3 (Prop_lut3_I1_O)        0.124    56.699 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_45/O
                         net (fo=2, routed)           0.903    57.602    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_45_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    57.987 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.987    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_18_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    58.209 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_10/O[0]
                         net (fo=3, routed)           1.032    59.241    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/mod_reg_reg[14]_0[0]
    SLICE_X15Y30         LUT3 (Prop_lut3_I1_O)        0.299    59.540 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_22/O
                         net (fo=2, routed)           0.871    60.411    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_22_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I4_O)        0.124    60.535 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_3/O
                         net (fo=2, routed)           1.328    61.862    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_3_n_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I3_O)        0.124    61.986 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    61.986    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_7_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    62.213 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0/O[1]
                         net (fo=3, routed)           2.051    64.265    System_i/ila_0/U0/ila_core_inst/probe0[5]
    SLICE_X17Y53         LUT3 (Prop_lut3_I1_O)        0.303    64.568 r  System_i/ila_0/U0/ila_core_inst/probeDelay1[5]_i_1/O
                         net (fo=1, routed)           0.000    64.568    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[5]
    SLICE_X17Y53         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    61.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.490    62.682    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X17Y53         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.000    62.682    
                         clock uncertainty           -0.509    62.173    
    SLICE_X17Y53         FDRE (Setup_fdre_C_D)        0.032    62.205    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         62.205    
                         arrival time                         -64.568    
  -------------------------------------------------------------------
                         slack                                 -2.363    

Slack (VIOLATED) :        -2.129ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][5]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@60.000ns - clk_out1_System_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        16.336ns  (logic 2.773ns (16.975%)  route 13.563ns (83.025%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT5=3 LUT6=5)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 62.691 - 60.000 ) 
    Source Clock Delay      (SCD):    -2.233ns = ( 47.767 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    H16                                               0.000    50.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    51.457 f  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    52.763    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    44.244 f  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    45.998    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    46.099 f  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.668    47.767    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_clock
    SLICE_X20Y33         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.524    48.291 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r_reg[0]/Q
                         net (fo=134, routed)         1.589    49.880    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/addr2_r[0]
    SLICE_X11Y34         LUT6 (Prop_lut6_I0_O)        0.124    50.004 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/g55_b5__4/O
                         net (fo=3, routed)           1.081    51.085    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/g55_b5__4_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I0_O)        0.124    51.209 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_405/O
                         net (fo=1, routed)           1.048    52.258    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_405_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I2_O)        0.124    52.382 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_259/O
                         net (fo=1, routed)           0.948    53.330    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_259_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I3_O)        0.124    53.454 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_132/O
                         net (fo=5, routed)           0.754    54.208    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/salida6_cos[5]
    SLICE_X20Y32         LUT6 (Prop_lut6_I5_O)        0.124    54.332 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_73/O
                         net (fo=4, routed)           1.055    55.387    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/delay_line_reg[12][7]_3
    SLICE_X18Y32         LUT6 (Prop_lut6_I2_O)        0.124    55.511 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC6/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_96/O
                         net (fo=2, routed)           1.064    56.575    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/addr2_r_reg[11]_2
    SLICE_X18Y31         LUT3 (Prop_lut3_I1_O)        0.124    56.699 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_45/O
                         net (fo=2, routed)           0.903    57.602    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_45_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    57.987 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.987    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_18_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    58.209 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC5/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_10/O[0]
                         net (fo=3, routed)           1.032    59.241    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/mod_reg_reg[14]_0[0]
    SLICE_X15Y30         LUT3 (Prop_lut3_I1_O)        0.299    59.540 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_22/O
                         net (fo=2, routed)           0.871    60.411    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_22_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I4_O)        0.124    60.535 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_3/O
                         net (fo=2, routed)           1.328    61.862    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_3_n_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I3_O)        0.124    61.986 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    61.986    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_7_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    62.213 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0/O[1]
                         net (fo=3, routed)           1.890    64.103    System_i/ila_0/U0/ila_core_inst/probe0[5]
    SLICE_X20Y46         SRL16E                                       r  System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][5]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    61.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.499    62.691    System_i/ila_0/U0/ila_core_inst/clk
    SLICE_X20Y46         SRL16E                                       r  System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][5]_srl8/CLK
                         clock pessimism              0.000    62.691    
                         clock uncertainty           -0.509    62.183    
    SLICE_X20Y46         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.209    61.974    System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][5]_srl8
  -------------------------------------------------------------------
                         required time                         61.974    
                         arrival time                         -64.103    
  -------------------------------------------------------------------
                         slack                                 -2.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__10/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.611ns  (logic 0.422ns (7.521%)  route 5.189ns (92.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.779ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    -1.802ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.582    -1.802    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y23          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__10/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.304    -1.498 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__10/P[21]
                         net (fo=1, routed)           1.087    -0.411    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__10_n_84
    SLICE_X8Y55          LUT2 (Prop_lut2_I0_O)        0.118    -0.293 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_output[21]_INST_0/O
                         net (fo=2, routed)           4.102     3.809    System_i/ila_0/U0/ila_core_inst/probe1[21]
    SLICE_X8Y57          SRL16E                                       r  System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.669     2.977    System_i/ila_0/U0/ila_core_inst/clk
    SLICE_X8Y57          SRL16E                                       r  System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][31]_srl8/CLK
                         clock pessimism              0.000     2.977    
                         clock uncertainty            0.509     3.486    
    SLICE_X8Y57          SRL16E (Hold_srl16e_CLK_D)
                                                      0.261     3.747    System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][31]_srl8
  -------------------------------------------------------------------
                         required time                         -3.747    
                         arrival time                           3.809    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__10/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.632ns  (logic 0.688ns (12.217%)  route 4.944ns (87.783%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        4.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.978ns
    Source Clock Delay      (SCD):    -1.802ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.582    -1.802    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y23          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__10/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.304    -1.498 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__10/P[0]
                         net (fo=1, routed)           2.572     1.075    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__10_n_105
    SLICE_X9Y55          LUT2 (Prop_lut2_I0_O)        0.121     1.196 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_output[0]_INST_0/O
                         net (fo=2, routed)           2.371     3.567    System_i/ila_0/U0/ila_core_inst/probe1[0]
    SLICE_X9Y55          LUT3 (Prop_lut3_I1_O)        0.263     3.830 r  System_i/ila_0/U0/ila_core_inst/probeDelay1[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.830    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X9Y55          FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.670     2.978    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X9Y55          FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     2.978    
                         clock uncertainty            0.509     3.487    
    SLICE_X9Y55          FDRE (Hold_fdre_C_D)         0.271     3.758    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.758    
                         arrival time                           3.830    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__10/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 0.422ns (7.739%)  route 5.031ns (92.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.779ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    -1.802ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.582    -1.802    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y23          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__10/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.304    -1.498 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__10/P[21]
                         net (fo=1, routed)           1.087    -0.411    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__10_n_84
    SLICE_X8Y55          LUT2 (Prop_lut2_I0_O)        0.118    -0.293 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_output[21]_INST_0/O
                         net (fo=2, routed)           3.944     3.651    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[15]
    SLICE_X8Y58          FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.669     2.977    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X8Y58          FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]/C
                         clock pessimism              0.000     2.977    
                         clock uncertainty            0.509     3.486    
    SLICE_X8Y58          FDRE (Hold_fdre_C_D)         0.070     3.556    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.556    
                         arrival time                           3.651    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/filter_output[28]_INST_0_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 0.803ns (13.683%)  route 5.066ns (86.317%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        4.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.978ns
    Source Clock Delay      (SCD):    -1.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.493    -1.891    System_i/FIR_Filter_EXTCLK_0/filter_clock
    SLICE_X10Y57         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/filter_output[28]_INST_0_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDCE (Prop_fdce_C_Q)         0.418    -1.473 r  System_i/FIR_Filter_EXTCLK_0/filter_output[28]_INST_0_i_1/Q
                         net (fo=29, routed)          3.191     1.718    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_output[28]_INST_0_i_1
    SLICE_X10Y55         LUT2 (Prop_lut2_I1_O)        0.121     1.839 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_output[3]_INST_0/O
                         net (fo=2, routed)           1.875     3.713    System_i/ila_0/U0/ila_core_inst/probe1[3]
    SLICE_X10Y55         LUT3 (Prop_lut3_I1_O)        0.264     3.977 r  System_i/ila_0/U0/ila_core_inst/probeDelay1[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.977    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[3]
    SLICE_X10Y55         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.670     2.978    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X10Y55         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism              0.000     2.978    
                         clock uncertainty            0.509     3.487    
    SLICE_X10Y55         FDRE (Hold_fdre_C_D)         0.333     3.820    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.820    
                         arrival time                           3.977    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__10/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 0.425ns (7.677%)  route 5.111ns (92.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.990ns
    Source Clock Delay      (SCD):    -1.802ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.582    -1.802    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y23          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__10/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.304    -1.498 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__10/P[0]
                         net (fo=1, routed)           2.572     1.075    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__10_n_105
    SLICE_X9Y55          LUT2 (Prop_lut2_I0_O)        0.121     1.196 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_output[0]_INST_0/O
                         net (fo=2, routed)           2.539     3.734    System_i/ila_0/U0/ila_core_inst/probe1[0]
    SLICE_X8Y48          SRL16E                                       r  System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.682     2.990    System_i/ila_0/U0/ila_core_inst/clk
    SLICE_X8Y48          SRL16E                                       r  System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
                         clock pessimism              0.000     2.990    
                         clock uncertainty            0.509     3.499    
    SLICE_X8Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.070     3.569    System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][10]_srl8
  -------------------------------------------------------------------
                         required time                         -3.569    
                         arrival time                           3.734    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/af/mod_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.830ns  (logic 0.707ns (12.126%)  route 5.123ns (87.874%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        4.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    -1.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.499    -1.885    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/af/filter_clock
    SLICE_X10Y19         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/af/mod_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.418    -1.467 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/af/mod_reg_reg[14]/Q
                         net (fo=12, routed)          3.166     1.700    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/mod_reg_reg[14]_2[1]
    SLICE_X13Y30         LUT6 (Prop_lut6_I4_O)        0.100     1.800 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.800    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/mod_reg_reg[14]_6[1]
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189     1.989 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0/O[3]
                         net (fo=3, routed)           1.957     3.946    System_i/ila_0/U0/ila_core_inst/probe0[7]
    SLICE_X20Y46         SRL16E                                       r  System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.673     2.981    System_i/ila_0/U0/ila_core_inst/clk
    SLICE_X20Y46         SRL16E                                       r  System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][7]_srl8/CLK
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.509     3.490    
    SLICE_X20Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.278     3.768    System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                         -3.768    
                         arrival time                           3.946    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__10/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 0.404ns (7.015%)  route 5.355ns (92.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.779ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    -1.802ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.582    -1.802    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y23          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__10/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.304    -1.498 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__10/P[12]
                         net (fo=1, routed)           5.355     3.857    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__10_n_93
    SLICE_X7Y57          LUT2 (Prop_lut2_I0_O)        0.100     3.957 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_output[12]_INST_0/O
                         net (fo=2, routed)           0.000     3.957    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[6]
    SLICE_X7Y57          FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.669     2.977    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X7Y57          FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/C
                         clock pessimism              0.000     2.977    
                         clock uncertainty            0.509     3.486    
    SLICE_X7Y57          FDRE (Hold_fdre_C_D)         0.269     3.755    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.755    
                         arrival time                           3.957    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/af/mod_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.894ns  (logic 0.954ns (16.186%)  route 4.940ns (83.814%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.972ns
    Source Clock Delay      (SCD):    -1.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.499    -1.885    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/af/filter_clock
    SLICE_X10Y19         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/af/mod_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.418    -1.467 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/af/mod_reg_reg[14]/Q
                         net (fo=12, routed)          3.166     1.700    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/mod_reg_reg[14]_2[1]
    SLICE_X13Y30         LUT6 (Prop_lut6_I4_O)        0.100     1.800 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC2/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.800    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/mod_reg_reg[14]_6[1]
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189     1.989 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0/O[3]
                         net (fo=3, routed)           1.774     3.762    System_i/ila_0/U0/ila_core_inst/probe0[7]
    SLICE_X17Y52         LUT3 (Prop_lut3_I1_O)        0.247     4.009 r  System_i/ila_0/U0/ila_core_inst/probeDelay1[7]_i_1/O
                         net (fo=1, routed)           0.000     4.009    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[7]
    SLICE_X17Y52         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.664     2.972    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X17Y52         FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.000     2.972    
                         clock uncertainty            0.509     3.481    
    SLICE_X17Y52         FDRE (Hold_fdre_C_D)         0.270     3.751    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.751    
                         arrival time                           4.009    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__10/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 0.428ns (7.619%)  route 5.190ns (92.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.978ns
    Source Clock Delay      (SCD):    -1.802ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.582    -1.802    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y23          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__10/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.304    -1.498 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__10/P[7]
                         net (fo=1, routed)           1.200    -0.297    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__10_n_98
    SLICE_X9Y56          LUT2 (Prop_lut2_I0_O)        0.124    -0.173 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_output[7]_INST_0/O
                         net (fo=2, routed)           3.989     3.816    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[1]
    SLICE_X7Y55          FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.670     2.978    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X7Y55          FDRE                                         r  System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.000     2.978    
                         clock uncertainty            0.509     3.487    
    SLICE_X7Y55          FDRE (Hold_fdre_C_D)         0.027     3.514    System_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.514    
                         arrival time                           3.816    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/af/mod_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 0.807ns (13.937%)  route 4.983ns (86.063%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        4.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    -1.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.069 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.475    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.384 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.499    -1.885    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/af/filter_clock
    SLICE_X10Y19         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/af/mod_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.418    -1.467 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/af/mod_reg_reg[13]/Q
                         net (fo=29, routed)          1.550     0.083    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/ss/Sin_Cos_Table/acum_reg[0]
    SLICE_X10Y26         LUT6 (Prop_lut6_I1_O)        0.100     0.183 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC4/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_21/O
                         net (fo=2, routed)           1.755     1.939    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/mod_reg_reg[13]
    SLICE_X13Y30         LUT6 (Prop_lut6_I4_O)        0.100     2.039 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.039    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0_i_8_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189     2.228 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT2/OSC3/ss/Sin_Cos_Table/filter_input[4]_INST_0/O[0]
                         net (fo=3, routed)           1.678     3.906    System_i/ila_0/U0/ila_core_inst/probe0[4]
    SLICE_X20Y46         SRL16E                                       r  System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.673     2.981    System_i/ila_0/U0/ila_core_inst/clk
    SLICE_X20Y46         SRL16E                                       r  System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.509     3.490    
    SLICE_X20Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     3.598    System_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8
  -------------------------------------------------------------------
                         required time                         -3.598    
                         arrival time                           3.906    
  -------------------------------------------------------------------
                         slack                                  0.308    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_System_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.856ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__10/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        2.967ns  (logic 0.456ns (15.367%)  route 2.511ns (84.633%))
  Logic Levels:           0  
  Clock Path Skew:        -4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.802ns = ( 98.198 - 100.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 92.988 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.680    92.988    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    93.444 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/Q
                         net (fo=145, routed)         2.511    95.955    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/Q[0]
    DSP48_X0Y23          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__10/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.582    98.198    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y23          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__10/CLK
                         clock pessimism              0.000    98.198    
                         clock uncertainty           -0.509    97.690    
    DSP48_X0Y23          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507    97.183    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__10
  -------------------------------------------------------------------
                         required time                         97.183    
                         arrival time                         -95.955    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__7/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        2.969ns  (logic 0.456ns (15.357%)  route 2.513ns (84.643%))
  Logic Levels:           0  
  Clock Path Skew:        -4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.800ns = ( 98.200 - 100.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 92.988 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.680    92.988    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    93.444 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/Q
                         net (fo=145, routed)         2.513    95.957    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/Q[0]
    DSP48_X0Y20          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__7/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.584    98.200    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y20          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__7/CLK
                         clock pessimism              0.000    98.200    
                         clock uncertainty           -0.509    97.692    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507    97.185    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__7
  -------------------------------------------------------------------
                         required time                         97.185    
                         arrival time                         -95.957    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__9/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        2.816ns  (logic 0.456ns (16.191%)  route 2.360ns (83.809%))
  Logic Levels:           0  
  Clock Path Skew:        -4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 98.199 - 100.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 92.988 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.680    92.988    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    93.444 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/Q
                         net (fo=145, routed)         2.360    95.804    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/Q[0]
    DSP48_X0Y22          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__9/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.583    98.199    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y22          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__9/CLK
                         clock pessimism              0.000    98.199    
                         clock uncertainty           -0.509    97.691    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507    97.184    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__9
  -------------------------------------------------------------------
                         required time                         97.184    
                         arrival time                         -95.804    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.614ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__8/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        2.582ns  (logic 0.456ns (17.661%)  route 2.126ns (82.339%))
  Logic Levels:           0  
  Clock Path Skew:        -4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 98.199 - 100.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 92.988 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.680    92.988    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    93.444 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/Q
                         net (fo=145, routed)         2.126    95.570    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/Q[0]
    DSP48_X0Y21          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__8/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.583    98.199    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y21          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__8/CLK
                         clock pessimism              0.000    98.199    
                         clock uncertainty           -0.509    97.691    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507    97.184    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__8
  -------------------------------------------------------------------
                         required time                         97.184    
                         arrival time                         -95.570    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__0/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        2.584ns  (logic 0.456ns (17.645%)  route 2.128ns (82.355%))
  Logic Levels:           0  
  Clock Path Skew:        -4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 98.209 - 100.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 92.988 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.680    92.988    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    93.444 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/Q
                         net (fo=145, routed)         2.128    95.572    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/Q[0]
    DSP48_X0Y13          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__0/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.593    98.209    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y13          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__0/CLK
                         clock pessimism              0.000    98.209    
                         clock uncertainty           -0.509    97.700    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507    97.193    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__0
  -------------------------------------------------------------------
                         required time                         97.193    
                         arrival time                         -95.572    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        2.569ns  (logic 0.456ns (17.752%)  route 2.113ns (82.248%))
  Logic Levels:           0  
  Clock Path Skew:        -4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 98.206 - 100.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 92.988 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.680    92.988    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    93.444 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/Q
                         net (fo=145, routed)         2.113    95.557    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/Q[0]
    DSP48_X0Y12          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.590    98.206    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y12          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0/CLK
                         clock pessimism              0.000    98.206    
                         clock uncertainty           -0.509    97.697    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507    97.190    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0
  -------------------------------------------------------------------
                         required time                         97.190    
                         arrival time                         -95.557    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.737ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator1/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        2.463ns  (logic 0.456ns (18.513%)  route 2.007ns (81.487%))
  Logic Levels:           0  
  Clock Path Skew:        -4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns = ( 98.204 - 100.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 92.988 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.680    92.988    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    93.444 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/Q
                         net (fo=145, routed)         2.007    95.451    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/Q[0]
    DSP48_X0Y11          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator1/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.588    98.204    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y11          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator1/CLK
                         clock pessimism              0.000    98.204    
                         clock uncertainty           -0.509    97.695    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507    97.188    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator1
  -------------------------------------------------------------------
                         required time                         97.188    
                         arrival time                         -95.451    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        2.389ns  (logic 0.419ns (17.537%)  route 1.970ns (82.463%))
  Logic Levels:           0  
  Clock Path Skew:        -4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 98.206 - 100.000 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 92.989 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.681    92.989    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X9Y43          FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.419    93.408 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=3, routed)           1.970    95.378    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/slv_reg0_reg[15][8]
    DSP48_X0Y12          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.590    98.206    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y12          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0/CLK
                         clock pessimism              0.000    98.206    
                         clock uncertainty           -0.509    97.697    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.535    97.162    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0
  -------------------------------------------------------------------
                         required time                         97.162    
                         arrival time                         -95.378    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__6/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        2.357ns  (logic 0.456ns (19.343%)  route 1.901ns (80.657%))
  Logic Levels:           0  
  Clock Path Skew:        -4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.783ns = ( 98.217 - 100.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 92.988 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.680    92.988    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    93.444 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/Q
                         net (fo=145, routed)         1.901    95.345    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/Q[0]
    DSP48_X0Y19          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__6/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.601    98.217    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y19          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__6/CLK
                         clock pessimism              0.000    98.217    
                         clock uncertainty           -0.509    97.708    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507    97.201    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__6
  -------------------------------------------------------------------
                         required time                         97.201    
                         arrival time                         -95.345    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.864ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        2.310ns  (logic 0.419ns (18.135%)  route 1.891ns (81.865%))
  Logic Levels:           0  
  Clock Path Skew:        -4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 98.209 - 100.000 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 92.989 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.681    92.989    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X9Y46          FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.419    93.408 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg1_reg[9]/Q
                         net (fo=3, routed)           1.891    95.299    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/slv_reg1_reg[15][9]
    DSP48_X0Y13          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.593    98.209    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y13          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__0/CLK
                         clock pessimism              0.000    98.209    
                         clock uncertainty           -0.509    97.700    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.537    97.163    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__0
  -------------------------------------------------------------------
                         required time                         97.163    
                         arrival time                         -95.299    
  -------------------------------------------------------------------
                         slack                                  1.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg5_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__4/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.619%)  route 0.234ns (62.381%))
  Logic Levels:           0  
  Clock Path Skew:        -1.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.151ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.565     0.906    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y41         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg5_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg5_reg[4]/Q
                         net (fo=3, routed)           0.234     1.280    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/slv_reg5_reg[15][4]
    DSP48_X0Y17          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__4/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.926    -0.151    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y17          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__4/CLK
                         clock pessimism              0.000    -0.151    
                         clock uncertainty            0.509     0.358    
    DSP48_X0Y17          DSP48E1 (Hold_dsp48e1_CLK_A[4])
                                                      0.066     0.424    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__4
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg5_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__4/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.690%)  route 0.231ns (64.310%))
  Logic Levels:           0  
  Clock Path Skew:        -1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.151ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.566     0.907    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y44         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg5_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.128     1.035 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg5_reg[14]/Q
                         net (fo=3, routed)           0.231     1.265    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/slv_reg5_reg[15][14]
    DSP48_X0Y17          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__4/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.926    -0.151    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y17          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__4/CLK
                         clock pessimism              0.000    -0.151    
                         clock uncertainty            0.509     0.358    
    DSP48_X0Y17          DSP48E1 (Hold_dsp48e1_CLK_A[14])
                                                      0.012     0.370    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__4
  -------------------------------------------------------------------
                         required time                         -0.370    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.903ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg5_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__4/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.725%)  route 0.241ns (65.275%))
  Logic Levels:           0  
  Clock Path Skew:        -1.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.151ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.565     0.906    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y41         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg5_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.128     1.034 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg5_reg[7]/Q
                         net (fo=3, routed)           0.241     1.274    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/slv_reg5_reg[15][7]
    DSP48_X0Y17          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__4/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.926    -0.151    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y17          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__4/CLK
                         clock pessimism              0.000    -0.151    
                         clock uncertainty            0.509     0.358    
    DSP48_X0Y17          DSP48E1 (Hold_dsp48e1_CLK_A[7])
                                                      0.013     0.371    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__4
  -------------------------------------------------------------------
                         required time                         -0.371    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.908ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg5_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__4/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.121%)  route 0.285ns (66.879%))
  Logic Levels:           0  
  Clock Path Skew:        -1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.151ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.566     0.907    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y44         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg5_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg5_reg[11]/Q
                         net (fo=3, routed)           0.285     1.332    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/slv_reg5_reg[15][11]
    DSP48_X0Y17          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__4/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.926    -0.151    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y17          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__4/CLK
                         clock pessimism              0.000    -0.151    
                         clock uncertainty            0.509     0.358    
    DSP48_X0Y17          DSP48E1 (Hold_dsp48e1_CLK_A[11])
                                                      0.066     0.424    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__4
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.908ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__5/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.116%)  route 0.285ns (66.884%))
  Logic Levels:           0  
  Clock Path Skew:        -1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.151ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.566     0.907    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y43         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg6_reg[1]/Q
                         net (fo=2, routed)           0.285     1.332    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/slv_reg6_reg[15][1]
    DSP48_X0Y18          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__5/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.926    -0.151    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y18          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__5/CLK
                         clock pessimism              0.000    -0.151    
                         clock uncertainty            0.509     0.358    
    DSP48_X0Y18          DSP48E1 (Hold_dsp48e1_CLK_A[1])
                                                      0.066     0.424    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__5
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.908ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg6_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__5/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.100%)  route 0.285ns (66.900%))
  Logic Levels:           0  
  Clock Path Skew:        -1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.151ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.566     0.907    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y43         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg6_reg[2]/Q
                         net (fo=2, routed)           0.285     1.332    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/slv_reg6_reg[15][2]
    DSP48_X0Y18          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__5/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.926    -0.151    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y18          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__5/CLK
                         clock pessimism              0.000    -0.151    
                         clock uncertainty            0.509     0.358    
    DSP48_X0Y18          DSP48E1 (Hold_dsp48e1_CLK_A[2])
                                                      0.066     0.424    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__5
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__4/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.790%)  route 0.289ns (67.210%))
  Logic Levels:           0  
  Clock Path Skew:        -1.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.151ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.565     0.906    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y41         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg5_reg[2]/Q
                         net (fo=3, routed)           0.289     1.336    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/slv_reg5_reg[15][2]
    DSP48_X0Y17          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__4/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.926    -0.151    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y17          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__4/CLK
                         clock pessimism              0.000    -0.151    
                         clock uncertainty            0.509     0.358    
    DSP48_X0Y17          DSP48E1 (Hold_dsp48e1_CLK_A[2])
                                                      0.066     0.424    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__4
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.914ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg5_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__4/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.668%)  route 0.291ns (67.332%))
  Logic Levels:           0  
  Clock Path Skew:        -1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.151ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.566     0.907    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y44         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg5_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg5_reg[12]/Q
                         net (fo=3, routed)           0.291     1.338    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/slv_reg5_reg[15][12]
    DSP48_X0Y17          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__4/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.926    -0.151    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y17          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__4/CLK
                         clock pessimism              0.000    -0.151    
                         clock uncertainty            0.509     0.358    
    DSP48_X0Y17          DSP48E1 (Hold_dsp48e1_CLK_A[12])
                                                      0.066     0.424    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__4
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.924ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__4/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.828%)  route 0.302ns (68.172%))
  Logic Levels:           0  
  Clock Path Skew:        -1.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.151ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.565     0.906    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y41         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg5_reg[1]/Q
                         net (fo=3, routed)           0.302     1.349    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/slv_reg5_reg[15][1]
    DSP48_X0Y17          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__4/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.926    -0.151    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y17          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__4/CLK
                         clock pessimism              0.000    -0.151    
                         clock uncertainty            0.509     0.358    
    DSP48_X0Y17          DSP48E1 (Hold_dsp48e1_CLK_A[1])
                                                      0.066     0.424    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__4
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg6_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__5/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.808%)  route 0.294ns (64.192%))
  Logic Levels:           0  
  Clock Path Skew:        -1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.151ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.566     0.907    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X12Y46         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg6_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164     1.071 r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg6_reg[15]/Q
                         net (fo=2, routed)           0.294     1.364    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/slv_reg6_reg[15][15]
    DSP48_X0Y18          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__5/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.926    -0.151    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    DSP48_X0Y18          DSP48E1                                      r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__5/CLK
                         clock pessimism              0.000    -0.151    
                         clock uncertainty            0.509     0.358    
    DSP48_X0Y18          DSP48E1 (Hold_dsp48e1_CLK_A[15])
                                                      0.066     0.424    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/accumulator0__5
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.940    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.518ns (16.056%)  route 2.708ns (83.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 12.669 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.658     2.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.518     3.484 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.708     6.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X24Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.477    12.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X24Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.230    12.899    
                         clock uncertainty           -0.154    12.745    
    SLICE_X24Y67         FDCE (Recov_fdce_C_CLR)     -0.319    12.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         12.426    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                  6.234    

Slack (MET) :             6.453ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.518ns (17.752%)  route 2.400ns (82.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.658     2.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.518     3.484 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.400     5.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X23Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.474    12.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X23Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.230    12.896    
                         clock uncertainty           -0.154    12.742    
    SLICE_X23Y69         FDCE (Recov_fdce_C_CLR)     -0.405    12.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         12.337    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  6.453    

Slack (MET) :             6.502ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.518ns (18.686%)  route 2.254ns (81.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.658     2.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.518     3.484 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.254     5.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X21Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.478    12.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X21Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.130    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X21Y69         FDCE (Recov_fdce_C_CLR)     -0.405    12.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.241    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.502ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.518ns (18.686%)  route 2.254ns (81.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.658     2.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.518     3.484 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.254     5.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X21Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.478    12.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X21Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.130    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X21Y69         FDCE (Recov_fdce_C_CLR)     -0.405    12.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         12.241    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.588ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.518ns (18.686%)  route 2.254ns (81.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.658     2.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.518     3.484 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.254     5.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X20Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.478    12.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X20Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.130    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X20Y69         FDCE (Recov_fdce_C_CLR)     -0.319    12.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  6.588    

Slack (MET) :             6.858ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.518ns (21.429%)  route 1.899ns (78.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.671 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.658     2.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.518     3.484 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.899     5.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X21Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.479    12.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X21Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.130    12.801    
                         clock uncertainty           -0.154    12.647    
    SLICE_X21Y68         FDCE (Recov_fdce_C_CLR)     -0.405    12.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.242    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                  6.858    

Slack (MET) :             6.858ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.518ns (21.429%)  route 1.899ns (78.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.671 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.658     2.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.518     3.484 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.899     5.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X21Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.479    12.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X21Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.130    12.801    
                         clock uncertainty           -0.154    12.647    
    SLICE_X21Y68         FDCE (Recov_fdce_C_CLR)     -0.405    12.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.242    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                  6.858    

Slack (MET) :             6.858ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.518ns (21.429%)  route 1.899ns (78.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.671 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.658     2.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.518     3.484 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.899     5.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X21Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.479    12.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X21Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.130    12.801    
                         clock uncertainty           -0.154    12.647    
    SLICE_X21Y68         FDCE (Recov_fdce_C_CLR)     -0.405    12.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         12.242    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                  6.858    

Slack (MET) :             6.903ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.518ns (20.980%)  route 1.951ns (79.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.658     2.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.518     3.484 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.951     5.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X22Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.475    12.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X22Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.230    12.897    
                         clock uncertainty           -0.154    12.743    
    SLICE_X22Y68         FDCE (Recov_fdce_C_CLR)     -0.405    12.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                          -5.435    
  -------------------------------------------------------------------
                         slack                                  6.903    

Slack (MET) :             7.005ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.518ns (22.790%)  route 1.755ns (77.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.673 - 10.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.658     2.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.518     3.484 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.755     5.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X21Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.481    12.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X21Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.130    12.803    
                         clock uncertainty           -0.154    12.649    
    SLICE_X21Y67         FDCE (Recov_fdce_C_CLR)     -0.405    12.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                          -5.239    
  -------------------------------------------------------------------
                         slack                                  7.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.969%)  route 0.163ns (56.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.549     0.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y70         FDPE (Prop_fdpe_C_Q)         0.128     1.018 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.163     1.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y70         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.816     1.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.034     1.152    
    SLICE_X23Y70         FDPE (Remov_fdpe_C_PRE)     -0.149     1.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.547%)  route 0.321ns (69.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.551     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X23Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y68         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.321     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rddata_rst_reg
    SLICE_X21Y70         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.818     1.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.034     1.154    
    SLICE_X21Y70         FDPE (Remov_fdpe_C_PRE)     -0.095     1.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.547%)  route 0.321ns (69.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.551     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X23Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y68         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.321     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rddata_rst_reg
    SLICE_X21Y70         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.818     1.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.034     1.154    
    SLICE_X21Y70         FDPE (Remov_fdpe_C_PRE)     -0.095     1.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.751%)  route 0.148ns (51.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.576     0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y68          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDPE (Prop_fdpe_C_Q)         0.141     1.058 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.148     1.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X4Y67          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.844     1.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X4Y67          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.282     0.932    
    SLICE_X4Y67          FDCE (Remov_fdce_C_CLR)     -0.067     0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.751%)  route 0.148ns (51.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.576     0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y68          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDPE (Prop_fdpe_C_Q)         0.141     1.058 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.148     1.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X4Y67          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.844     1.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X4Y67          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.282     0.932    
    SLICE_X4Y67          FDCE (Remov_fdce_C_CLR)     -0.067     0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.751%)  route 0.148ns (51.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.576     0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y68          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDPE (Prop_fdpe_C_Q)         0.141     1.058 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.148     1.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X4Y67          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.844     1.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X4Y67          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.282     0.932    
    SLICE_X4Y67          FDCE (Remov_fdce_C_CLR)     -0.067     0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.751%)  route 0.148ns (51.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.576     0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y68          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDPE (Prop_fdpe_C_Q)         0.141     1.058 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.148     1.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X4Y67          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.844     1.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X4Y67          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.282     0.932    
    SLICE_X4Y67          FDCE (Remov_fdce_C_CLR)     -0.067     0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.751%)  route 0.148ns (51.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.576     0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y68          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDPE (Prop_fdpe_C_Q)         0.141     1.058 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.148     1.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X4Y67          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.844     1.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X4Y67          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.282     0.932    
    SLICE_X4Y67          FDCE (Remov_fdce_C_CLR)     -0.067     0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.751%)  route 0.148ns (51.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.576     0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y68          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDPE (Prop_fdpe_C_Q)         0.141     1.058 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.148     1.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X4Y67          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.844     1.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X4Y67          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.282     0.932    
    SLICE_X4Y67          FDCE (Remov_fdce_C_CLR)     -0.067     0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.751%)  route 0.148ns (51.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.576     0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y68          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDPE (Prop_fdpe_C_Q)         0.141     1.058 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.148     1.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X4Y67          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.844     1.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X4Y67          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.282     0.932    
    SLICE_X4Y67          FDCE (Remov_fdce_C_CLR)     -0.067     0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.341    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out1_System_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[10][8]/CLR
                            (recovery check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        2.636ns  (logic 0.456ns (17.299%)  route 2.180ns (82.701%))
  Logic Levels:           0  
  Clock Path Skew:        -4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.882ns = ( 98.118 - 100.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 92.988 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.680    92.988    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    93.444 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/Q
                         net (fo=145, routed)         2.180    95.624    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/Q[0]
    SLICE_X9Y32          FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[10][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.502    98.118    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X9Y32          FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[10][8]/C
                         clock pessimism              0.000    98.118    
                         clock uncertainty           -0.509    97.610    
    SLICE_X9Y32          FDCE (Recov_fdce_C_CLR)     -0.405    97.205    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[10][8]
  -------------------------------------------------------------------
                         required time                         97.205    
                         arrival time                         -95.624    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[11][8]/CLR
                            (recovery check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        2.636ns  (logic 0.456ns (17.299%)  route 2.180ns (82.701%))
  Logic Levels:           0  
  Clock Path Skew:        -4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.882ns = ( 98.118 - 100.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 92.988 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.680    92.988    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    93.444 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/Q
                         net (fo=145, routed)         2.180    95.624    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/Q[0]
    SLICE_X9Y32          FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[11][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.502    98.118    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X9Y32          FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[11][8]/C
                         clock pessimism              0.000    98.118    
                         clock uncertainty           -0.509    97.610    
    SLICE_X9Y32          FDCE (Recov_fdce_C_CLR)     -0.405    97.205    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[11][8]
  -------------------------------------------------------------------
                         required time                         97.205    
                         arrival time                         -95.624    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[11][0]/CLR
                            (recovery check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        2.624ns  (logic 0.456ns (17.375%)  route 2.168ns (82.625%))
  Logic Levels:           0  
  Clock Path Skew:        -4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.885ns = ( 98.115 - 100.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 92.988 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.680    92.988    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    93.444 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/Q
                         net (fo=145, routed)         2.168    95.612    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/Q[0]
    SLICE_X11Y29         FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[11][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.499    98.115    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X11Y29         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[11][0]/C
                         clock pessimism              0.000    98.115    
                         clock uncertainty           -0.509    97.607    
    SLICE_X11Y29         FDCE (Recov_fdce_C_CLR)     -0.405    97.202    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[11][0]
  -------------------------------------------------------------------
                         required time                         97.202    
                         arrival time                         -95.612    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[11][1]/CLR
                            (recovery check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        2.624ns  (logic 0.456ns (17.375%)  route 2.168ns (82.625%))
  Logic Levels:           0  
  Clock Path Skew:        -4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.885ns = ( 98.115 - 100.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 92.988 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.680    92.988    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    93.444 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/Q
                         net (fo=145, routed)         2.168    95.612    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/Q[0]
    SLICE_X11Y29         FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[11][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.499    98.115    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X11Y29         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[11][1]/C
                         clock pessimism              0.000    98.115    
                         clock uncertainty           -0.509    97.607    
    SLICE_X11Y29         FDCE (Recov_fdce_C_CLR)     -0.405    97.202    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[11][1]
  -------------------------------------------------------------------
                         required time                         97.202    
                         arrival time                         -95.612    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[11][3]/CLR
                            (recovery check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        2.624ns  (logic 0.456ns (17.375%)  route 2.168ns (82.625%))
  Logic Levels:           0  
  Clock Path Skew:        -4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.885ns = ( 98.115 - 100.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 92.988 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.680    92.988    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    93.444 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/Q
                         net (fo=145, routed)         2.168    95.612    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/Q[0]
    SLICE_X11Y29         FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[11][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.499    98.115    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X11Y29         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[11][3]/C
                         clock pessimism              0.000    98.115    
                         clock uncertainty           -0.509    97.607    
    SLICE_X11Y29         FDCE (Recov_fdce_C_CLR)     -0.405    97.202    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[11][3]
  -------------------------------------------------------------------
                         required time                         97.202    
                         arrival time                         -95.612    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/filter_output[28]_INST_0_i_1/CLR
                            (recovery check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        2.692ns  (logic 0.456ns (16.938%)  route 2.236ns (83.062%))
  Logic Levels:           0  
  Clock Path Skew:        -4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.891ns = ( 98.109 - 100.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 92.988 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.680    92.988    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    93.444 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/Q
                         net (fo=145, routed)         2.236    95.680    System_i/FIR_Filter_EXTCLK_0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7[0]
    SLICE_X10Y57         FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/filter_output[28]_INST_0_i_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.493    98.109    System_i/FIR_Filter_EXTCLK_0/filter_clock
    SLICE_X10Y57         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/filter_output[28]_INST_0_i_1/C
                         clock pessimism              0.000    98.109    
                         clock uncertainty           -0.509    97.600    
    SLICE_X10Y57         FDCE (Recov_fdce_C_CLR)     -0.319    97.281    System_i/FIR_Filter_EXTCLK_0/filter_output[28]_INST_0_i_1
  -------------------------------------------------------------------
                         required time                         97.281    
                         arrival time                         -95.680    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.761ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[10][2]/CLR
                            (recovery check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        2.452ns  (logic 0.456ns (18.594%)  route 1.996ns (81.406%))
  Logic Levels:           0  
  Clock Path Skew:        -4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.885ns = ( 98.115 - 100.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 92.988 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.680    92.988    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    93.444 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/Q
                         net (fo=145, routed)         1.996    95.440    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/Q[0]
    SLICE_X9Y30          FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[10][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.499    98.115    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X9Y30          FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[10][2]/C
                         clock pessimism              0.000    98.115    
                         clock uncertainty           -0.509    97.607    
    SLICE_X9Y30          FDCE (Recov_fdce_C_CLR)     -0.405    97.202    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[10][2]
  -------------------------------------------------------------------
                         required time                         97.202    
                         arrival time                         -95.440    
  -------------------------------------------------------------------
                         slack                                  1.761    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[10][4]/CLR
                            (recovery check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        2.433ns  (logic 0.456ns (18.743%)  route 1.977ns (81.257%))
  Logic Levels:           0  
  Clock Path Skew:        -4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.884ns = ( 98.116 - 100.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 92.988 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.680    92.988    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    93.444 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/Q
                         net (fo=145, routed)         1.977    95.421    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/Q[0]
    SLICE_X9Y31          FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[10][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.500    98.116    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X9Y31          FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[10][4]/C
                         clock pessimism              0.000    98.116    
                         clock uncertainty           -0.509    97.608    
    SLICE_X9Y31          FDCE (Recov_fdce_C_CLR)     -0.405    97.203    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[10][4]
  -------------------------------------------------------------------
                         required time                         97.203    
                         arrival time                         -95.421    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[11][4]/CLR
                            (recovery check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        2.433ns  (logic 0.456ns (18.743%)  route 1.977ns (81.257%))
  Logic Levels:           0  
  Clock Path Skew:        -4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.884ns = ( 98.116 - 100.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 92.988 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.680    92.988    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    93.444 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/Q
                         net (fo=145, routed)         1.977    95.421    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/Q[0]
    SLICE_X9Y31          FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[11][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.500    98.116    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X9Y31          FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[11][4]/C
                         clock pessimism              0.000    98.116    
                         clock uncertainty           -0.509    97.608    
    SLICE_X9Y31          FDCE (Recov_fdce_C_CLR)     -0.405    97.203    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[11][4]
  -------------------------------------------------------------------
                         required time                         97.203    
                         arrival time                         -95.421    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[11][2]/CLR
                            (recovery check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        2.412ns  (logic 0.456ns (18.902%)  route 1.956ns (81.098%))
  Logic Levels:           0  
  Clock Path Skew:        -4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.885ns = ( 98.115 - 100.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 92.988 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    91.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    91.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        1.680    92.988    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    93.444 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/Q
                         net (fo=145, routed)         1.956    95.400    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/Q[0]
    SLICE_X9Y29          FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[11][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.568    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    94.931 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    96.525    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.616 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         1.499    98.115    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X9Y29          FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[11][2]/C
                         clock pessimism              0.000    98.115    
                         clock uncertainty           -0.509    97.607    
    SLICE_X9Y29          FDCE (Recov_fdce_C_CLR)     -0.405    97.202    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[11][2]
  -------------------------------------------------------------------
                         required time                         97.202    
                         arrival time                         -95.400    
  -------------------------------------------------------------------
                         slack                                  1.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.205ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[6][0]/CLR
                            (removal check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.175%)  route 0.359ns (71.825%))
  Logic Levels:           0  
  Clock Path Skew:        -1.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.565     0.906    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/Q
                         net (fo=145, routed)         0.359     1.406    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/Q[0]
    SLICE_X10Y40         FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.835    -0.241    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y40         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[6][0]/C
                         clock pessimism              0.000    -0.241    
                         clock uncertainty            0.509     0.268    
    SLICE_X10Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.201    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.205ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[6][1]/CLR
                            (removal check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.175%)  route 0.359ns (71.825%))
  Logic Levels:           0  
  Clock Path Skew:        -1.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.565     0.906    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/Q
                         net (fo=145, routed)         0.359     1.406    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/Q[0]
    SLICE_X10Y40         FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[6][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.835    -0.241    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y40         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[6][1]/C
                         clock pessimism              0.000    -0.241    
                         clock uncertainty            0.509     0.268    
    SLICE_X10Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.201    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[6][1]
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.205ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[7][0]/CLR
                            (removal check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.175%)  route 0.359ns (71.825%))
  Logic Levels:           0  
  Clock Path Skew:        -1.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.565     0.906    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/Q
                         net (fo=145, routed)         0.359     1.406    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/Q[0]
    SLICE_X10Y40         FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[7][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.835    -0.241    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y40         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[7][0]/C
                         clock pessimism              0.000    -0.241    
                         clock uncertainty            0.509     0.268    
    SLICE_X10Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.201    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.205ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[7][1]/CLR
                            (removal check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.175%)  route 0.359ns (71.825%))
  Logic Levels:           0  
  Clock Path Skew:        -1.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.565     0.906    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/Q
                         net (fo=145, routed)         0.359     1.406    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/Q[0]
    SLICE_X10Y40         FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[7][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.835    -0.241    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y40         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[7][1]/C
                         clock pessimism              0.000    -0.241    
                         clock uncertainty            0.509     0.268    
    SLICE_X10Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.201    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[7][1]
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.205ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[7][3]/CLR
                            (removal check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.175%)  route 0.359ns (71.825%))
  Logic Levels:           0  
  Clock Path Skew:        -1.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.565     0.906    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/Q
                         net (fo=145, routed)         0.359     1.406    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/Q[0]
    SLICE_X10Y40         FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[7][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.835    -0.241    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y40         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[7][3]/C
                         clock pessimism              0.000    -0.241    
                         clock uncertainty            0.509     0.268    
    SLICE_X10Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.201    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[7][3]
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.205ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[7][5]/CLR
                            (removal check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.175%)  route 0.359ns (71.825%))
  Logic Levels:           0  
  Clock Path Skew:        -1.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.565     0.906    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/Q
                         net (fo=145, routed)         0.359     1.406    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/Q[0]
    SLICE_X10Y40         FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[7][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.835    -0.241    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y40         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[7][5]/C
                         clock pessimism              0.000    -0.241    
                         clock uncertainty            0.509     0.268    
    SLICE_X10Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.201    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[7][5]
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.205ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[7][6]/CLR
                            (removal check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.175%)  route 0.359ns (71.825%))
  Logic Levels:           0  
  Clock Path Skew:        -1.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.565     0.906    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/Q
                         net (fo=145, routed)         0.359     1.406    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/Q[0]
    SLICE_X10Y40         FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[7][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.835    -0.241    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y40         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[7][6]/C
                         clock pessimism              0.000    -0.241    
                         clock uncertainty            0.509     0.268    
    SLICE_X10Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.201    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[7][6]
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.271ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.141ns (24.878%)  route 0.426ns (75.122%))
  Logic Levels:           0  
  Clock Path Skew:        -1.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.565     0.906    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/Q
                         net (fo=145, routed)         0.426     1.472    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/Q[0]
    SLICE_X10Y44         FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.836    -0.240    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y44         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][0]/C
                         clock pessimism              0.000    -0.240    
                         clock uncertainty            0.509     0.269    
    SLICE_X10Y44         FDCE (Remov_fdce_C_CLR)     -0.067     0.202    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.271ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][2]/CLR
                            (removal check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.141ns (24.878%)  route 0.426ns (75.122%))
  Logic Levels:           0  
  Clock Path Skew:        -1.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.565     0.906    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/Q
                         net (fo=145, routed)         0.426     1.472    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/Q[0]
    SLICE_X10Y44         FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.836    -0.240    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y44         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][2]/C
                         clock pessimism              0.000    -0.240    
                         clock uncertainty            0.509     0.269    
    SLICE_X10Y44         FDCE (Remov_fdce_C_CLR)     -0.067     0.202    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.271ns  (arrival time - required time)
  Source:                 System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][5]/CLR
                            (removal check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.141ns (24.878%)  route 0.426ns (75.122%))
  Logic Levels:           0  
  Clock Path Skew:        -1.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.509ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.258ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2627, routed)        0.565     0.906    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/slv_reg7_reg[0]/Q
                         net (fo=145, routed)         0.426     1.472    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/Q[0]
    SLICE_X10Y44         FDCE                                         f  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    System_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  System_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=330, routed)         0.836    -0.240    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/filter_clock
    SLICE_X10Y44         FDCE                                         r  System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][5]/C
                         clock pessimism              0.000    -0.240    
                         clock uncertainty            0.509     0.269    
    SLICE_X10Y44         FDCE (Remov_fdce_C_CLR)     -0.067     0.202    System_i/FIR_Filter_EXTCLK_0/U0/FIR_Filter_EXTCLK_v1_0_S_AXI_inst/UUT/UUT/delay_line_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  1.271    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.318ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.828ns (20.406%)  route 3.230ns (79.594%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 36.071 - 33.000 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.675     3.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.456     3.972 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           1.115     5.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X18Y49         LUT6 (Prop_lut6_I5_O)        0.124     5.211 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.693     5.903    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X18Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.774     6.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.925 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.649     7.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.491    36.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.261    36.332    
                         clock uncertainty           -0.035    36.296    
    SLICE_X35Y50         FDCE (Recov_fdce_C_CLR)     -0.405    35.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.891    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                 28.318    

Slack (MET) :             28.318ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.828ns (20.406%)  route 3.230ns (79.594%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 36.071 - 33.000 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.675     3.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.456     3.972 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           1.115     5.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X18Y49         LUT6 (Prop_lut6_I5_O)        0.124     5.211 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.693     5.903    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X18Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.774     6.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.925 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.649     7.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.491    36.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.261    36.332    
                         clock uncertainty           -0.035    36.296    
    SLICE_X35Y50         FDCE (Recov_fdce_C_CLR)     -0.405    35.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.891    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                 28.318    

Slack (MET) :             28.318ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.828ns (20.406%)  route 3.230ns (79.594%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 36.071 - 33.000 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.675     3.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.456     3.972 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           1.115     5.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X18Y49         LUT6 (Prop_lut6_I5_O)        0.124     5.211 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.693     5.903    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X18Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.774     6.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.925 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.649     7.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.491    36.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.261    36.332    
                         clock uncertainty           -0.035    36.296    
    SLICE_X35Y50         FDCE (Recov_fdce_C_CLR)     -0.405    35.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.891    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                 28.318    

Slack (MET) :             28.318ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.828ns (20.406%)  route 3.230ns (79.594%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 36.071 - 33.000 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.675     3.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.456     3.972 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           1.115     5.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X18Y49         LUT6 (Prop_lut6_I5_O)        0.124     5.211 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.693     5.903    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X18Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.774     6.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.925 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.649     7.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.491    36.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.261    36.332    
                         clock uncertainty           -0.035    36.296    
    SLICE_X35Y50         FDCE (Recov_fdce_C_CLR)     -0.405    35.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.891    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                 28.318    

Slack (MET) :             28.332ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.828ns (20.480%)  route 3.215ns (79.520%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 36.071 - 33.000 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.675     3.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.456     3.972 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           1.115     5.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X18Y49         LUT6 (Prop_lut6_I5_O)        0.124     5.211 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.693     5.903    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X18Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.774     6.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.925 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.634     7.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y51         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.491    36.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.261    36.332    
                         clock uncertainty           -0.035    36.296    
    SLICE_X35Y51         FDCE (Recov_fdce_C_CLR)     -0.405    35.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.891    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                 28.332    

Slack (MET) :             28.332ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.828ns (20.480%)  route 3.215ns (79.520%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 36.071 - 33.000 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.675     3.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.456     3.972 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           1.115     5.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X18Y49         LUT6 (Prop_lut6_I5_O)        0.124     5.211 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.693     5.903    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X18Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.774     6.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.925 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.634     7.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y51         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.491    36.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.261    36.332    
                         clock uncertainty           -0.035    36.296    
    SLICE_X35Y51         FDCE (Recov_fdce_C_CLR)     -0.405    35.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.891    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                 28.332    

Slack (MET) :             28.404ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.828ns (20.406%)  route 3.230ns (79.594%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 36.071 - 33.000 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.675     3.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.456     3.972 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           1.115     5.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X18Y49         LUT6 (Prop_lut6_I5_O)        0.124     5.211 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.693     5.903    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X18Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.774     6.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.925 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.649     7.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X34Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.491    36.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.261    36.332    
                         clock uncertainty           -0.035    36.296    
    SLICE_X34Y50         FDCE (Recov_fdce_C_CLR)     -0.319    35.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.977    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                 28.404    

Slack (MET) :             28.404ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.828ns (20.406%)  route 3.230ns (79.594%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 36.071 - 33.000 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.675     3.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.456     3.972 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           1.115     5.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X18Y49         LUT6 (Prop_lut6_I5_O)        0.124     5.211 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.693     5.903    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X18Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.774     6.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.925 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.649     7.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X34Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.491    36.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.261    36.332    
                         clock uncertainty           -0.035    36.296    
    SLICE_X34Y50         FDCE (Recov_fdce_C_CLR)     -0.319    35.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.977    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                 28.404    

Slack (MET) :             28.404ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.828ns (20.406%)  route 3.230ns (79.594%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 36.071 - 33.000 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.675     3.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.456     3.972 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           1.115     5.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X18Y49         LUT6 (Prop_lut6_I5_O)        0.124     5.211 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.693     5.903    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X18Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.774     6.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.925 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.649     7.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X34Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.491    36.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.261    36.332    
                         clock uncertainty           -0.035    36.296    
    SLICE_X34Y50         FDCE (Recov_fdce_C_CLR)     -0.319    35.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.977    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                 28.404    

Slack (MET) :             28.404ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.828ns (20.406%)  route 3.230ns (79.594%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 36.071 - 33.000 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.740     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.675     3.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.456     3.972 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           1.115     5.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X18Y49         LUT6 (Prop_lut6_I5_O)        0.124     5.211 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.693     5.903    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X18Y49         LUT4 (Prop_lut4_I3_O)        0.124     6.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.774     6.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.124     6.925 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.649     7.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X34Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.489    34.489    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.491    36.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.261    36.332    
                         clock uncertainty           -0.035    36.296    
    SLICE_X34Y50         FDCE (Recov_fdce_C_CLR)     -0.319    35.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.977    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                 28.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.123%)  route 0.260ns (64.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.546     1.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X23Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.260     1.660    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X20Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.813     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X20Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.114     1.521    
    SLICE_X20Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.123%)  route 0.260ns (64.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.546     1.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X23Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.260     1.660    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X20Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.813     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X20Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.114     1.521    
    SLICE_X20Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.123%)  route 0.260ns (64.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.546     1.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X23Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.260     1.660    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X20Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.813     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X20Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.114     1.521    
    SLICE_X20Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.123%)  route 0.260ns (64.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.546     1.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X23Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.260     1.660    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X20Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.813     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X20Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.114     1.521    
    SLICE_X20Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (36.014%)  route 0.251ns (63.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.546     1.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X23Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.251     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X19Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.815     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X19Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.114     1.523    
    SLICE_X19Y73         FDCE (Remov_fdce_C_CLR)     -0.092     1.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (36.014%)  route 0.251ns (63.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.546     1.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X23Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.251     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X19Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.815     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X19Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.114     1.523    
    SLICE_X19Y73         FDCE (Remov_fdce_C_CLR)     -0.092     1.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (36.014%)  route 0.251ns (63.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.546     1.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X23Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.251     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X19Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.815     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X19Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.114     1.523    
    SLICE_X19Y73         FDCE (Remov_fdce_C_CLR)     -0.092     1.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.618%)  route 0.255ns (64.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.546     1.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X23Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.255     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X18Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.815     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X18Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.114     1.523    
    SLICE_X18Y73         FDCE (Remov_fdce_C_CLR)     -0.092     1.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.618%)  route 0.255ns (64.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.546     1.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X23Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.255     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X18Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.815     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X18Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.114     1.523    
    SLICE_X18Y73         FDCE (Remov_fdce_C_CLR)     -0.092     1.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.618%)  route 0.255ns (64.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.687     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.546     1.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X23Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.255     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X18Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.793     0.793    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.815     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X18Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.114     1.523    
    SLICE_X18Y73         FDCE (Remov_fdce_C_CLR)     -0.092     1.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.224    





