vendor_name = ModelSim
source_file = 1, C:/Users/leo_v/MIPS_Pipeline/Projeto2/alu.vhd
source_file = 1, C:/Users/leo_v/MIPS_Pipeline/Projeto2/mux2way.vhd
source_file = 1, C:/Users/leo_v/MIPS_Pipeline/Projeto2/mux4way.vhd
source_file = 1, C:/Users/leo_v/MIPS_Pipeline/Projeto2/FullAdder.vhd
source_file = 1, C:/Users/leo_v/MIPS_Pipeline/Projeto2/FullAdder32.vhd
source_file = 1, C:/Users/leo_v/MIPS_Pipeline/Projeto2/or32.vhd
source_file = 1, C:/Users/leo_v/MIPS_Pipeline/Projeto2/UCAlu.vhd
source_file = 1, C:/Users/leo_v/MIPS_Pipeline/Projeto2/Waveform.vwf
source_file = 1, Waveform1.vwf
source_file = 1, Waveform2.vwf
source_file = 1, C:/Users/leo_v/MIPS_Pipeline/Projeto2/ram.vhd
source_file = 1, C:/Users/leo_v/MIPS_Pipeline/Projeto2/romMif.vhd
source_file = 1, C:/Users/leo_v/MIPS_Pipeline/Projeto2/bancoRegistradores.vhd
source_file = 1, C:/Users/leo_v/MIPS_Pipeline/Projeto2/Registrador.vhd
source_file = 1, C:/Users/leo_v/MIPS_Pipeline/Projeto2/extend16to32.vhd
source_file = 1, C:/Users/leo_v/MIPS_Pipeline/Projeto2/mux32way.vhd
source_file = 1, C:/Users/leo_v/MIPS_Pipeline/Projeto2/dmux32way.vhd
source_file = 1, C:/Users/leo_v/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd
source_file = 1, C:/Users/leo_v/MIPS_Pipeline/Projeto2/UCfd.vhd
source_file = 1, C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd
source_file = 1, C:/Users/leo_v/MIPS_Pipeline/Projeto2/conversorHex7Seg.vhd
source_file = 1, Waveform4.vwf
source_file = 1, C:/Users/leo_v/MIPS_Pipeline/Projeto2/Computador_tb.vhd
source_file = 1, Waveform5.vwf
source_file = 1, Waveform6.vwf
source_file = 1, Waveform7.vwf
source_file = 1, Waveform8.vwf
source_file = 1, C:/Users/leo_v/MIPS_Pipeline/Projeto2/Waveform9.vwf
source_file = 1, C:/Users/leo_v/MIPS_Pipeline/Projeto2/Waveform10.vwf
source_file = 1, C:/Users/leo_v/MIPS_Pipeline/Projeto2/Waveform11.vwf
source_file = 1, Waveform12.vwf
source_file = 1, Waveform13.vwf
source_file = 1, Waveform14.vwf
source_file = 1, C:/Users/leo_v/MIPS_Pipeline/Projeto2/Final.vwf
source_file = 1, Waveform3.vwf
source_file = 1, C:/Users/leo_v/MIPS_Pipeline/Projeto2/output_files/Chain2.cdf
source_file = 1, C:/Users/leo_v/MIPS_Pipeline/Projeto2/output_files/Chain1.cdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.sdc
source_file = 1, C:/Users/leo_v/MIPS_Pipeline/Projeto2/db/mips.cbx.xml
design_name = hard_block
design_name = mips
instance = comp, \HEX1[0]~output\, HEX1[0]~output, mips, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, mips, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, mips, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, mips, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, mips, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, mips, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, mips, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, mips, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, mips, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, mips, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, mips, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, mips, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, mips, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, mips, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, mips, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, mips, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, mips, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, mips, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, mips, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, mips, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, mips, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, mips, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, mips, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, mips, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, mips, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, mips, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, mips, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, mips, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, mips, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, mips, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, mips, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, mips, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, mips, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, mips, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, mips, 1
instance = comp, \HEX6[0]~output\, HEX6[0]~output, mips, 1
instance = comp, \HEX6[1]~output\, HEX6[1]~output, mips, 1
instance = comp, \HEX6[2]~output\, HEX6[2]~output, mips, 1
instance = comp, \HEX6[3]~output\, HEX6[3]~output, mips, 1
instance = comp, \HEX6[4]~output\, HEX6[4]~output, mips, 1
instance = comp, \HEX6[5]~output\, HEX6[5]~output, mips, 1
instance = comp, \HEX6[6]~output\, HEX6[6]~output, mips, 1
instance = comp, \HEX7[0]~output\, HEX7[0]~output, mips, 1
instance = comp, \HEX7[1]~output\, HEX7[1]~output, mips, 1
instance = comp, \HEX7[2]~output\, HEX7[2]~output, mips, 1
instance = comp, \HEX7[3]~output\, HEX7[3]~output, mips, 1
instance = comp, \HEX7[4]~output\, HEX7[4]~output, mips, 1
instance = comp, \HEX7[5]~output\, HEX7[5]~output, mips, 1
instance = comp, \HEX7[6]~output\, HEX7[6]~output, mips, 1
instance = comp, \otR1[0]~output\, otR1[0]~output, mips, 1
instance = comp, \otR1[1]~output\, otR1[1]~output, mips, 1
instance = comp, \otR1[2]~output\, otR1[2]~output, mips, 1
instance = comp, \otR1[3]~output\, otR1[3]~output, mips, 1
instance = comp, \otR1[4]~output\, otR1[4]~output, mips, 1
instance = comp, \otR1[5]~output\, otR1[5]~output, mips, 1
instance = comp, \otR1[6]~output\, otR1[6]~output, mips, 1
instance = comp, \otR1[7]~output\, otR1[7]~output, mips, 1
instance = comp, \otR1[8]~output\, otR1[8]~output, mips, 1
instance = comp, \otR1[9]~output\, otR1[9]~output, mips, 1
instance = comp, \otR1[10]~output\, otR1[10]~output, mips, 1
instance = comp, \otR1[11]~output\, otR1[11]~output, mips, 1
instance = comp, \otR1[12]~output\, otR1[12]~output, mips, 1
instance = comp, \otR1[13]~output\, otR1[13]~output, mips, 1
instance = comp, \otR1[14]~output\, otR1[14]~output, mips, 1
instance = comp, \otR1[15]~output\, otR1[15]~output, mips, 1
instance = comp, \otR1[16]~output\, otR1[16]~output, mips, 1
instance = comp, \otR1[17]~output\, otR1[17]~output, mips, 1
instance = comp, \otR1[18]~output\, otR1[18]~output, mips, 1
instance = comp, \otR1[19]~output\, otR1[19]~output, mips, 1
instance = comp, \otR1[20]~output\, otR1[20]~output, mips, 1
instance = comp, \otR1[21]~output\, otR1[21]~output, mips, 1
instance = comp, \otR1[22]~output\, otR1[22]~output, mips, 1
instance = comp, \otR1[23]~output\, otR1[23]~output, mips, 1
instance = comp, \otR1[24]~output\, otR1[24]~output, mips, 1
instance = comp, \otR1[25]~output\, otR1[25]~output, mips, 1
instance = comp, \otR1[26]~output\, otR1[26]~output, mips, 1
instance = comp, \otR1[27]~output\, otR1[27]~output, mips, 1
instance = comp, \otR1[28]~output\, otR1[28]~output, mips, 1
instance = comp, \otR1[29]~output\, otR1[29]~output, mips, 1
instance = comp, \otR1[30]~output\, otR1[30]~output, mips, 1
instance = comp, \otR1[31]~output\, otR1[31]~output, mips, 1
instance = comp, \otR2[0]~output\, otR2[0]~output, mips, 1
instance = comp, \otR2[1]~output\, otR2[1]~output, mips, 1
instance = comp, \otR2[2]~output\, otR2[2]~output, mips, 1
instance = comp, \otR2[3]~output\, otR2[3]~output, mips, 1
instance = comp, \otR2[4]~output\, otR2[4]~output, mips, 1
instance = comp, \otR2[5]~output\, otR2[5]~output, mips, 1
instance = comp, \otR2[6]~output\, otR2[6]~output, mips, 1
instance = comp, \otR2[7]~output\, otR2[7]~output, mips, 1
instance = comp, \otR2[8]~output\, otR2[8]~output, mips, 1
instance = comp, \otR2[9]~output\, otR2[9]~output, mips, 1
instance = comp, \otR2[10]~output\, otR2[10]~output, mips, 1
instance = comp, \otR2[11]~output\, otR2[11]~output, mips, 1
instance = comp, \otR2[12]~output\, otR2[12]~output, mips, 1
instance = comp, \otR2[13]~output\, otR2[13]~output, mips, 1
instance = comp, \otR2[14]~output\, otR2[14]~output, mips, 1
instance = comp, \otR2[15]~output\, otR2[15]~output, mips, 1
instance = comp, \otR2[16]~output\, otR2[16]~output, mips, 1
instance = comp, \otR2[17]~output\, otR2[17]~output, mips, 1
instance = comp, \otR2[18]~output\, otR2[18]~output, mips, 1
instance = comp, \otR2[19]~output\, otR2[19]~output, mips, 1
instance = comp, \otR2[20]~output\, otR2[20]~output, mips, 1
instance = comp, \otR2[21]~output\, otR2[21]~output, mips, 1
instance = comp, \otR2[22]~output\, otR2[22]~output, mips, 1
instance = comp, \otR2[23]~output\, otR2[23]~output, mips, 1
instance = comp, \otR2[24]~output\, otR2[24]~output, mips, 1
instance = comp, \otR2[25]~output\, otR2[25]~output, mips, 1
instance = comp, \otR2[26]~output\, otR2[26]~output, mips, 1
instance = comp, \otR2[27]~output\, otR2[27]~output, mips, 1
instance = comp, \otR2[28]~output\, otR2[28]~output, mips, 1
instance = comp, \otR2[29]~output\, otR2[29]~output, mips, 1
instance = comp, \otR2[30]~output\, otR2[30]~output, mips, 1
instance = comp, \otR2[31]~output\, otR2[31]~output, mips, 1
instance = comp, \otR3[0]~output\, otR3[0]~output, mips, 1
instance = comp, \otR3[1]~output\, otR3[1]~output, mips, 1
instance = comp, \otR3[2]~output\, otR3[2]~output, mips, 1
instance = comp, \otR3[3]~output\, otR3[3]~output, mips, 1
instance = comp, \otR3[4]~output\, otR3[4]~output, mips, 1
instance = comp, \otR3[5]~output\, otR3[5]~output, mips, 1
instance = comp, \otR3[6]~output\, otR3[6]~output, mips, 1
instance = comp, \otR3[7]~output\, otR3[7]~output, mips, 1
instance = comp, \otR3[8]~output\, otR3[8]~output, mips, 1
instance = comp, \otR3[9]~output\, otR3[9]~output, mips, 1
instance = comp, \otR3[10]~output\, otR3[10]~output, mips, 1
instance = comp, \otR3[11]~output\, otR3[11]~output, mips, 1
instance = comp, \otR3[12]~output\, otR3[12]~output, mips, 1
instance = comp, \otR3[13]~output\, otR3[13]~output, mips, 1
instance = comp, \otR3[14]~output\, otR3[14]~output, mips, 1
instance = comp, \otR3[15]~output\, otR3[15]~output, mips, 1
instance = comp, \otR3[16]~output\, otR3[16]~output, mips, 1
instance = comp, \otR3[17]~output\, otR3[17]~output, mips, 1
instance = comp, \otR3[18]~output\, otR3[18]~output, mips, 1
instance = comp, \otR3[19]~output\, otR3[19]~output, mips, 1
instance = comp, \otR3[20]~output\, otR3[20]~output, mips, 1
instance = comp, \otR3[21]~output\, otR3[21]~output, mips, 1
instance = comp, \otR3[22]~output\, otR3[22]~output, mips, 1
instance = comp, \otR3[23]~output\, otR3[23]~output, mips, 1
instance = comp, \otR3[24]~output\, otR3[24]~output, mips, 1
instance = comp, \otR3[25]~output\, otR3[25]~output, mips, 1
instance = comp, \otR3[26]~output\, otR3[26]~output, mips, 1
instance = comp, \otR3[27]~output\, otR3[27]~output, mips, 1
instance = comp, \otR3[28]~output\, otR3[28]~output, mips, 1
instance = comp, \otR3[29]~output\, otR3[29]~output, mips, 1
instance = comp, \otR3[30]~output\, otR3[30]~output, mips, 1
instance = comp, \otR3[31]~output\, otR3[31]~output, mips, 1
instance = comp, \otR4[0]~output\, otR4[0]~output, mips, 1
instance = comp, \otR4[1]~output\, otR4[1]~output, mips, 1
instance = comp, \otR4[2]~output\, otR4[2]~output, mips, 1
instance = comp, \otR4[3]~output\, otR4[3]~output, mips, 1
instance = comp, \otR4[4]~output\, otR4[4]~output, mips, 1
instance = comp, \otR4[5]~output\, otR4[5]~output, mips, 1
instance = comp, \otR4[6]~output\, otR4[6]~output, mips, 1
instance = comp, \otR4[7]~output\, otR4[7]~output, mips, 1
instance = comp, \otR4[8]~output\, otR4[8]~output, mips, 1
instance = comp, \otR4[9]~output\, otR4[9]~output, mips, 1
instance = comp, \otR4[10]~output\, otR4[10]~output, mips, 1
instance = comp, \otR4[11]~output\, otR4[11]~output, mips, 1
instance = comp, \otR4[12]~output\, otR4[12]~output, mips, 1
instance = comp, \otR4[13]~output\, otR4[13]~output, mips, 1
instance = comp, \otR4[14]~output\, otR4[14]~output, mips, 1
instance = comp, \otR4[15]~output\, otR4[15]~output, mips, 1
instance = comp, \otR4[16]~output\, otR4[16]~output, mips, 1
instance = comp, \otR4[17]~output\, otR4[17]~output, mips, 1
instance = comp, \otR4[18]~output\, otR4[18]~output, mips, 1
instance = comp, \otR4[19]~output\, otR4[19]~output, mips, 1
instance = comp, \otR4[20]~output\, otR4[20]~output, mips, 1
instance = comp, \otR4[21]~output\, otR4[21]~output, mips, 1
instance = comp, \otR4[22]~output\, otR4[22]~output, mips, 1
instance = comp, \otR4[23]~output\, otR4[23]~output, mips, 1
instance = comp, \otR4[24]~output\, otR4[24]~output, mips, 1
instance = comp, \otR4[25]~output\, otR4[25]~output, mips, 1
instance = comp, \otR4[26]~output\, otR4[26]~output, mips, 1
instance = comp, \otR4[27]~output\, otR4[27]~output, mips, 1
instance = comp, \otR4[28]~output\, otR4[28]~output, mips, 1
instance = comp, \otR4[29]~output\, otR4[29]~output, mips, 1
instance = comp, \otR4[30]~output\, otR4[30]~output, mips, 1
instance = comp, \otR4[31]~output\, otR4[31]~output, mips, 1
instance = comp, \otR5[0]~output\, otR5[0]~output, mips, 1
instance = comp, \otR5[1]~output\, otR5[1]~output, mips, 1
instance = comp, \otR5[2]~output\, otR5[2]~output, mips, 1
instance = comp, \otR5[3]~output\, otR5[3]~output, mips, 1
instance = comp, \otR5[4]~output\, otR5[4]~output, mips, 1
instance = comp, \otR5[5]~output\, otR5[5]~output, mips, 1
instance = comp, \otR5[6]~output\, otR5[6]~output, mips, 1
instance = comp, \otR5[7]~output\, otR5[7]~output, mips, 1
instance = comp, \otR5[8]~output\, otR5[8]~output, mips, 1
instance = comp, \otR5[9]~output\, otR5[9]~output, mips, 1
instance = comp, \otR5[10]~output\, otR5[10]~output, mips, 1
instance = comp, \otR5[11]~output\, otR5[11]~output, mips, 1
instance = comp, \otR5[12]~output\, otR5[12]~output, mips, 1
instance = comp, \otR5[13]~output\, otR5[13]~output, mips, 1
instance = comp, \otR5[14]~output\, otR5[14]~output, mips, 1
instance = comp, \otR5[15]~output\, otR5[15]~output, mips, 1
instance = comp, \otR5[16]~output\, otR5[16]~output, mips, 1
instance = comp, \otR5[17]~output\, otR5[17]~output, mips, 1
instance = comp, \otR5[18]~output\, otR5[18]~output, mips, 1
instance = comp, \otR5[19]~output\, otR5[19]~output, mips, 1
instance = comp, \otR5[20]~output\, otR5[20]~output, mips, 1
instance = comp, \otR5[21]~output\, otR5[21]~output, mips, 1
instance = comp, \otR5[22]~output\, otR5[22]~output, mips, 1
instance = comp, \otR5[23]~output\, otR5[23]~output, mips, 1
instance = comp, \otR5[24]~output\, otR5[24]~output, mips, 1
instance = comp, \otR5[25]~output\, otR5[25]~output, mips, 1
instance = comp, \otR5[26]~output\, otR5[26]~output, mips, 1
instance = comp, \otR5[27]~output\, otR5[27]~output, mips, 1
instance = comp, \otR5[28]~output\, otR5[28]~output, mips, 1
instance = comp, \otR5[29]~output\, otR5[29]~output, mips, 1
instance = comp, \otR5[30]~output\, otR5[30]~output, mips, 1
instance = comp, \otR5[31]~output\, otR5[31]~output, mips, 1
instance = comp, \otR6[0]~output\, otR6[0]~output, mips, 1
instance = comp, \otR6[1]~output\, otR6[1]~output, mips, 1
instance = comp, \otR6[2]~output\, otR6[2]~output, mips, 1
instance = comp, \otR6[3]~output\, otR6[3]~output, mips, 1
instance = comp, \otR6[4]~output\, otR6[4]~output, mips, 1
instance = comp, \otR6[5]~output\, otR6[5]~output, mips, 1
instance = comp, \otR6[6]~output\, otR6[6]~output, mips, 1
instance = comp, \otR6[7]~output\, otR6[7]~output, mips, 1
instance = comp, \otR6[8]~output\, otR6[8]~output, mips, 1
instance = comp, \otR6[9]~output\, otR6[9]~output, mips, 1
instance = comp, \otR6[10]~output\, otR6[10]~output, mips, 1
instance = comp, \otR6[11]~output\, otR6[11]~output, mips, 1
instance = comp, \otR6[12]~output\, otR6[12]~output, mips, 1
instance = comp, \otR6[13]~output\, otR6[13]~output, mips, 1
instance = comp, \otR6[14]~output\, otR6[14]~output, mips, 1
instance = comp, \otR6[15]~output\, otR6[15]~output, mips, 1
instance = comp, \otR6[16]~output\, otR6[16]~output, mips, 1
instance = comp, \otR6[17]~output\, otR6[17]~output, mips, 1
instance = comp, \otR6[18]~output\, otR6[18]~output, mips, 1
instance = comp, \otR6[19]~output\, otR6[19]~output, mips, 1
instance = comp, \otR6[20]~output\, otR6[20]~output, mips, 1
instance = comp, \otR6[21]~output\, otR6[21]~output, mips, 1
instance = comp, \otR6[22]~output\, otR6[22]~output, mips, 1
instance = comp, \otR6[23]~output\, otR6[23]~output, mips, 1
instance = comp, \otR6[24]~output\, otR6[24]~output, mips, 1
instance = comp, \otR6[25]~output\, otR6[25]~output, mips, 1
instance = comp, \otR6[26]~output\, otR6[26]~output, mips, 1
instance = comp, \otR6[27]~output\, otR6[27]~output, mips, 1
instance = comp, \otR6[28]~output\, otR6[28]~output, mips, 1
instance = comp, \otR6[29]~output\, otR6[29]~output, mips, 1
instance = comp, \otR6[30]~output\, otR6[30]~output, mips, 1
instance = comp, \otR6[31]~output\, otR6[31]~output, mips, 1
instance = comp, \otR7[0]~output\, otR7[0]~output, mips, 1
instance = comp, \otR7[1]~output\, otR7[1]~output, mips, 1
instance = comp, \otR7[2]~output\, otR7[2]~output, mips, 1
instance = comp, \otR7[3]~output\, otR7[3]~output, mips, 1
instance = comp, \otR7[4]~output\, otR7[4]~output, mips, 1
instance = comp, \otR7[5]~output\, otR7[5]~output, mips, 1
instance = comp, \otR7[6]~output\, otR7[6]~output, mips, 1
instance = comp, \otR7[7]~output\, otR7[7]~output, mips, 1
instance = comp, \otR7[8]~output\, otR7[8]~output, mips, 1
instance = comp, \otR7[9]~output\, otR7[9]~output, mips, 1
instance = comp, \otR7[10]~output\, otR7[10]~output, mips, 1
instance = comp, \otR7[11]~output\, otR7[11]~output, mips, 1
instance = comp, \otR7[12]~output\, otR7[12]~output, mips, 1
instance = comp, \otR7[13]~output\, otR7[13]~output, mips, 1
instance = comp, \otR7[14]~output\, otR7[14]~output, mips, 1
instance = comp, \otR7[15]~output\, otR7[15]~output, mips, 1
instance = comp, \otR7[16]~output\, otR7[16]~output, mips, 1
instance = comp, \otR7[17]~output\, otR7[17]~output, mips, 1
instance = comp, \otR7[18]~output\, otR7[18]~output, mips, 1
instance = comp, \otR7[19]~output\, otR7[19]~output, mips, 1
instance = comp, \otR7[20]~output\, otR7[20]~output, mips, 1
instance = comp, \otR7[21]~output\, otR7[21]~output, mips, 1
instance = comp, \otR7[22]~output\, otR7[22]~output, mips, 1
instance = comp, \otR7[23]~output\, otR7[23]~output, mips, 1
instance = comp, \otR7[24]~output\, otR7[24]~output, mips, 1
instance = comp, \otR7[25]~output\, otR7[25]~output, mips, 1
instance = comp, \otR7[26]~output\, otR7[26]~output, mips, 1
instance = comp, \otR7[27]~output\, otR7[27]~output, mips, 1
instance = comp, \otR7[28]~output\, otR7[28]~output, mips, 1
instance = comp, \otR7[29]~output\, otR7[29]~output, mips, 1
instance = comp, \otR7[30]~output\, otR7[30]~output, mips, 1
instance = comp, \otR7[31]~output\, otR7[31]~output, mips, 1
instance = comp, \overflow~output\, overflow~output, mips, 1
instance = comp, \resultadoSoma[0]~output\, resultadoSoma[0]~output, mips, 1
instance = comp, \resultadoSoma[1]~output\, resultadoSoma[1]~output, mips, 1
instance = comp, \resultadoSoma[2]~output\, resultadoSoma[2]~output, mips, 1
instance = comp, \resultadoSoma[3]~output\, resultadoSoma[3]~output, mips, 1
instance = comp, \resultadoSoma[4]~output\, resultadoSoma[4]~output, mips, 1
instance = comp, \resultadoSoma[5]~output\, resultadoSoma[5]~output, mips, 1
instance = comp, \resultadoSoma[6]~output\, resultadoSoma[6]~output, mips, 1
instance = comp, \resultadoSoma[7]~output\, resultadoSoma[7]~output, mips, 1
instance = comp, \resultadoSoma[8]~output\, resultadoSoma[8]~output, mips, 1
instance = comp, \resultadoSoma[9]~output\, resultadoSoma[9]~output, mips, 1
instance = comp, \resultadoSoma[10]~output\, resultadoSoma[10]~output, mips, 1
instance = comp, \resultadoSoma[11]~output\, resultadoSoma[11]~output, mips, 1
instance = comp, \resultadoSoma[12]~output\, resultadoSoma[12]~output, mips, 1
instance = comp, \resultadoSoma[13]~output\, resultadoSoma[13]~output, mips, 1
instance = comp, \resultadoSoma[14]~output\, resultadoSoma[14]~output, mips, 1
instance = comp, \resultadoSoma[15]~output\, resultadoSoma[15]~output, mips, 1
instance = comp, \resultadoSoma[16]~output\, resultadoSoma[16]~output, mips, 1
instance = comp, \resultadoSoma[17]~output\, resultadoSoma[17]~output, mips, 1
instance = comp, \resultadoSoma[18]~output\, resultadoSoma[18]~output, mips, 1
instance = comp, \resultadoSoma[19]~output\, resultadoSoma[19]~output, mips, 1
instance = comp, \resultadoSoma[20]~output\, resultadoSoma[20]~output, mips, 1
instance = comp, \resultadoSoma[21]~output\, resultadoSoma[21]~output, mips, 1
instance = comp, \resultadoSoma[22]~output\, resultadoSoma[22]~output, mips, 1
instance = comp, \resultadoSoma[23]~output\, resultadoSoma[23]~output, mips, 1
instance = comp, \resultadoSoma[24]~output\, resultadoSoma[24]~output, mips, 1
instance = comp, \resultadoSoma[25]~output\, resultadoSoma[25]~output, mips, 1
instance = comp, \resultadoSoma[26]~output\, resultadoSoma[26]~output, mips, 1
instance = comp, \resultadoSoma[27]~output\, resultadoSoma[27]~output, mips, 1
instance = comp, \resultadoSoma[28]~output\, resultadoSoma[28]~output, mips, 1
instance = comp, \resultadoSoma[29]~output\, resultadoSoma[29]~output, mips, 1
instance = comp, \resultadoSoma[30]~output\, resultadoSoma[30]~output, mips, 1
instance = comp, \resultadoSoma[31]~output\, resultadoSoma[31]~output, mips, 1
instance = comp, \opcodeDebug[0]~output\, opcodeDebug[0]~output, mips, 1
instance = comp, \opcodeDebug[1]~output\, opcodeDebug[1]~output, mips, 1
instance = comp, \opcodeDebug[2]~output\, opcodeDebug[2]~output, mips, 1
instance = comp, \opcodeDebug[3]~output\, opcodeDebug[3]~output, mips, 1
instance = comp, \opcodeDebug[4]~output\, opcodeDebug[4]~output, mips, 1
instance = comp, \opcodeDebug[5]~output\, opcodeDebug[5]~output, mips, 1
instance = comp, \Mux1Debug~output\, Mux1Debug~output, mips, 1
instance = comp, \Mux2Debug~output\, Mux2Debug~output, mips, 1
instance = comp, \HabEscritaRegDebug~output\, HabEscritaRegDebug~output, mips, 1
instance = comp, \Mux3Debug~output\, Mux3Debug~output, mips, 1
instance = comp, \Mux4Debug~output\, Mux4Debug~output, mips, 1
instance = comp, \mux_beq~output\, mux_beq~output, mips, 1
instance = comp, \BEQDebug~output\, BEQDebug~output, mips, 1
instance = comp, \HabLeMEMDebug~output\, HabLeMEMDebug~output, mips, 1
instance = comp, \HabEscMEMDebug~output\, HabEscMEMDebug~output, mips, 1
instance = comp, \ULAopDebug[0]~output\, ULAopDebug[0]~output, mips, 1
instance = comp, \ULAopDebug[1]~output\, ULAopDebug[1]~output, mips, 1
instance = comp, \out_PCTeste[0]~output\, out_PCTeste[0]~output, mips, 1
instance = comp, \out_PCTeste[1]~output\, out_PCTeste[1]~output, mips, 1
instance = comp, \out_PCTeste[2]~output\, out_PCTeste[2]~output, mips, 1
instance = comp, \out_PCTeste[3]~output\, out_PCTeste[3]~output, mips, 1
instance = comp, \out_PCTeste[4]~output\, out_PCTeste[4]~output, mips, 1
instance = comp, \out_PCTeste[5]~output\, out_PCTeste[5]~output, mips, 1
instance = comp, \out_PCTeste[6]~output\, out_PCTeste[6]~output, mips, 1
instance = comp, \out_PCTeste[7]~output\, out_PCTeste[7]~output, mips, 1
instance = comp, \out_PCTeste[8]~output\, out_PCTeste[8]~output, mips, 1
instance = comp, \out_PCTeste[9]~output\, out_PCTeste[9]~output, mips, 1
instance = comp, \out_PCTeste[10]~output\, out_PCTeste[10]~output, mips, 1
instance = comp, \out_PCTeste[11]~output\, out_PCTeste[11]~output, mips, 1
instance = comp, \out_PCTeste[12]~output\, out_PCTeste[12]~output, mips, 1
instance = comp, \out_PCTeste[13]~output\, out_PCTeste[13]~output, mips, 1
instance = comp, \out_PCTeste[14]~output\, out_PCTeste[14]~output, mips, 1
instance = comp, \out_PCTeste[15]~output\, out_PCTeste[15]~output, mips, 1
instance = comp, \out_PCTeste[16]~output\, out_PCTeste[16]~output, mips, 1
instance = comp, \out_PCTeste[17]~output\, out_PCTeste[17]~output, mips, 1
instance = comp, \out_PCTeste[18]~output\, out_PCTeste[18]~output, mips, 1
instance = comp, \out_PCTeste[19]~output\, out_PCTeste[19]~output, mips, 1
instance = comp, \out_PCTeste[20]~output\, out_PCTeste[20]~output, mips, 1
instance = comp, \out_PCTeste[21]~output\, out_PCTeste[21]~output, mips, 1
instance = comp, \out_PCTeste[22]~output\, out_PCTeste[22]~output, mips, 1
instance = comp, \out_PCTeste[23]~output\, out_PCTeste[23]~output, mips, 1
instance = comp, \out_PCTeste[24]~output\, out_PCTeste[24]~output, mips, 1
instance = comp, \out_PCTeste[25]~output\, out_PCTeste[25]~output, mips, 1
instance = comp, \out_PCTeste[26]~output\, out_PCTeste[26]~output, mips, 1
instance = comp, \out_PCTeste[27]~output\, out_PCTeste[27]~output, mips, 1
instance = comp, \out_PCTeste[28]~output\, out_PCTeste[28]~output, mips, 1
instance = comp, \out_PCTeste[29]~output\, out_PCTeste[29]~output, mips, 1
instance = comp, \out_PCTeste[30]~output\, out_PCTeste[30]~output, mips, 1
instance = comp, \out_PCTeste[31]~output\, out_PCTeste[31]~output, mips, 1
instance = comp, \testAluA[0]~output\, testAluA[0]~output, mips, 1
instance = comp, \testAluA[1]~output\, testAluA[1]~output, mips, 1
instance = comp, \testAluA[2]~output\, testAluA[2]~output, mips, 1
instance = comp, \testAluA[3]~output\, testAluA[3]~output, mips, 1
instance = comp, \testAluA[4]~output\, testAluA[4]~output, mips, 1
instance = comp, \testAluA[5]~output\, testAluA[5]~output, mips, 1
instance = comp, \testAluA[6]~output\, testAluA[6]~output, mips, 1
instance = comp, \testAluA[7]~output\, testAluA[7]~output, mips, 1
instance = comp, \testAluA[8]~output\, testAluA[8]~output, mips, 1
instance = comp, \testAluA[9]~output\, testAluA[9]~output, mips, 1
instance = comp, \testAluA[10]~output\, testAluA[10]~output, mips, 1
instance = comp, \testAluA[11]~output\, testAluA[11]~output, mips, 1
instance = comp, \testAluA[12]~output\, testAluA[12]~output, mips, 1
instance = comp, \testAluA[13]~output\, testAluA[13]~output, mips, 1
instance = comp, \testAluA[14]~output\, testAluA[14]~output, mips, 1
instance = comp, \testAluA[15]~output\, testAluA[15]~output, mips, 1
instance = comp, \testAluA[16]~output\, testAluA[16]~output, mips, 1
instance = comp, \testAluA[17]~output\, testAluA[17]~output, mips, 1
instance = comp, \testAluA[18]~output\, testAluA[18]~output, mips, 1
instance = comp, \testAluA[19]~output\, testAluA[19]~output, mips, 1
instance = comp, \testAluA[20]~output\, testAluA[20]~output, mips, 1
instance = comp, \testAluA[21]~output\, testAluA[21]~output, mips, 1
instance = comp, \testAluA[22]~output\, testAluA[22]~output, mips, 1
instance = comp, \testAluA[23]~output\, testAluA[23]~output, mips, 1
instance = comp, \testAluA[24]~output\, testAluA[24]~output, mips, 1
instance = comp, \testAluA[25]~output\, testAluA[25]~output, mips, 1
instance = comp, \testAluA[26]~output\, testAluA[26]~output, mips, 1
instance = comp, \testAluA[27]~output\, testAluA[27]~output, mips, 1
instance = comp, \testAluA[28]~output\, testAluA[28]~output, mips, 1
instance = comp, \testAluA[29]~output\, testAluA[29]~output, mips, 1
instance = comp, \testAluA[30]~output\, testAluA[30]~output, mips, 1
instance = comp, \testAluA[31]~output\, testAluA[31]~output, mips, 1
instance = comp, \testAluB[0]~output\, testAluB[0]~output, mips, 1
instance = comp, \testAluB[1]~output\, testAluB[1]~output, mips, 1
instance = comp, \testAluB[2]~output\, testAluB[2]~output, mips, 1
instance = comp, \testAluB[3]~output\, testAluB[3]~output, mips, 1
instance = comp, \testAluB[4]~output\, testAluB[4]~output, mips, 1
instance = comp, \testAluB[5]~output\, testAluB[5]~output, mips, 1
instance = comp, \testAluB[6]~output\, testAluB[6]~output, mips, 1
instance = comp, \testAluB[7]~output\, testAluB[7]~output, mips, 1
instance = comp, \testAluB[8]~output\, testAluB[8]~output, mips, 1
instance = comp, \testAluB[9]~output\, testAluB[9]~output, mips, 1
instance = comp, \testAluB[10]~output\, testAluB[10]~output, mips, 1
instance = comp, \testAluB[11]~output\, testAluB[11]~output, mips, 1
instance = comp, \testAluB[12]~output\, testAluB[12]~output, mips, 1
instance = comp, \testAluB[13]~output\, testAluB[13]~output, mips, 1
instance = comp, \testAluB[14]~output\, testAluB[14]~output, mips, 1
instance = comp, \testAluB[15]~output\, testAluB[15]~output, mips, 1
instance = comp, \testAluB[16]~output\, testAluB[16]~output, mips, 1
instance = comp, \testAluB[17]~output\, testAluB[17]~output, mips, 1
instance = comp, \testAluB[18]~output\, testAluB[18]~output, mips, 1
instance = comp, \testAluB[19]~output\, testAluB[19]~output, mips, 1
instance = comp, \testAluB[20]~output\, testAluB[20]~output, mips, 1
instance = comp, \testAluB[21]~output\, testAluB[21]~output, mips, 1
instance = comp, \testAluB[22]~output\, testAluB[22]~output, mips, 1
instance = comp, \testAluB[23]~output\, testAluB[23]~output, mips, 1
instance = comp, \testAluB[24]~output\, testAluB[24]~output, mips, 1
instance = comp, \testAluB[25]~output\, testAluB[25]~output, mips, 1
instance = comp, \testAluB[26]~output\, testAluB[26]~output, mips, 1
instance = comp, \testAluB[27]~output\, testAluB[27]~output, mips, 1
instance = comp, \testAluB[28]~output\, testAluB[28]~output, mips, 1
instance = comp, \testAluB[29]~output\, testAluB[29]~output, mips, 1
instance = comp, \testAluB[30]~output\, testAluB[30]~output, mips, 1
instance = comp, \testAluB[31]~output\, testAluB[31]~output, mips, 1
instance = comp, \testeAluRes[0]~output\, testeAluRes[0]~output, mips, 1
instance = comp, \testeAluRes[1]~output\, testeAluRes[1]~output, mips, 1
instance = comp, \testeAluRes[2]~output\, testeAluRes[2]~output, mips, 1
instance = comp, \testeAluRes[3]~output\, testeAluRes[3]~output, mips, 1
instance = comp, \testeAluRes[4]~output\, testeAluRes[4]~output, mips, 1
instance = comp, \testeAluRes[5]~output\, testeAluRes[5]~output, mips, 1
instance = comp, \testeAluRes[6]~output\, testeAluRes[6]~output, mips, 1
instance = comp, \testeAluRes[7]~output\, testeAluRes[7]~output, mips, 1
instance = comp, \testeAluRes[8]~output\, testeAluRes[8]~output, mips, 1
instance = comp, \testeAluRes[9]~output\, testeAluRes[9]~output, mips, 1
instance = comp, \testeAluRes[10]~output\, testeAluRes[10]~output, mips, 1
instance = comp, \testeAluRes[11]~output\, testeAluRes[11]~output, mips, 1
instance = comp, \testeAluRes[12]~output\, testeAluRes[12]~output, mips, 1
instance = comp, \testeAluRes[13]~output\, testeAluRes[13]~output, mips, 1
instance = comp, \testeAluRes[14]~output\, testeAluRes[14]~output, mips, 1
instance = comp, \testeAluRes[15]~output\, testeAluRes[15]~output, mips, 1
instance = comp, \testeAluRes[16]~output\, testeAluRes[16]~output, mips, 1
instance = comp, \testeAluRes[17]~output\, testeAluRes[17]~output, mips, 1
instance = comp, \testeAluRes[18]~output\, testeAluRes[18]~output, mips, 1
instance = comp, \testeAluRes[19]~output\, testeAluRes[19]~output, mips, 1
instance = comp, \testeAluRes[20]~output\, testeAluRes[20]~output, mips, 1
instance = comp, \testeAluRes[21]~output\, testeAluRes[21]~output, mips, 1
instance = comp, \testeAluRes[22]~output\, testeAluRes[22]~output, mips, 1
instance = comp, \testeAluRes[23]~output\, testeAluRes[23]~output, mips, 1
instance = comp, \testeAluRes[24]~output\, testeAluRes[24]~output, mips, 1
instance = comp, \testeAluRes[25]~output\, testeAluRes[25]~output, mips, 1
instance = comp, \testeAluRes[26]~output\, testeAluRes[26]~output, mips, 1
instance = comp, \testeAluRes[27]~output\, testeAluRes[27]~output, mips, 1
instance = comp, \testeAluRes[28]~output\, testeAluRes[28]~output, mips, 1
instance = comp, \testeAluRes[29]~output\, testeAluRes[29]~output, mips, 1
instance = comp, \testeAluRes[30]~output\, testeAluRes[30]~output, mips, 1
instance = comp, \testeAluRes[31]~output\, testeAluRes[31]~output, mips, 1
instance = comp, \testeOutRam[0]~output\, testeOutRam[0]~output, mips, 1
instance = comp, \testeOutRam[1]~output\, testeOutRam[1]~output, mips, 1
instance = comp, \testeOutRam[2]~output\, testeOutRam[2]~output, mips, 1
instance = comp, \testeOutRam[3]~output\, testeOutRam[3]~output, mips, 1
instance = comp, \testeOutRam[4]~output\, testeOutRam[4]~output, mips, 1
instance = comp, \testeOutRam[5]~output\, testeOutRam[5]~output, mips, 1
instance = comp, \testeOutRam[6]~output\, testeOutRam[6]~output, mips, 1
instance = comp, \testeOutRam[7]~output\, testeOutRam[7]~output, mips, 1
instance = comp, \testeOutRam[8]~output\, testeOutRam[8]~output, mips, 1
instance = comp, \testeOutRam[9]~output\, testeOutRam[9]~output, mips, 1
instance = comp, \testeOutRam[10]~output\, testeOutRam[10]~output, mips, 1
instance = comp, \testeOutRam[11]~output\, testeOutRam[11]~output, mips, 1
instance = comp, \testeOutRam[12]~output\, testeOutRam[12]~output, mips, 1
instance = comp, \testeOutRam[13]~output\, testeOutRam[13]~output, mips, 1
instance = comp, \testeOutRam[14]~output\, testeOutRam[14]~output, mips, 1
instance = comp, \testeOutRam[15]~output\, testeOutRam[15]~output, mips, 1
instance = comp, \testeOutRam[16]~output\, testeOutRam[16]~output, mips, 1
instance = comp, \testeOutRam[17]~output\, testeOutRam[17]~output, mips, 1
instance = comp, \testeOutRam[18]~output\, testeOutRam[18]~output, mips, 1
instance = comp, \testeOutRam[19]~output\, testeOutRam[19]~output, mips, 1
instance = comp, \testeOutRam[20]~output\, testeOutRam[20]~output, mips, 1
instance = comp, \testeOutRam[21]~output\, testeOutRam[21]~output, mips, 1
instance = comp, \testeOutRam[22]~output\, testeOutRam[22]~output, mips, 1
instance = comp, \testeOutRam[23]~output\, testeOutRam[23]~output, mips, 1
instance = comp, \testeOutRam[24]~output\, testeOutRam[24]~output, mips, 1
instance = comp, \testeOutRam[25]~output\, testeOutRam[25]~output, mips, 1
instance = comp, \testeOutRam[26]~output\, testeOutRam[26]~output, mips, 1
instance = comp, \testeOutRam[27]~output\, testeOutRam[27]~output, mips, 1
instance = comp, \testeOutRam[28]~output\, testeOutRam[28]~output, mips, 1
instance = comp, \testeOutRam[29]~output\, testeOutRam[29]~output, mips, 1
instance = comp, \testeOutRam[30]~output\, testeOutRam[30]~output, mips, 1
instance = comp, \testeOutRam[31]~output\, testeOutRam[31]~output, mips, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, mips, 1
instance = comp, \fd|MuxPC|selected[2]~8\, fd|MuxPC|selected[2]~8, mips, 1
instance = comp, \fd|PC|DOUT[2]\, fd|PC|DOUT[2], mips, 1
instance = comp, \fd|adder|addsloop:3:add1to31|w3\, fd|adder|\addsloop:3:add1to31|w3, mips, 1
instance = comp, \fd|adder|addsloop:5:add1to31|soma\, fd|adder|\addsloop:5:add1to31|soma, mips, 1
instance = comp, \fd|adder|addsloop:4:add1to31|w3\, fd|adder|\addsloop:4:add1to31|w3, mips, 1
instance = comp, \fd|Rom|content~33\, fd|Rom|content~33, mips, 1
instance = comp, \fd|Rom|content~34\, fd|Rom|content~34, mips, 1
instance = comp, \fd|Rom|content~21\, fd|Rom|content~21, mips, 1
instance = comp, \fd|Rom|content~22\, fd|Rom|content~22, mips, 1
instance = comp, \fd|adder2|addsloop:4:add1to31|vaium~0\, fd|adder2|\addsloop:4:add1to31|vaium~0, mips, 1
instance = comp, \fd|adder2|addsloop:5:add1to31|soma\, fd|adder2|\addsloop:5:add1to31|soma, mips, 1
instance = comp, \fd|PC|DOUT[5]~6\, fd|PC|DOUT[5]~6, mips, 1
instance = comp, \fd|PC|DOUT[5]\, fd|PC|DOUT[5], mips, 1
instance = comp, \fd|Rom|content~15\, fd|Rom|content~15, mips, 1
instance = comp, \fd|Rom|content~16\, fd|Rom|content~16, mips, 1
instance = comp, \fd|adder2|addsloop:3:add1to31|vaium~0\, fd|adder2|\addsloop:3:add1to31|vaium~0, mips, 1
instance = comp, \fd|adder2|addsloop:4:add1to31|soma\, fd|adder2|\addsloop:4:add1to31|soma, mips, 1
instance = comp, \fd|adder|addsloop:4:add1to31|soma\, fd|adder|\addsloop:4:add1to31|soma, mips, 1
instance = comp, \fd|PC|DOUT[4]~5\, fd|PC|DOUT[4]~5, mips, 1
instance = comp, \fd|PC|DOUT[4]\, fd|PC|DOUT[4], mips, 1
instance = comp, \fd|Rom|content~19\, fd|Rom|content~19, mips, 1
instance = comp, \fd|Rom|content~20\, fd|Rom|content~20, mips, 1
instance = comp, \fd|adder2|addsloop:5:add1to31|vaium~0\, fd|adder2|\addsloop:5:add1to31|vaium~0, mips, 1
instance = comp, \fd|adder2|addsloop:6:add1to31|vaium~0\, fd|adder2|\addsloop:6:add1to31|vaium~0, mips, 1
instance = comp, \fd|adder|addsloop:6:add1to31|w3\, fd|adder|\addsloop:6:add1to31|w3, mips, 1
instance = comp, \fd|adder2|addsloop:7:add1to31|soma\, fd|adder2|\addsloop:7:add1to31|soma, mips, 1
instance = comp, \fd|adder|addsloop:7:add1to31|soma\, fd|adder|\addsloop:7:add1to31|soma, mips, 1
instance = comp, \fd|PC|DOUT[7]~3\, fd|PC|DOUT[7]~3, mips, 1
instance = comp, \fd|PC|DOUT[7]\, fd|PC|DOUT[7], mips, 1
instance = comp, \fd|adder|addsloop:7:add1to31|w3\, fd|adder|\addsloop:7:add1to31|w3, mips, 1
instance = comp, \fd|adder|addsloop:8:add1to31|soma\, fd|adder|\addsloop:8:add1to31|soma, mips, 1
instance = comp, \fd|adder2|addsloop:7:add1to31|vaium~0\, fd|adder2|\addsloop:7:add1to31|vaium~0, mips, 1
instance = comp, \fd|MuxPC|selected[8]~6\, fd|MuxPC|selected[8]~6, mips, 1
instance = comp, \fd|PC|DOUT[8]\, fd|PC|DOUT[8], mips, 1
instance = comp, \fd|adder|addsloop:9:add1to31|soma\, fd|adder|\addsloop:9:add1to31|soma, mips, 1
instance = comp, \fd|adder2|addsloop:8:add1to31|vaium~0\, fd|adder2|\addsloop:8:add1to31|vaium~0, mips, 1
instance = comp, \fd|MuxPC|selected[9]~5\, fd|MuxPC|selected[9]~5, mips, 1
instance = comp, \fd|PC|DOUT[9]\, fd|PC|DOUT[9], mips, 1
instance = comp, \fd|adder2|addsloop:9:add1to31|vaium~0\, fd|adder2|\addsloop:9:add1to31|vaium~0, mips, 1
instance = comp, \fd|adder|addsloop:10:add1to31|soma\, fd|adder|\addsloop:10:add1to31|soma, mips, 1
instance = comp, \fd|MuxPC|selected[10]~4\, fd|MuxPC|selected[10]~4, mips, 1
instance = comp, \fd|PC|DOUT[10]\, fd|PC|DOUT[10], mips, 1
instance = comp, \fd|adder|addsloop:10:add1to31|w3\, fd|adder|\addsloop:10:add1to31|w3, mips, 1
instance = comp, \fd|adder|addsloop:11:add1to31|soma\, fd|adder|\addsloop:11:add1to31|soma, mips, 1
instance = comp, \fd|adder|addsloop:8:add1to31|w3\, fd|adder|\addsloop:8:add1to31|w3, mips, 1
instance = comp, \fd|adder2|addsloop:10:add1to31|vaium~0\, fd|adder2|\addsloop:10:add1to31|vaium~0, mips, 1
instance = comp, \fd|MuxPC|selected[11]~3\, fd|MuxPC|selected[11]~3, mips, 1
instance = comp, \fd|PC|DOUT[11]\, fd|PC|DOUT[11], mips, 1
instance = comp, \fd|adder|addsloop:12:add1to31|soma\, fd|adder|\addsloop:12:add1to31|soma, mips, 1
instance = comp, \fd|adder|addsloop:9:add1to31|w3\, fd|adder|\addsloop:9:add1to31|w3, mips, 1
instance = comp, \fd|adder2|addsloop:11:add1to31|vaium~0\, fd|adder2|\addsloop:11:add1to31|vaium~0, mips, 1
instance = comp, \fd|MuxPC|selected[12]~2\, fd|MuxPC|selected[12]~2, mips, 1
instance = comp, \fd|PC|DOUT[12]\, fd|PC|DOUT[12], mips, 1
instance = comp, \fd|adder|addsloop:12:add1to31|w3\, fd|adder|\addsloop:12:add1to31|w3, mips, 1
instance = comp, \fd|adder2|addsloop:12:add1to31|vaium~0\, fd|adder2|\addsloop:12:add1to31|vaium~0, mips, 1
instance = comp, \fd|Rom|content~32\, fd|Rom|content~32, mips, 1
instance = comp, \fd|Rom|content~37\, fd|Rom|content~37, mips, 1
instance = comp, \fd|adder2|addsloop:13:add1to31|soma\, fd|adder2|\addsloop:13:add1to31|soma, mips, 1
instance = comp, \fd|adder|addsloop:13:add1to31|soma\, fd|adder|\addsloop:13:add1to31|soma, mips, 1
instance = comp, \fd|PC|DOUT[13]~2\, fd|PC|DOUT[13]~2, mips, 1
instance = comp, \fd|PC|DOUT[13]\, fd|PC|DOUT[13], mips, 1
instance = comp, \fd|adder2|addsloop:13:add1to31|vaium~0\, fd|adder2|\addsloop:13:add1to31|vaium~0, mips, 1
instance = comp, \fd|Rom|content~31\, fd|Rom|content~31, mips, 1
instance = comp, \fd|Rom|content~36\, fd|Rom|content~36, mips, 1
instance = comp, \fd|adder|addsloop:13:add1to31|w3\, fd|adder|\addsloop:13:add1to31|w3, mips, 1
instance = comp, \fd|adder2|addsloop:14:add1to31|soma\, fd|adder2|\addsloop:14:add1to31|soma, mips, 1
instance = comp, \fd|adder|addsloop:14:add1to31|soma\, fd|adder|\addsloop:14:add1to31|soma, mips, 1
instance = comp, \fd|PC|DOUT[14]~1\, fd|PC|DOUT[14]~1, mips, 1
instance = comp, \fd|PC|DOUT[14]\, fd|PC|DOUT[14], mips, 1
instance = comp, \fd|adder|addsloop:15:add1to31|soma\, fd|adder|\addsloop:15:add1to31|soma, mips, 1
instance = comp, \fd|adder|addsloop:14:add1to31|w3\, fd|adder|\addsloop:14:add1to31|w3, mips, 1
instance = comp, \fd|adder2|addsloop:14:add1to31|vaium~0\, fd|adder2|\addsloop:14:add1to31|vaium~0, mips, 1
instance = comp, \fd|Rom|content~30\, fd|Rom|content~30, mips, 1
instance = comp, \fd|Rom|content~35\, fd|Rom|content~35, mips, 1
instance = comp, \fd|adder2|addsloop:15:add1to31|soma\, fd|adder2|\addsloop:15:add1to31|soma, mips, 1
instance = comp, \fd|PC|DOUT[15]~0\, fd|PC|DOUT[15]~0, mips, 1
instance = comp, \fd|PC|DOUT[15]\, fd|PC|DOUT[15], mips, 1
instance = comp, \fd|Rom|content~2\, fd|Rom|content~2, mips, 1
instance = comp, \fd|Rom|content~17\, fd|Rom|content~17, mips, 1
instance = comp, \fd|Rom|content~18\, fd|Rom|content~18, mips, 1
instance = comp, \fd|adder2|addsloop:3:add1to31|soma~0\, fd|adder2|\addsloop:3:add1to31|soma~0, mips, 1
instance = comp, \fd|adder|addsloop:3:add1to31|soma\, fd|adder|\addsloop:3:add1to31|soma, mips, 1
instance = comp, \fd|PC|DOUT[3]~4\, fd|PC|DOUT[3]~4, mips, 1
instance = comp, \fd|PC|DOUT[3]\, fd|PC|DOUT[3], mips, 1
instance = comp, \fd|Rom|content~9\, fd|Rom|content~9, mips, 1
instance = comp, \fd|Rom|content~29\, fd|Rom|content~29, mips, 1
instance = comp, \fd|Rom|content~13\, fd|Rom|content~13, mips, 1
instance = comp, \fd|Rom|content~11\, fd|Rom|content~11, mips, 1
instance = comp, \ucfd|Equal1~0\, ucfd|Equal1~0, mips, 1
instance = comp, \fd|MuxRegRam|selected[8]~8\, fd|MuxRegRam|selected[8]~8, mips, 1
instance = comp, \fd|Rom|content~23\, fd|Rom|content~23, mips, 1
instance = comp, \fd|Rom|content~24\, fd|Rom|content~24, mips, 1
instance = comp, \fd|Rom|content~10\, fd|Rom|content~10, mips, 1
instance = comp, \ucfd|HabEscritaReg~0\, ucfd|HabEscritaReg~0, mips, 1
instance = comp, \ucfd|Equal0~0\, ucfd|Equal0~0, mips, 1
instance = comp, \fd|Rom|content~25\, fd|Rom|content~25, mips, 1
instance = comp, \fd|MuxRtRd|selected[0]~0\, fd|MuxRtRd|selected[0]~0, mips, 1
instance = comp, \fd|Rom|content~27\, fd|Rom|content~27, mips, 1
instance = comp, \fd|MuxRtRd|selected[1]~1\, fd|MuxRtRd|selected[1]~1, mips, 1
instance = comp, \fd|BankRegister|registrador[4][3]~9\, fd|BankRegister|registrador[4][3]~9, mips, 1
instance = comp, \fd|BankRegister|registrador[4][3]~10\, fd|BankRegister|registrador[4][3]~10, mips, 1
instance = comp, \fd|BankRegister|registrador[4][3]~11\, fd|BankRegister|registrador[4][3]~11, mips, 1
instance = comp, \fd|BankRegister|registrador[4][8]\, fd|BankRegister|registrador[4][8], mips, 1
instance = comp, \fd|Rom|content~3\, fd|Rom|content~3, mips, 1
instance = comp, \fd|Rom|content~4\, fd|Rom|content~4, mips, 1
instance = comp, \fd|BankRegister|registrador[1][3]~1\, fd|BankRegister|registrador[1][3]~1, mips, 1
instance = comp, \fd|BankRegister|registrador[5][3]~12\, fd|BankRegister|registrador[5][3]~12, mips, 1
instance = comp, \fd|BankRegister|registrador[5][3]~13\, fd|BankRegister|registrador[5][3]~13, mips, 1
instance = comp, \fd|BankRegister|registrador[5][8]\, fd|BankRegister|registrador[5][8], mips, 1
instance = comp, \fd|Rom|content~5\, fd|Rom|content~5, mips, 1
instance = comp, \fd|Rom|content~6\, fd|Rom|content~6, mips, 1
instance = comp, \fd|BankRegister|saidaA[8]~92\, fd|BankRegister|saidaA[8]~92, mips, 1
instance = comp, \fd|Rom|content~7\, fd|Rom|content~7, mips, 1
instance = comp, \fd|Rom|content~8\, fd|Rom|content~8, mips, 1
instance = comp, \fd|BankRegister|Equal0~0\, fd|BankRegister|Equal0~0, mips, 1
instance = comp, \fd|BankRegister|registrador[1][3]~0\, fd|BankRegister|registrador[1][3]~0, mips, 1
instance = comp, \fd|BankRegister|registrador[1][3]~2\, fd|BankRegister|registrador[1][3]~2, mips, 1
instance = comp, \fd|BankRegister|registrador[1][8]\, fd|BankRegister|registrador[1][8], mips, 1
instance = comp, \fd|BankRegister|registrador[0][31]~18\, fd|BankRegister|registrador[0][31]~18, mips, 1
instance = comp, \fd|BankRegister|registrador[0][31]~19\, fd|BankRegister|registrador[0][31]~19, mips, 1
instance = comp, \fd|BankRegister|registrador[0][8]\, fd|BankRegister|registrador[0][8], mips, 1
instance = comp, \fd|BankRegister|saidaA[8]~93\, fd|BankRegister|saidaA[8]~93, mips, 1
instance = comp, \fd|BankRegister|registrador[3][3]~6\, fd|BankRegister|registrador[3][3]~6, mips, 1
instance = comp, \fd|BankRegister|registrador[3][3]~7\, fd|BankRegister|registrador[3][3]~7, mips, 1
instance = comp, \fd|BankRegister|registrador[3][3]~8\, fd|BankRegister|registrador[3][3]~8, mips, 1
instance = comp, \fd|BankRegister|registrador[3][8]\, fd|BankRegister|registrador[3][8], mips, 1
instance = comp, \fd|BankRegister|registrador[2][3]~3\, fd|BankRegister|registrador[2][3]~3, mips, 1
instance = comp, \fd|BankRegister|registrador[2][3]~4\, fd|BankRegister|registrador[2][3]~4, mips, 1
instance = comp, \fd|BankRegister|registrador[2][3]~5\, fd|BankRegister|registrador[2][3]~5, mips, 1
instance = comp, \fd|BankRegister|registrador[2][8]\, fd|BankRegister|registrador[2][8], mips, 1
instance = comp, \fd|BankRegister|saidaA[8]~94\, fd|BankRegister|saidaA[8]~94, mips, 1
instance = comp, \fd|BankRegister|saidaA[8]~95\, fd|BankRegister|saidaA[8]~95, mips, 1
instance = comp, \fd|UCalu|output[1]~2\, fd|UCalu|output[1]~2, mips, 1
instance = comp, \fd|UCalu|Equal2~0\, fd|UCalu|Equal2~0, mips, 1
instance = comp, \fd|UCalu|output[0]~3\, fd|UCalu|output[0]~3, mips, 1
instance = comp, \fd|UCalu|output[0]~4\, fd|UCalu|output[0]~4, mips, 1
instance = comp, \fd|UCalu|output[0]~5\, fd|UCalu|output[0]~5, mips, 1
instance = comp, \fd|Rom|content~28\, fd|Rom|content~28, mips, 1
instance = comp, \fd|Rom|content~26\, fd|Rom|content~26, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[2]~0\, fd|MuxSaidaBankRegister|selected[2]~0, mips, 1
instance = comp, \fd|BankRegister|registrador[7][3]~16\, fd|BankRegister|registrador[7][3]~16, mips, 1
instance = comp, \fd|BankRegister|registrador[7][3]~17\, fd|BankRegister|registrador[7][3]~17, mips, 1
instance = comp, \fd|BankRegister|registrador[7][8]\, fd|BankRegister|registrador[7][8], mips, 1
instance = comp, \fd|BankRegister|registrador[6][3]~14\, fd|BankRegister|registrador[6][3]~14, mips, 1
instance = comp, \fd|BankRegister|registrador[6][3]~15\, fd|BankRegister|registrador[6][3]~15, mips, 1
instance = comp, \fd|BankRegister|registrador[6][8]\, fd|BankRegister|registrador[6][8], mips, 1
instance = comp, \fd|BankRegister|saidaB[8]~88\, fd|BankRegister|saidaB[8]~88, mips, 1
instance = comp, \fd|BankRegister|saidaB[8]~89\, fd|BankRegister|saidaB[8]~89, mips, 1
instance = comp, \fd|BankRegister|saidaB[8]~90\, fd|BankRegister|saidaB[8]~90, mips, 1
instance = comp, \fd|BankRegister|saidaB[8]~91\, fd|BankRegister|saidaB[8]~91, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[8]~26\, fd|MuxSaidaBankRegister|selected[8]~26, mips, 1
instance = comp, \fd|ALU|final|selected[8]~41\, fd|ALU|final|selected[8]~41, mips, 1
instance = comp, \fd|UCalu|output[2]~0\, fd|UCalu|output[2]~0, mips, 1
instance = comp, \fd|UCalu|output[1]~6\, fd|UCalu|output[1]~6, mips, 1
instance = comp, \fd|BankRegister|registrador[1][4]\, fd|BankRegister|registrador[1][4], mips, 1
instance = comp, \fd|BankRegister|registrador[0][4]\, fd|BankRegister|registrador[0][4], mips, 1
instance = comp, \fd|BankRegister|registrador[3][4]\, fd|BankRegister|registrador[3][4], mips, 1
instance = comp, \fd|BankRegister|registrador[2][4]\, fd|BankRegister|registrador[2][4], mips, 1
instance = comp, \fd|BankRegister|saidaB[4]~106\, fd|BankRegister|saidaB[4]~106, mips, 1
instance = comp, \fd|BankRegister|saidaB[4]~107\, fd|BankRegister|saidaB[4]~107, mips, 1
instance = comp, \fd|BankRegister|registrador[6][4]\, fd|BankRegister|registrador[6][4], mips, 1
instance = comp, \fd|BankRegister|saidaB[4]~104\, fd|BankRegister|saidaB[4]~104, mips, 1
instance = comp, \fd|BankRegister|registrador[5][4]\, fd|BankRegister|registrador[5][4], mips, 1
instance = comp, \fd|BankRegister|registrador[7][4]\, fd|BankRegister|registrador[7][4], mips, 1
instance = comp, \fd|BankRegister|saidaB[4]~105\, fd|BankRegister|saidaB[4]~105, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[4]~31\, fd|MuxSaidaBankRegister|selected[4]~31, mips, 1
instance = comp, \fd|ALU|final|selected[4]~2\, fd|ALU|final|selected[4]~2, mips, 1
instance = comp, \fd|BankRegister|registrador[5][3]\, fd|BankRegister|registrador[5][3], mips, 1
instance = comp, \fd|BankRegister|registrador[7][3]\, fd|BankRegister|registrador[7][3], mips, 1
instance = comp, \fd|BankRegister|registrador[6][3]\, fd|BankRegister|registrador[6][3], mips, 1
instance = comp, \fd|BankRegister|registrador[4][3]\, fd|BankRegister|registrador[4][3], mips, 1
instance = comp, \fd|BankRegister|saidaB[3]~108\, fd|BankRegister|saidaB[3]~108, mips, 1
instance = comp, \fd|BankRegister|saidaB[3]~109\, fd|BankRegister|saidaB[3]~109, mips, 1
instance = comp, \fd|BankRegister|registrador[0][3]\, fd|BankRegister|registrador[0][3], mips, 1
instance = comp, \fd|BankRegister|registrador[2][3]\, fd|BankRegister|registrador[2][3], mips, 1
instance = comp, \fd|BankRegister|registrador[3][3]\, fd|BankRegister|registrador[3][3], mips, 1
instance = comp, \fd|BankRegister|saidaB[3]~110\, fd|BankRegister|saidaB[3]~110, mips, 1
instance = comp, \fd|BankRegister|saidaB[3]~111\, fd|BankRegister|saidaB[3]~111, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[3]~32\, fd|MuxSaidaBankRegister|selected[3]~32, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[3]~33\, fd|MuxSaidaBankRegister|selected[3]~33, mips, 1
instance = comp, \fd|BankRegister|saidaA[3]~112\, fd|BankRegister|saidaA[3]~112, mips, 1
instance = comp, \fd|BankRegister|saidaA[3]~113\, fd|BankRegister|saidaA[3]~113, mips, 1
instance = comp, \fd|BankRegister|saidaA[3]~114\, fd|BankRegister|saidaA[3]~114, mips, 1
instance = comp, \fd|BankRegister|saidaA[3]~115\, fd|BankRegister|saidaA[3]~115, mips, 1
instance = comp, \fd|ALU|final|selected[19]~34\, fd|ALU|final|selected[19]~34, mips, 1
instance = comp, \fd|BankRegister|registrador[5][29]\, fd|BankRegister|registrador[5][29], mips, 1
instance = comp, \fd|BankRegister|registrador[4][29]~feeder\, fd|BankRegister|registrador[4][29]~feeder, mips, 1
instance = comp, \fd|BankRegister|registrador[4][29]\, fd|BankRegister|registrador[4][29], mips, 1
instance = comp, \fd|BankRegister|saidaA[29]~8\, fd|BankRegister|saidaA[29]~8, mips, 1
instance = comp, \fd|BankRegister|registrador[0][29]\, fd|BankRegister|registrador[0][29], mips, 1
instance = comp, \fd|BankRegister|saidaA[29]~9\, fd|BankRegister|saidaA[29]~9, mips, 1
instance = comp, \fd|BankRegister|registrador[3][29]\, fd|BankRegister|registrador[3][29], mips, 1
instance = comp, \fd|BankRegister|registrador[2][29]\, fd|BankRegister|registrador[2][29], mips, 1
instance = comp, \fd|BankRegister|saidaA[29]~10\, fd|BankRegister|saidaA[29]~10, mips, 1
instance = comp, \fd|BankRegister|saidaA[29]~11\, fd|BankRegister|saidaA[29]~11, mips, 1
instance = comp, \fd|ALU|final|selected[29]~35\, fd|ALU|final|selected[29]~35, mips, 1
instance = comp, \fd|BankRegister|registrador[1][27]\, fd|BankRegister|registrador[1][27], mips, 1
instance = comp, \fd|BankRegister|registrador[0][27]\, fd|BankRegister|registrador[0][27], mips, 1
instance = comp, \fd|BankRegister|registrador[3][27]\, fd|BankRegister|registrador[3][27], mips, 1
instance = comp, \fd|BankRegister|saidaB[27]~14\, fd|BankRegister|saidaB[27]~14, mips, 1
instance = comp, \fd|BankRegister|saidaB[27]~15\, fd|BankRegister|saidaB[27]~15, mips, 1
instance = comp, \fd|BankRegister|registrador[5][27]\, fd|BankRegister|registrador[5][27], mips, 1
instance = comp, \fd|BankRegister|registrador[7][27]\, fd|BankRegister|registrador[7][27], mips, 1
instance = comp, \fd|BankRegister|registrador[4][27]~feeder\, fd|BankRegister|registrador[4][27]~feeder, mips, 1
instance = comp, \fd|BankRegister|registrador[4][27]\, fd|BankRegister|registrador[4][27], mips, 1
instance = comp, \fd|BankRegister|registrador[6][27]\, fd|BankRegister|registrador[6][27], mips, 1
instance = comp, \fd|BankRegister|saidaB[27]~12\, fd|BankRegister|saidaB[27]~12, mips, 1
instance = comp, \fd|BankRegister|saidaB[27]~13\, fd|BankRegister|saidaB[27]~13, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[27]~4\, fd|MuxSaidaBankRegister|selected[27]~4, mips, 1
instance = comp, \fd|BankRegister|registrador[2][25]\, fd|BankRegister|registrador[2][25], mips, 1
instance = comp, \fd|BankRegister|registrador[1][25]\, fd|BankRegister|registrador[1][25], mips, 1
instance = comp, \fd|BankRegister|registrador[0][25]\, fd|BankRegister|registrador[0][25], mips, 1
instance = comp, \fd|BankRegister|saidaA[25]~25\, fd|BankRegister|saidaA[25]~25, mips, 1
instance = comp, \fd|BankRegister|saidaA[25]~26\, fd|BankRegister|saidaA[25]~26, mips, 1
instance = comp, \fd|BankRegister|registrador[4][25]\, fd|BankRegister|registrador[4][25], mips, 1
instance = comp, \fd|BankRegister|registrador[5][25]\, fd|BankRegister|registrador[5][25], mips, 1
instance = comp, \fd|BankRegister|saidaA[25]~24\, fd|BankRegister|saidaA[25]~24, mips, 1
instance = comp, \fd|BankRegister|saidaA[25]~27\, fd|BankRegister|saidaA[25]~27, mips, 1
instance = comp, \fd|ALU|final|selected[25]~22\, fd|ALU|final|selected[25]~22, mips, 1
instance = comp, \fd|BankRegister|registrador[6][22]\, fd|BankRegister|registrador[6][22], mips, 1
instance = comp, \fd|BankRegister|registrador[4][22]\, fd|BankRegister|registrador[4][22], mips, 1
instance = comp, \fd|BankRegister|saidaB[22]~32\, fd|BankRegister|saidaB[22]~32, mips, 1
instance = comp, \fd|BankRegister|registrador[7][22]\, fd|BankRegister|registrador[7][22], mips, 1
instance = comp, \fd|BankRegister|saidaB[22]~33\, fd|BankRegister|saidaB[22]~33, mips, 1
instance = comp, \fd|BankRegister|registrador[1][22]\, fd|BankRegister|registrador[1][22], mips, 1
instance = comp, \fd|BankRegister|registrador[0][22]\, fd|BankRegister|registrador[0][22], mips, 1
instance = comp, \fd|BankRegister|registrador[3][22]\, fd|BankRegister|registrador[3][22], mips, 1
instance = comp, \fd|BankRegister|registrador[2][22]\, fd|BankRegister|registrador[2][22], mips, 1
instance = comp, \fd|BankRegister|saidaB[22]~34\, fd|BankRegister|saidaB[22]~34, mips, 1
instance = comp, \fd|BankRegister|saidaB[22]~35\, fd|BankRegister|saidaB[22]~35, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[22]~9\, fd|MuxSaidaBankRegister|selected[22]~9, mips, 1
instance = comp, \fd|ALU|final|selected[22]~16\, fd|ALU|final|selected[22]~16, mips, 1
instance = comp, \fd|BankRegister|registrador[6][21]\, fd|BankRegister|registrador[6][21], mips, 1
instance = comp, \fd|BankRegister|registrador[4][21]\, fd|BankRegister|registrador[4][21], mips, 1
instance = comp, \fd|BankRegister|saidaB[21]~36\, fd|BankRegister|saidaB[21]~36, mips, 1
instance = comp, \fd|BankRegister|registrador[7][21]\, fd|BankRegister|registrador[7][21], mips, 1
instance = comp, \fd|BankRegister|saidaB[21]~37\, fd|BankRegister|saidaB[21]~37, mips, 1
instance = comp, \fd|BankRegister|registrador[1][21]\, fd|BankRegister|registrador[1][21], mips, 1
instance = comp, \fd|BankRegister|registrador[0][21]\, fd|BankRegister|registrador[0][21], mips, 1
instance = comp, \fd|BankRegister|registrador[3][21]\, fd|BankRegister|registrador[3][21], mips, 1
instance = comp, \fd|BankRegister|registrador[2][21]\, fd|BankRegister|registrador[2][21], mips, 1
instance = comp, \fd|BankRegister|saidaB[21]~38\, fd|BankRegister|saidaB[21]~38, mips, 1
instance = comp, \fd|BankRegister|saidaB[21]~39\, fd|BankRegister|saidaB[21]~39, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[21]~10\, fd|MuxSaidaBankRegister|selected[21]~10, mips, 1
instance = comp, \fd|ALU|final|selected[21]~14\, fd|ALU|final|selected[21]~14, mips, 1
instance = comp, \fd|BankRegister|registrador[3][19]\, fd|BankRegister|registrador[3][19], mips, 1
instance = comp, \fd|BankRegister|registrador[2][19]\, fd|BankRegister|registrador[2][19], mips, 1
instance = comp, \fd|BankRegister|saidaB[19]~46\, fd|BankRegister|saidaB[19]~46, mips, 1
instance = comp, \fd|BankRegister|registrador[0][19]\, fd|BankRegister|registrador[0][19], mips, 1
instance = comp, \fd|BankRegister|registrador[1][19]\, fd|BankRegister|registrador[1][19], mips, 1
instance = comp, \fd|BankRegister|saidaB[19]~47\, fd|BankRegister|saidaB[19]~47, mips, 1
instance = comp, \fd|BankRegister|registrador[6][19]\, fd|BankRegister|registrador[6][19], mips, 1
instance = comp, \fd|BankRegister|saidaB[19]~44\, fd|BankRegister|saidaB[19]~44, mips, 1
instance = comp, \fd|BankRegister|registrador[7][19]\, fd|BankRegister|registrador[7][19], mips, 1
instance = comp, \fd|BankRegister|registrador[5][19]\, fd|BankRegister|registrador[5][19], mips, 1
instance = comp, \fd|BankRegister|saidaB[19]~45\, fd|BankRegister|saidaB[19]~45, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[19]~12\, fd|MuxSaidaBankRegister|selected[19]~12, mips, 1
instance = comp, \fd|ALU|final|selected[19]~6\, fd|ALU|final|selected[19]~6, mips, 1
instance = comp, \fd|BankRegister|registrador[5][17]\, fd|BankRegister|registrador[5][17], mips, 1
instance = comp, \fd|BankRegister|registrador[4][17]\, fd|BankRegister|registrador[4][17], mips, 1
instance = comp, \fd|BankRegister|saidaA[17]~56\, fd|BankRegister|saidaA[17]~56, mips, 1
instance = comp, \fd|BankRegister|registrador[2][17]\, fd|BankRegister|registrador[2][17], mips, 1
instance = comp, \fd|BankRegister|registrador[3][17]\, fd|BankRegister|registrador[3][17], mips, 1
instance = comp, \fd|BankRegister|registrador[0][17]\, fd|BankRegister|registrador[0][17], mips, 1
instance = comp, \fd|BankRegister|registrador[1][17]\, fd|BankRegister|registrador[1][17], mips, 1
instance = comp, \fd|BankRegister|saidaA[17]~57\, fd|BankRegister|saidaA[17]~57, mips, 1
instance = comp, \fd|BankRegister|saidaA[17]~58\, fd|BankRegister|saidaA[17]~58, mips, 1
instance = comp, \fd|BankRegister|saidaA[17]~59\, fd|BankRegister|saidaA[17]~59, mips, 1
instance = comp, \fd|ALU|final|selected[17]~30\, fd|ALU|final|selected[17]~30, mips, 1
instance = comp, \fd|BankRegister|registrador[1][16]\, fd|BankRegister|registrador[1][16], mips, 1
instance = comp, \fd|BankRegister|registrador[0][16]\, fd|BankRegister|registrador[0][16], mips, 1
instance = comp, \fd|BankRegister|registrador[3][16]\, fd|BankRegister|registrador[3][16], mips, 1
instance = comp, \fd|BankRegister|registrador[2][16]\, fd|BankRegister|registrador[2][16], mips, 1
instance = comp, \fd|BankRegister|saidaB[16]~58\, fd|BankRegister|saidaB[16]~58, mips, 1
instance = comp, \fd|BankRegister|saidaB[16]~59\, fd|BankRegister|saidaB[16]~59, mips, 1
instance = comp, \fd|BankRegister|registrador[6][16]\, fd|BankRegister|registrador[6][16], mips, 1
instance = comp, \fd|BankRegister|registrador[4][16]~feeder\, fd|BankRegister|registrador[4][16]~feeder, mips, 1
instance = comp, \fd|BankRegister|registrador[4][16]\, fd|BankRegister|registrador[4][16], mips, 1
instance = comp, \fd|BankRegister|saidaB[16]~56\, fd|BankRegister|saidaB[16]~56, mips, 1
instance = comp, \fd|BankRegister|registrador[7][16]\, fd|BankRegister|registrador[7][16], mips, 1
instance = comp, \fd|BankRegister|saidaB[16]~57\, fd|BankRegister|saidaB[16]~57, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[16]~15\, fd|MuxSaidaBankRegister|selected[16]~15, mips, 1
instance = comp, \fd|ALU|final|selected[16]~58\, fd|ALU|final|selected[16]~58, mips, 1
instance = comp, \fd|BankRegister|registrador[6][15]\, fd|BankRegister|registrador[6][15], mips, 1
instance = comp, \fd|BankRegister|saidaB[15]~60\, fd|BankRegister|saidaB[15]~60, mips, 1
instance = comp, \fd|BankRegister|registrador[5][15]\, fd|BankRegister|registrador[5][15], mips, 1
instance = comp, \fd|BankRegister|registrador[7][15]\, fd|BankRegister|registrador[7][15], mips, 1
instance = comp, \fd|BankRegister|saidaB[15]~61\, fd|BankRegister|saidaB[15]~61, mips, 1
instance = comp, \fd|BankRegister|registrador[2][15]\, fd|BankRegister|registrador[2][15], mips, 1
instance = comp, \fd|BankRegister|registrador[3][15]\, fd|BankRegister|registrador[3][15], mips, 1
instance = comp, \fd|BankRegister|saidaB[15]~62\, fd|BankRegister|saidaB[15]~62, mips, 1
instance = comp, \fd|BankRegister|registrador[0][15]\, fd|BankRegister|registrador[0][15], mips, 1
instance = comp, \fd|BankRegister|registrador[1][15]\, fd|BankRegister|registrador[1][15], mips, 1
instance = comp, \fd|BankRegister|saidaB[15]~63\, fd|BankRegister|saidaB[15]~63, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[15]~16\, fd|MuxSaidaBankRegister|selected[15]~16, mips, 1
instance = comp, \fd|BankRegister|registrador[0][14]\, fd|BankRegister|registrador[0][14], mips, 1
instance = comp, \fd|BankRegister|registrador[1][14]\, fd|BankRegister|registrador[1][14], mips, 1
instance = comp, \fd|BankRegister|saidaA[14]~69\, fd|BankRegister|saidaA[14]~69, mips, 1
instance = comp, \fd|BankRegister|registrador[3][14]\, fd|BankRegister|registrador[3][14], mips, 1
instance = comp, \fd|BankRegister|registrador[2][14]\, fd|BankRegister|registrador[2][14], mips, 1
instance = comp, \fd|BankRegister|saidaA[14]~70\, fd|BankRegister|saidaA[14]~70, mips, 1
instance = comp, \fd|BankRegister|registrador[4][14]\, fd|BankRegister|registrador[4][14], mips, 1
instance = comp, \fd|BankRegister|saidaA[14]~68\, fd|BankRegister|saidaA[14]~68, mips, 1
instance = comp, \fd|BankRegister|saidaA[14]~71\, fd|BankRegister|saidaA[14]~71, mips, 1
instance = comp, \fd|ALU|final|selected[14]~53\, fd|ALU|final|selected[14]~53, mips, 1
instance = comp, \fd|BankRegister|registrador[5][13]\, fd|BankRegister|registrador[5][13], mips, 1
instance = comp, \fd|BankRegister|registrador[4][13]\, fd|BankRegister|registrador[4][13], mips, 1
instance = comp, \fd|BankRegister|saidaA[13]~72\, fd|BankRegister|saidaA[13]~72, mips, 1
instance = comp, \fd|BankRegister|registrador[0][13]\, fd|BankRegister|registrador[0][13], mips, 1
instance = comp, \fd|BankRegister|registrador[1][13]\, fd|BankRegister|registrador[1][13], mips, 1
instance = comp, \fd|BankRegister|saidaA[13]~73\, fd|BankRegister|saidaA[13]~73, mips, 1
instance = comp, \fd|BankRegister|registrador[3][13]\, fd|BankRegister|registrador[3][13], mips, 1
instance = comp, \fd|BankRegister|registrador[2][13]\, fd|BankRegister|registrador[2][13], mips, 1
instance = comp, \fd|BankRegister|saidaA[13]~74\, fd|BankRegister|saidaA[13]~74, mips, 1
instance = comp, \fd|BankRegister|saidaA[13]~75\, fd|BankRegister|saidaA[13]~75, mips, 1
instance = comp, \fd|ALU|final|selected[13]~51\, fd|ALU|final|selected[13]~51, mips, 1
instance = comp, \fd|BankRegister|registrador[6][12]\, fd|BankRegister|registrador[6][12], mips, 1
instance = comp, \fd|BankRegister|registrador[4][12]~feeder\, fd|BankRegister|registrador[4][12]~feeder, mips, 1
instance = comp, \fd|BankRegister|registrador[4][12]\, fd|BankRegister|registrador[4][12], mips, 1
instance = comp, \fd|BankRegister|saidaB[12]~72\, fd|BankRegister|saidaB[12]~72, mips, 1
instance = comp, \fd|BankRegister|registrador[7][12]\, fd|BankRegister|registrador[7][12], mips, 1
instance = comp, \fd|BankRegister|registrador[5][12]\, fd|BankRegister|registrador[5][12], mips, 1
instance = comp, \fd|BankRegister|saidaB[12]~73\, fd|BankRegister|saidaB[12]~73, mips, 1
instance = comp, \fd|BankRegister|registrador[3][12]\, fd|BankRegister|registrador[3][12], mips, 1
instance = comp, \fd|BankRegister|saidaB[12]~74\, fd|BankRegister|saidaB[12]~74, mips, 1
instance = comp, \fd|BankRegister|registrador[0][12]\, fd|BankRegister|registrador[0][12], mips, 1
instance = comp, \fd|BankRegister|registrador[1][12]\, fd|BankRegister|registrador[1][12], mips, 1
instance = comp, \fd|BankRegister|saidaB[12]~75\, fd|BankRegister|saidaB[12]~75, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[12]~20\, fd|MuxSaidaBankRegister|selected[12]~20, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[12]~21\, fd|MuxSaidaBankRegister|selected[12]~21, mips, 1
instance = comp, \fd|ALU|final|selected[12]~49\, fd|ALU|final|selected[12]~49, mips, 1
instance = comp, \fd|ALU|adder|addsloop:8:add1to31|vaium~0\, fd|ALU|adder|\addsloop:8:add1to31|vaium~0, mips, 1
instance = comp, \fd|BankRegister|registrador[4][9]\, fd|BankRegister|registrador[4][9], mips, 1
instance = comp, \fd|BankRegister|registrador[5][9]\, fd|BankRegister|registrador[5][9], mips, 1
instance = comp, \fd|BankRegister|saidaA[9]~88\, fd|BankRegister|saidaA[9]~88, mips, 1
instance = comp, \fd|BankRegister|registrador[1][9]\, fd|BankRegister|registrador[1][9], mips, 1
instance = comp, \fd|BankRegister|registrador[0][9]\, fd|BankRegister|registrador[0][9], mips, 1
instance = comp, \fd|BankRegister|saidaA[9]~89\, fd|BankRegister|saidaA[9]~89, mips, 1
instance = comp, \fd|BankRegister|registrador[3][9]\, fd|BankRegister|registrador[3][9], mips, 1
instance = comp, \fd|BankRegister|registrador[2][9]\, fd|BankRegister|registrador[2][9], mips, 1
instance = comp, \fd|BankRegister|saidaA[9]~90\, fd|BankRegister|saidaA[9]~90, mips, 1
instance = comp, \fd|BankRegister|saidaA[9]~91\, fd|BankRegister|saidaA[9]~91, mips, 1
instance = comp, \fd|ALU|adder|addsloop:9:add1to31|soma\, fd|ALU|adder|\addsloop:9:add1to31|soma, mips, 1
instance = comp, \fd|ALU|final|selected[9]~43\, fd|ALU|final|selected[9]~43, mips, 1
instance = comp, \fd|ALU|final|selected[9]~44\, fd|ALU|final|selected[9]~44, mips, 1
instance = comp, \fd|MuxRegRam|selected[9]~9\, fd|MuxRegRam|selected[9]~9, mips, 1
instance = comp, \fd|BankRegister|registrador[6][9]\, fd|BankRegister|registrador[6][9], mips, 1
instance = comp, \fd|BankRegister|saidaB[9]~84\, fd|BankRegister|saidaB[9]~84, mips, 1
instance = comp, \fd|BankRegister|registrador[7][9]\, fd|BankRegister|registrador[7][9], mips, 1
instance = comp, \fd|BankRegister|saidaB[9]~85\, fd|BankRegister|saidaB[9]~85, mips, 1
instance = comp, \fd|BankRegister|saidaB[9]~86\, fd|BankRegister|saidaB[9]~86, mips, 1
instance = comp, \fd|BankRegister|saidaB[9]~87\, fd|BankRegister|saidaB[9]~87, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[9]~25\, fd|MuxSaidaBankRegister|selected[9]~25, mips, 1
instance = comp, \fd|ALU|adder|addsloop:9:add1to31|vaium~0\, fd|ALU|adder|\addsloop:9:add1to31|vaium~0, mips, 1
instance = comp, \fd|BankRegister|registrador[6][10]\, fd|BankRegister|registrador[6][10], mips, 1
instance = comp, \fd|BankRegister|registrador[4][10]\, fd|BankRegister|registrador[4][10], mips, 1
instance = comp, \fd|BankRegister|saidaB[10]~80\, fd|BankRegister|saidaB[10]~80, mips, 1
instance = comp, \fd|BankRegister|registrador[7][10]\, fd|BankRegister|registrador[7][10], mips, 1
instance = comp, \fd|BankRegister|saidaB[10]~81\, fd|BankRegister|saidaB[10]~81, mips, 1
instance = comp, \fd|BankRegister|registrador[2][10]\, fd|BankRegister|registrador[2][10], mips, 1
instance = comp, \fd|BankRegister|registrador[3][10]\, fd|BankRegister|registrador[3][10], mips, 1
instance = comp, \fd|BankRegister|saidaB[10]~82\, fd|BankRegister|saidaB[10]~82, mips, 1
instance = comp, \fd|BankRegister|registrador[0][10]\, fd|BankRegister|registrador[0][10], mips, 1
instance = comp, \fd|BankRegister|registrador[1][10]\, fd|BankRegister|registrador[1][10], mips, 1
instance = comp, \fd|BankRegister|saidaB[10]~83\, fd|BankRegister|saidaB[10]~83, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[10]~24\, fd|MuxSaidaBankRegister|selected[10]~24, mips, 1
instance = comp, \fd|ALU|adder|addsloop:10:add1to31|soma\, fd|ALU|adder|\addsloop:10:add1to31|soma, mips, 1
instance = comp, \fd|ALU|final|selected[10]~45\, fd|ALU|final|selected[10]~45, mips, 1
instance = comp, \fd|ALU|final|selected[10]~46\, fd|ALU|final|selected[10]~46, mips, 1
instance = comp, \fd|MuxRegRam|selected[10]~10\, fd|MuxRegRam|selected[10]~10, mips, 1
instance = comp, \fd|BankRegister|registrador[5][10]\, fd|BankRegister|registrador[5][10], mips, 1
instance = comp, \fd|BankRegister|saidaA[10]~84\, fd|BankRegister|saidaA[10]~84, mips, 1
instance = comp, \fd|BankRegister|saidaA[10]~85\, fd|BankRegister|saidaA[10]~85, mips, 1
instance = comp, \fd|BankRegister|saidaA[10]~86\, fd|BankRegister|saidaA[10]~86, mips, 1
instance = comp, \fd|BankRegister|saidaA[10]~87\, fd|BankRegister|saidaA[10]~87, mips, 1
instance = comp, \fd|ALU|adder|addsloop:10:add1to31|vaium~0\, fd|ALU|adder|\addsloop:10:add1to31|vaium~0, mips, 1
instance = comp, \fd|BankRegister|registrador[5][11]\, fd|BankRegister|registrador[5][11], mips, 1
instance = comp, \fd|BankRegister|registrador[6][11]\, fd|BankRegister|registrador[6][11], mips, 1
instance = comp, \fd|BankRegister|registrador[4][11]\, fd|BankRegister|registrador[4][11], mips, 1
instance = comp, \fd|BankRegister|saidaB[11]~76\, fd|BankRegister|saidaB[11]~76, mips, 1
instance = comp, \fd|BankRegister|registrador[7][11]\, fd|BankRegister|registrador[7][11], mips, 1
instance = comp, \fd|BankRegister|saidaB[11]~77\, fd|BankRegister|saidaB[11]~77, mips, 1
instance = comp, \fd|BankRegister|registrador[3][11]\, fd|BankRegister|registrador[3][11], mips, 1
instance = comp, \fd|BankRegister|saidaB[11]~78\, fd|BankRegister|saidaB[11]~78, mips, 1
instance = comp, \fd|BankRegister|registrador[0][11]\, fd|BankRegister|registrador[0][11], mips, 1
instance = comp, \fd|BankRegister|registrador[1][11]\, fd|BankRegister|registrador[1][11], mips, 1
instance = comp, \fd|BankRegister|saidaB[11]~79\, fd|BankRegister|saidaB[11]~79, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[11]~22\, fd|MuxSaidaBankRegister|selected[11]~22, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[11]~23\, fd|MuxSaidaBankRegister|selected[11]~23, mips, 1
instance = comp, \fd|ALU|adder|addsloop:11:add1to31|soma\, fd|ALU|adder|\addsloop:11:add1to31|soma, mips, 1
instance = comp, \fd|ALU|final|selected[11]~47\, fd|ALU|final|selected[11]~47, mips, 1
instance = comp, \fd|ALU|final|selected[11]~48\, fd|ALU|final|selected[11]~48, mips, 1
instance = comp, \fd|MuxRegRam|selected[11]~11\, fd|MuxRegRam|selected[11]~11, mips, 1
instance = comp, \fd|BankRegister|registrador[2][11]\, fd|BankRegister|registrador[2][11], mips, 1
instance = comp, \fd|BankRegister|saidaA[11]~81\, fd|BankRegister|saidaA[11]~81, mips, 1
instance = comp, \fd|BankRegister|saidaA[11]~82\, fd|BankRegister|saidaA[11]~82, mips, 1
instance = comp, \fd|BankRegister|saidaA[11]~80\, fd|BankRegister|saidaA[11]~80, mips, 1
instance = comp, \fd|BankRegister|saidaA[11]~83\, fd|BankRegister|saidaA[11]~83, mips, 1
instance = comp, \fd|ALU|adder|addsloop:11:add1to31|vaium~0\, fd|ALU|adder|\addsloop:11:add1to31|vaium~0, mips, 1
instance = comp, \fd|ALU|adder|addsloop:12:add1to31|soma\, fd|ALU|adder|\addsloop:12:add1to31|soma, mips, 1
instance = comp, \fd|ALU|final|selected[12]~50\, fd|ALU|final|selected[12]~50, mips, 1
instance = comp, \fd|MuxRegRam|selected[12]~12\, fd|MuxRegRam|selected[12]~12, mips, 1
instance = comp, \fd|BankRegister|registrador[2][12]\, fd|BankRegister|registrador[2][12], mips, 1
instance = comp, \fd|BankRegister|saidaA[12]~77\, fd|BankRegister|saidaA[12]~77, mips, 1
instance = comp, \fd|BankRegister|saidaA[12]~78\, fd|BankRegister|saidaA[12]~78, mips, 1
instance = comp, \fd|BankRegister|saidaA[12]~76\, fd|BankRegister|saidaA[12]~76, mips, 1
instance = comp, \fd|BankRegister|saidaA[12]~79\, fd|BankRegister|saidaA[12]~79, mips, 1
instance = comp, \fd|ALU|adder|addsloop:12:add1to31|vaium~0\, fd|ALU|adder|\addsloop:12:add1to31|vaium~0, mips, 1
instance = comp, \fd|ALU|adder|addsloop:13:add1to31|soma\, fd|ALU|adder|\addsloop:13:add1to31|soma, mips, 1
instance = comp, \fd|ALU|final|selected[13]~52\, fd|ALU|final|selected[13]~52, mips, 1
instance = comp, \fd|MuxRegRam|selected[13]~13\, fd|MuxRegRam|selected[13]~13, mips, 1
instance = comp, \fd|BankRegister|registrador[6][13]\, fd|BankRegister|registrador[6][13], mips, 1
instance = comp, \fd|BankRegister|saidaB[13]~68\, fd|BankRegister|saidaB[13]~68, mips, 1
instance = comp, \fd|BankRegister|registrador[7][13]\, fd|BankRegister|registrador[7][13], mips, 1
instance = comp, \fd|BankRegister|saidaB[13]~69\, fd|BankRegister|saidaB[13]~69, mips, 1
instance = comp, \fd|BankRegister|saidaB[13]~70\, fd|BankRegister|saidaB[13]~70, mips, 1
instance = comp, \fd|BankRegister|saidaB[13]~71\, fd|BankRegister|saidaB[13]~71, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[13]~18\, fd|MuxSaidaBankRegister|selected[13]~18, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[13]~19\, fd|MuxSaidaBankRegister|selected[13]~19, mips, 1
instance = comp, \fd|ALU|adder|addsloop:13:add1to31|vaium~0\, fd|ALU|adder|\addsloop:13:add1to31|vaium~0, mips, 1
instance = comp, \fd|ALU|adder|addsloop:14:add1to31|soma\, fd|ALU|adder|\addsloop:14:add1to31|soma, mips, 1
instance = comp, \fd|ALU|final|selected[14]~54\, fd|ALU|final|selected[14]~54, mips, 1
instance = comp, \fd|MuxRegRam|selected[14]~14\, fd|MuxRegRam|selected[14]~14, mips, 1
instance = comp, \fd|BankRegister|registrador[5][14]\, fd|BankRegister|registrador[5][14], mips, 1
instance = comp, \fd|BankRegister|registrador[7][14]\, fd|BankRegister|registrador[7][14], mips, 1
instance = comp, \fd|BankRegister|registrador[6][14]\, fd|BankRegister|registrador[6][14], mips, 1
instance = comp, \fd|BankRegister|saidaB[14]~64\, fd|BankRegister|saidaB[14]~64, mips, 1
instance = comp, \fd|BankRegister|saidaB[14]~65\, fd|BankRegister|saidaB[14]~65, mips, 1
instance = comp, \fd|BankRegister|saidaB[14]~66\, fd|BankRegister|saidaB[14]~66, mips, 1
instance = comp, \fd|BankRegister|saidaB[14]~67\, fd|BankRegister|saidaB[14]~67, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[14]~17\, fd|MuxSaidaBankRegister|selected[14]~17, mips, 1
instance = comp, \fd|ALU|adder|addsloop:14:add1to31|vaium~0\, fd|ALU|adder|\addsloop:14:add1to31|vaium~0, mips, 1
instance = comp, \fd|ALU|adder|addsloop:15:add1to31|soma\, fd|ALU|adder|\addsloop:15:add1to31|soma, mips, 1
instance = comp, \fd|ALU|final|selected[15]~55\, fd|ALU|final|selected[15]~55, mips, 1
instance = comp, \fd|ALU|final|selected[15]~56\, fd|ALU|final|selected[15]~56, mips, 1
instance = comp, \fd|MuxRegRam|selected[15]~15\, fd|MuxRegRam|selected[15]~15, mips, 1
instance = comp, \fd|BankRegister|registrador[4][15]\, fd|BankRegister|registrador[4][15], mips, 1
instance = comp, \fd|BankRegister|saidaA[15]~64\, fd|BankRegister|saidaA[15]~64, mips, 1
instance = comp, \fd|BankRegister|saidaA[15]~65\, fd|BankRegister|saidaA[15]~65, mips, 1
instance = comp, \fd|BankRegister|saidaA[15]~66\, fd|BankRegister|saidaA[15]~66, mips, 1
instance = comp, \fd|BankRegister|saidaA[15]~67\, fd|BankRegister|saidaA[15]~67, mips, 1
instance = comp, \fd|ALU|adder|addsloop:15:add1to31|vaium~0\, fd|ALU|adder|\addsloop:15:add1to31|vaium~0, mips, 1
instance = comp, \fd|ALU|adder|addsloop:16:add1to31|soma\, fd|ALU|adder|\addsloop:16:add1to31|soma, mips, 1
instance = comp, \fd|ALU|final|selected[16]~59\, fd|ALU|final|selected[16]~59, mips, 1
instance = comp, \fd|MuxRegRam|selected[16]~16\, fd|MuxRegRam|selected[16]~16, mips, 1
instance = comp, \fd|BankRegister|registrador[5][16]\, fd|BankRegister|registrador[5][16], mips, 1
instance = comp, \fd|BankRegister|saidaA[16]~60\, fd|BankRegister|saidaA[16]~60, mips, 1
instance = comp, \fd|BankRegister|saidaA[16]~61\, fd|BankRegister|saidaA[16]~61, mips, 1
instance = comp, \fd|BankRegister|saidaA[16]~62\, fd|BankRegister|saidaA[16]~62, mips, 1
instance = comp, \fd|BankRegister|saidaA[16]~63\, fd|BankRegister|saidaA[16]~63, mips, 1
instance = comp, \fd|ALU|adder|addsloop:16:add1to31|vaium~0\, fd|ALU|adder|\addsloop:16:add1to31|vaium~0, mips, 1
instance = comp, \fd|ALU|adder|addsloop:17:add1to31|soma\, fd|ALU|adder|\addsloop:17:add1to31|soma, mips, 1
instance = comp, \fd|ALU|final|selected[17]~31\, fd|ALU|final|selected[17]~31, mips, 1
instance = comp, \fd|MuxRegRam|selected[17]~17\, fd|MuxRegRam|selected[17]~17, mips, 1
instance = comp, \fd|BankRegister|registrador[6][17]\, fd|BankRegister|registrador[6][17], mips, 1
instance = comp, \fd|BankRegister|saidaB[17]~52\, fd|BankRegister|saidaB[17]~52, mips, 1
instance = comp, \fd|BankRegister|registrador[7][17]\, fd|BankRegister|registrador[7][17], mips, 1
instance = comp, \fd|BankRegister|saidaB[17]~53\, fd|BankRegister|saidaB[17]~53, mips, 1
instance = comp, \fd|BankRegister|saidaB[17]~54\, fd|BankRegister|saidaB[17]~54, mips, 1
instance = comp, \fd|BankRegister|saidaB[17]~55\, fd|BankRegister|saidaB[17]~55, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[17]~14\, fd|MuxSaidaBankRegister|selected[17]~14, mips, 1
instance = comp, \fd|ALU|adder|addsloop:17:add1to31|vaium~0\, fd|ALU|adder|\addsloop:17:add1to31|vaium~0, mips, 1
instance = comp, \fd|BankRegister|registrador[5][18]\, fd|BankRegister|registrador[5][18], mips, 1
instance = comp, \fd|BankRegister|registrador[6][18]\, fd|BankRegister|registrador[6][18], mips, 1
instance = comp, \fd|BankRegister|registrador[4][18]\, fd|BankRegister|registrador[4][18], mips, 1
instance = comp, \fd|BankRegister|saidaB[18]~48\, fd|BankRegister|saidaB[18]~48, mips, 1
instance = comp, \fd|BankRegister|registrador[7][18]\, fd|BankRegister|registrador[7][18], mips, 1
instance = comp, \fd|BankRegister|saidaB[18]~49\, fd|BankRegister|saidaB[18]~49, mips, 1
instance = comp, \fd|BankRegister|registrador[1][18]\, fd|BankRegister|registrador[1][18], mips, 1
instance = comp, \fd|BankRegister|registrador[0][18]\, fd|BankRegister|registrador[0][18], mips, 1
instance = comp, \fd|BankRegister|registrador[2][18]\, fd|BankRegister|registrador[2][18], mips, 1
instance = comp, \fd|BankRegister|saidaB[18]~50\, fd|BankRegister|saidaB[18]~50, mips, 1
instance = comp, \fd|BankRegister|saidaB[18]~51\, fd|BankRegister|saidaB[18]~51, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[18]~13\, fd|MuxSaidaBankRegister|selected[18]~13, mips, 1
instance = comp, \fd|ALU|final|selected[18]~39\, fd|ALU|final|selected[18]~39, mips, 1
instance = comp, \fd|ALU|adder|addsloop:18:add1to31|soma\, fd|ALU|adder|\addsloop:18:add1to31|soma, mips, 1
instance = comp, \fd|ALU|final|selected[18]~40\, fd|ALU|final|selected[18]~40, mips, 1
instance = comp, \fd|MuxRegRam|selected[18]~18\, fd|MuxRegRam|selected[18]~18, mips, 1
instance = comp, \fd|BankRegister|registrador[3][18]\, fd|BankRegister|registrador[3][18], mips, 1
instance = comp, \fd|BankRegister|saidaA[18]~53\, fd|BankRegister|saidaA[18]~53, mips, 1
instance = comp, \fd|BankRegister|saidaA[18]~54\, fd|BankRegister|saidaA[18]~54, mips, 1
instance = comp, \fd|BankRegister|saidaA[18]~52\, fd|BankRegister|saidaA[18]~52, mips, 1
instance = comp, \fd|BankRegister|saidaA[18]~55\, fd|BankRegister|saidaA[18]~55, mips, 1
instance = comp, \fd|ALU|adder|addsloop:18:add1to31|vaium~0\, fd|ALU|adder|\addsloop:18:add1to31|vaium~0, mips, 1
instance = comp, \fd|ALU|adder|addsloop:19:add1to31|soma\, fd|ALU|adder|\addsloop:19:add1to31|soma, mips, 1
instance = comp, \fd|ALU|final|selected[19]~7\, fd|ALU|final|selected[19]~7, mips, 1
instance = comp, \fd|MuxRegRam|selected[19]~19\, fd|MuxRegRam|selected[19]~19, mips, 1
instance = comp, \fd|BankRegister|registrador[4][19]\, fd|BankRegister|registrador[4][19], mips, 1
instance = comp, \fd|BankRegister|saidaA[19]~48\, fd|BankRegister|saidaA[19]~48, mips, 1
instance = comp, \fd|BankRegister|saidaA[19]~49\, fd|BankRegister|saidaA[19]~49, mips, 1
instance = comp, \fd|BankRegister|saidaA[19]~50\, fd|BankRegister|saidaA[19]~50, mips, 1
instance = comp, \fd|BankRegister|saidaA[19]~51\, fd|BankRegister|saidaA[19]~51, mips, 1
instance = comp, \fd|ALU|adder|addsloop:19:add1to31|vaium~0\, fd|ALU|adder|\addsloop:19:add1to31|vaium~0, mips, 1
instance = comp, \fd|BankRegister|registrador[6][20]\, fd|BankRegister|registrador[6][20], mips, 1
instance = comp, \fd|BankRegister|registrador[4][20]~feeder\, fd|BankRegister|registrador[4][20]~feeder, mips, 1
instance = comp, \fd|BankRegister|registrador[4][20]\, fd|BankRegister|registrador[4][20], mips, 1
instance = comp, \fd|BankRegister|saidaB[20]~40\, fd|BankRegister|saidaB[20]~40, mips, 1
instance = comp, \fd|BankRegister|registrador[7][20]\, fd|BankRegister|registrador[7][20], mips, 1
instance = comp, \fd|BankRegister|registrador[5][20]\, fd|BankRegister|registrador[5][20], mips, 1
instance = comp, \fd|BankRegister|saidaB[20]~41\, fd|BankRegister|saidaB[20]~41, mips, 1
instance = comp, \fd|BankRegister|registrador[3][20]\, fd|BankRegister|registrador[3][20], mips, 1
instance = comp, \fd|BankRegister|saidaB[20]~42\, fd|BankRegister|saidaB[20]~42, mips, 1
instance = comp, \fd|BankRegister|registrador[0][20]\, fd|BankRegister|registrador[0][20], mips, 1
instance = comp, \fd|BankRegister|registrador[1][20]\, fd|BankRegister|registrador[1][20], mips, 1
instance = comp, \fd|BankRegister|saidaB[20]~43\, fd|BankRegister|saidaB[20]~43, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[20]~11\, fd|MuxSaidaBankRegister|selected[20]~11, mips, 1
instance = comp, \fd|ALU|final|selected[20]~8\, fd|ALU|final|selected[20]~8, mips, 1
instance = comp, \fd|ALU|adder|addsloop:20:add1to31|soma\, fd|ALU|adder|\addsloop:20:add1to31|soma, mips, 1
instance = comp, \fd|ALU|final|selected[20]~9\, fd|ALU|final|selected[20]~9, mips, 1
instance = comp, \fd|MuxRegRam|selected[20]~20\, fd|MuxRegRam|selected[20]~20, mips, 1
instance = comp, \fd|BankRegister|registrador[2][20]\, fd|BankRegister|registrador[2][20], mips, 1
instance = comp, \fd|BankRegister|saidaA[20]~45\, fd|BankRegister|saidaA[20]~45, mips, 1
instance = comp, \fd|BankRegister|saidaA[20]~46\, fd|BankRegister|saidaA[20]~46, mips, 1
instance = comp, \fd|BankRegister|saidaA[20]~44\, fd|BankRegister|saidaA[20]~44, mips, 1
instance = comp, \fd|BankRegister|saidaA[20]~47\, fd|BankRegister|saidaA[20]~47, mips, 1
instance = comp, \fd|ALU|adder|addsloop:20:add1to31|vaium~0\, fd|ALU|adder|\addsloop:20:add1to31|vaium~0, mips, 1
instance = comp, \fd|ALU|adder|addsloop:21:add1to31|soma\, fd|ALU|adder|\addsloop:21:add1to31|soma, mips, 1
instance = comp, \fd|ALU|final|selected[21]~15\, fd|ALU|final|selected[21]~15, mips, 1
instance = comp, \fd|MuxRegRam|selected[21]~21\, fd|MuxRegRam|selected[21]~21, mips, 1
instance = comp, \fd|BankRegister|registrador[5][21]\, fd|BankRegister|registrador[5][21], mips, 1
instance = comp, \fd|BankRegister|saidaA[21]~40\, fd|BankRegister|saidaA[21]~40, mips, 1
instance = comp, \fd|BankRegister|saidaA[21]~41\, fd|BankRegister|saidaA[21]~41, mips, 1
instance = comp, \fd|BankRegister|saidaA[21]~42\, fd|BankRegister|saidaA[21]~42, mips, 1
instance = comp, \fd|BankRegister|saidaA[21]~43\, fd|BankRegister|saidaA[21]~43, mips, 1
instance = comp, \fd|ALU|adder|addsloop:21:add1to31|vaium~0\, fd|ALU|adder|\addsloop:21:add1to31|vaium~0, mips, 1
instance = comp, \fd|ALU|adder|addsloop:22:add1to31|soma\, fd|ALU|adder|\addsloop:22:add1to31|soma, mips, 1
instance = comp, \fd|ALU|final|selected[22]~17\, fd|ALU|final|selected[22]~17, mips, 1
instance = comp, \fd|MuxRegRam|selected[22]~22\, fd|MuxRegRam|selected[22]~22, mips, 1
instance = comp, \fd|BankRegister|registrador[5][22]\, fd|BankRegister|registrador[5][22], mips, 1
instance = comp, \fd|BankRegister|saidaA[22]~36\, fd|BankRegister|saidaA[22]~36, mips, 1
instance = comp, \fd|BankRegister|saidaA[22]~37\, fd|BankRegister|saidaA[22]~37, mips, 1
instance = comp, \fd|BankRegister|saidaA[22]~38\, fd|BankRegister|saidaA[22]~38, mips, 1
instance = comp, \fd|BankRegister|saidaA[22]~39\, fd|BankRegister|saidaA[22]~39, mips, 1
instance = comp, \fd|ALU|adder|addsloop:22:add1to31|vaium~0\, fd|ALU|adder|\addsloop:22:add1to31|vaium~0, mips, 1
instance = comp, \fd|BankRegister|registrador[4][23]\, fd|BankRegister|registrador[4][23], mips, 1
instance = comp, \fd|BankRegister|registrador[6][23]\, fd|BankRegister|registrador[6][23], mips, 1
instance = comp, \fd|BankRegister|saidaB[23]~28\, fd|BankRegister|saidaB[23]~28, mips, 1
instance = comp, \fd|BankRegister|registrador[7][23]\, fd|BankRegister|registrador[7][23], mips, 1
instance = comp, \fd|BankRegister|saidaB[23]~29\, fd|BankRegister|saidaB[23]~29, mips, 1
instance = comp, \fd|BankRegister|registrador[1][23]\, fd|BankRegister|registrador[1][23], mips, 1
instance = comp, \fd|BankRegister|registrador[0][23]\, fd|BankRegister|registrador[0][23], mips, 1
instance = comp, \fd|BankRegister|registrador[3][23]\, fd|BankRegister|registrador[3][23], mips, 1
instance = comp, \fd|BankRegister|registrador[2][23]\, fd|BankRegister|registrador[2][23], mips, 1
instance = comp, \fd|BankRegister|saidaB[23]~30\, fd|BankRegister|saidaB[23]~30, mips, 1
instance = comp, \fd|BankRegister|saidaB[23]~31\, fd|BankRegister|saidaB[23]~31, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[23]~8\, fd|MuxSaidaBankRegister|selected[23]~8, mips, 1
instance = comp, \fd|ALU|adder|addsloop:23:add1to31|soma\, fd|ALU|adder|\addsloop:23:add1to31|soma, mips, 1
instance = comp, \fd|ALU|final|selected[23]~18\, fd|ALU|final|selected[23]~18, mips, 1
instance = comp, \fd|ALU|final|selected[23]~19\, fd|ALU|final|selected[23]~19, mips, 1
instance = comp, \fd|MuxRegRam|selected[23]~23\, fd|MuxRegRam|selected[23]~23, mips, 1
instance = comp, \fd|BankRegister|registrador[5][23]\, fd|BankRegister|registrador[5][23], mips, 1
instance = comp, \fd|BankRegister|saidaA[23]~32\, fd|BankRegister|saidaA[23]~32, mips, 1
instance = comp, \fd|BankRegister|saidaA[23]~33\, fd|BankRegister|saidaA[23]~33, mips, 1
instance = comp, \fd|BankRegister|saidaA[23]~34\, fd|BankRegister|saidaA[23]~34, mips, 1
instance = comp, \fd|BankRegister|saidaA[23]~35\, fd|BankRegister|saidaA[23]~35, mips, 1
instance = comp, \fd|ALU|adder|addsloop:23:add1to31|vaium~0\, fd|ALU|adder|\addsloop:23:add1to31|vaium~0, mips, 1
instance = comp, \fd|BankRegister|registrador[1][24]\, fd|BankRegister|registrador[1][24], mips, 1
instance = comp, \fd|BankRegister|registrador[0][24]\, fd|BankRegister|registrador[0][24], mips, 1
instance = comp, \fd|BankRegister|saidaA[24]~29\, fd|BankRegister|saidaA[24]~29, mips, 1
instance = comp, \fd|BankRegister|registrador[3][24]\, fd|BankRegister|registrador[3][24], mips, 1
instance = comp, \fd|BankRegister|registrador[2][24]\, fd|BankRegister|registrador[2][24], mips, 1
instance = comp, \fd|BankRegister|saidaA[24]~30\, fd|BankRegister|saidaA[24]~30, mips, 1
instance = comp, \fd|BankRegister|registrador[5][24]\, fd|BankRegister|registrador[5][24], mips, 1
instance = comp, \fd|BankRegister|registrador[4][24]\, fd|BankRegister|registrador[4][24], mips, 1
instance = comp, \fd|BankRegister|saidaA[24]~28\, fd|BankRegister|saidaA[24]~28, mips, 1
instance = comp, \fd|BankRegister|saidaA[24]~31\, fd|BankRegister|saidaA[24]~31, mips, 1
instance = comp, \fd|ALU|final|selected[24]~20\, fd|ALU|final|selected[24]~20, mips, 1
instance = comp, \fd|ALU|adder|addsloop:24:add1to31|soma\, fd|ALU|adder|\addsloop:24:add1to31|soma, mips, 1
instance = comp, \fd|ALU|final|selected[24]~21\, fd|ALU|final|selected[24]~21, mips, 1
instance = comp, \fd|MuxRegRam|selected[24]~24\, fd|MuxRegRam|selected[24]~24, mips, 1
instance = comp, \fd|BankRegister|registrador[6][24]\, fd|BankRegister|registrador[6][24], mips, 1
instance = comp, \fd|BankRegister|saidaB[24]~24\, fd|BankRegister|saidaB[24]~24, mips, 1
instance = comp, \fd|BankRegister|registrador[7][24]\, fd|BankRegister|registrador[7][24], mips, 1
instance = comp, \fd|BankRegister|saidaB[24]~25\, fd|BankRegister|saidaB[24]~25, mips, 1
instance = comp, \fd|BankRegister|saidaB[24]~26\, fd|BankRegister|saidaB[24]~26, mips, 1
instance = comp, \fd|BankRegister|saidaB[24]~27\, fd|BankRegister|saidaB[24]~27, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[24]~7\, fd|MuxSaidaBankRegister|selected[24]~7, mips, 1
instance = comp, \fd|ALU|adder|addsloop:24:add1to31|vaium~0\, fd|ALU|adder|\addsloop:24:add1to31|vaium~0, mips, 1
instance = comp, \fd|ALU|adder|addsloop:25:add1to31|soma\, fd|ALU|adder|\addsloop:25:add1to31|soma, mips, 1
instance = comp, \fd|ALU|final|selected[25]~23\, fd|ALU|final|selected[25]~23, mips, 1
instance = comp, \fd|MuxRegRam|selected[25]~25\, fd|MuxRegRam|selected[25]~25, mips, 1
instance = comp, \fd|BankRegister|registrador[3][25]\, fd|BankRegister|registrador[3][25], mips, 1
instance = comp, \fd|BankRegister|saidaB[25]~22\, fd|BankRegister|saidaB[25]~22, mips, 1
instance = comp, \fd|BankRegister|saidaB[25]~23\, fd|BankRegister|saidaB[25]~23, mips, 1
instance = comp, \fd|BankRegister|registrador[6][25]\, fd|BankRegister|registrador[6][25], mips, 1
instance = comp, \fd|BankRegister|saidaB[25]~20\, fd|BankRegister|saidaB[25]~20, mips, 1
instance = comp, \fd|BankRegister|registrador[7][25]\, fd|BankRegister|registrador[7][25], mips, 1
instance = comp, \fd|BankRegister|saidaB[25]~21\, fd|BankRegister|saidaB[25]~21, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[25]~6\, fd|MuxSaidaBankRegister|selected[25]~6, mips, 1
instance = comp, \fd|ALU|adder|addsloop:25:add1to31|vaium~0\, fd|ALU|adder|\addsloop:25:add1to31|vaium~0, mips, 1
instance = comp, \fd|BankRegister|registrador[2][26]\, fd|BankRegister|registrador[2][26], mips, 1
instance = comp, \fd|BankRegister|registrador[3][26]\, fd|BankRegister|registrador[3][26], mips, 1
instance = comp, \fd|BankRegister|registrador[0][26]\, fd|BankRegister|registrador[0][26], mips, 1
instance = comp, \fd|BankRegister|registrador[1][26]\, fd|BankRegister|registrador[1][26], mips, 1
instance = comp, \fd|BankRegister|saidaA[26]~21\, fd|BankRegister|saidaA[26]~21, mips, 1
instance = comp, \fd|BankRegister|saidaA[26]~22\, fd|BankRegister|saidaA[26]~22, mips, 1
instance = comp, \fd|BankRegister|registrador[4][26]~feeder\, fd|BankRegister|registrador[4][26]~feeder, mips, 1
instance = comp, \fd|BankRegister|registrador[4][26]\, fd|BankRegister|registrador[4][26], mips, 1
instance = comp, \fd|BankRegister|saidaA[26]~20\, fd|BankRegister|saidaA[26]~20, mips, 1
instance = comp, \fd|BankRegister|saidaA[26]~23\, fd|BankRegister|saidaA[26]~23, mips, 1
instance = comp, \fd|ALU|adder|addsloop:26:add1to31|soma\, fd|ALU|adder|\addsloop:26:add1to31|soma, mips, 1
instance = comp, \fd|ALU|final|selected[26]~24\, fd|ALU|final|selected[26]~24, mips, 1
instance = comp, \fd|ALU|final|selected[26]~25\, fd|ALU|final|selected[26]~25, mips, 1
instance = comp, \fd|MuxRegRam|selected[26]~26\, fd|MuxRegRam|selected[26]~26, mips, 1
instance = comp, \fd|BankRegister|registrador[5][26]\, fd|BankRegister|registrador[5][26], mips, 1
instance = comp, \fd|BankRegister|registrador[7][26]\, fd|BankRegister|registrador[7][26], mips, 1
instance = comp, \fd|BankRegister|registrador[6][26]\, fd|BankRegister|registrador[6][26], mips, 1
instance = comp, \fd|BankRegister|saidaB[26]~16\, fd|BankRegister|saidaB[26]~16, mips, 1
instance = comp, \fd|BankRegister|saidaB[26]~17\, fd|BankRegister|saidaB[26]~17, mips, 1
instance = comp, \fd|BankRegister|saidaB[26]~18\, fd|BankRegister|saidaB[26]~18, mips, 1
instance = comp, \fd|BankRegister|saidaB[26]~19\, fd|BankRegister|saidaB[26]~19, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[26]~5\, fd|MuxSaidaBankRegister|selected[26]~5, mips, 1
instance = comp, \fd|ALU|adder|addsloop:26:add1to31|vaium~0\, fd|ALU|adder|\addsloop:26:add1to31|vaium~0, mips, 1
instance = comp, \fd|ALU|adder|addsloop:27:add1to31|soma\, fd|ALU|adder|\addsloop:27:add1to31|soma, mips, 1
instance = comp, \fd|ALU|final|selected[27]~26\, fd|ALU|final|selected[27]~26, mips, 1
instance = comp, \fd|ALU|final|selected[27]~27\, fd|ALU|final|selected[27]~27, mips, 1
instance = comp, \fd|MuxRegRam|selected[27]~27\, fd|MuxRegRam|selected[27]~27, mips, 1
instance = comp, \fd|BankRegister|registrador[2][27]\, fd|BankRegister|registrador[2][27], mips, 1
instance = comp, \fd|BankRegister|saidaA[27]~17\, fd|BankRegister|saidaA[27]~17, mips, 1
instance = comp, \fd|BankRegister|saidaA[27]~18\, fd|BankRegister|saidaA[27]~18, mips, 1
instance = comp, \fd|BankRegister|saidaA[27]~16\, fd|BankRegister|saidaA[27]~16, mips, 1
instance = comp, \fd|BankRegister|saidaA[27]~19\, fd|BankRegister|saidaA[27]~19, mips, 1
instance = comp, \fd|ALU|adder|addsloop:27:add1to31|vaium~0\, fd|ALU|adder|\addsloop:27:add1to31|vaium~0, mips, 1
instance = comp, \fd|BankRegister|registrador[4][28]~feeder\, fd|BankRegister|registrador[4][28]~feeder, mips, 1
instance = comp, \fd|BankRegister|registrador[4][28]\, fd|BankRegister|registrador[4][28], mips, 1
instance = comp, \fd|BankRegister|registrador[5][28]\, fd|BankRegister|registrador[5][28], mips, 1
instance = comp, \fd|BankRegister|saidaA[28]~12\, fd|BankRegister|saidaA[28]~12, mips, 1
instance = comp, \fd|BankRegister|registrador[2][28]\, fd|BankRegister|registrador[2][28], mips, 1
instance = comp, \fd|BankRegister|registrador[3][28]\, fd|BankRegister|registrador[3][28], mips, 1
instance = comp, \fd|BankRegister|registrador[0][28]\, fd|BankRegister|registrador[0][28], mips, 1
instance = comp, \fd|BankRegister|saidaA[28]~13\, fd|BankRegister|saidaA[28]~13, mips, 1
instance = comp, \fd|BankRegister|saidaA[28]~14\, fd|BankRegister|saidaA[28]~14, mips, 1
instance = comp, \fd|BankRegister|saidaA[28]~15\, fd|BankRegister|saidaA[28]~15, mips, 1
instance = comp, \fd|ALU|final|selected[28]~28\, fd|ALU|final|selected[28]~28, mips, 1
instance = comp, \fd|ALU|adder|addsloop:28:add1to31|soma\, fd|ALU|adder|\addsloop:28:add1to31|soma, mips, 1
instance = comp, \fd|ALU|final|selected[28]~29\, fd|ALU|final|selected[28]~29, mips, 1
instance = comp, \fd|MuxRegRam|selected[28]~28\, fd|MuxRegRam|selected[28]~28, mips, 1
instance = comp, \fd|BankRegister|registrador[1][28]\, fd|BankRegister|registrador[1][28], mips, 1
instance = comp, \fd|BankRegister|saidaB[28]~10\, fd|BankRegister|saidaB[28]~10, mips, 1
instance = comp, \fd|BankRegister|saidaB[28]~11\, fd|BankRegister|saidaB[28]~11, mips, 1
instance = comp, \fd|BankRegister|registrador[6][28]\, fd|BankRegister|registrador[6][28], mips, 1
instance = comp, \fd|BankRegister|saidaB[28]~8\, fd|BankRegister|saidaB[28]~8, mips, 1
instance = comp, \fd|BankRegister|registrador[7][28]\, fd|BankRegister|registrador[7][28], mips, 1
instance = comp, \fd|BankRegister|saidaB[28]~9\, fd|BankRegister|saidaB[28]~9, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[28]~3\, fd|MuxSaidaBankRegister|selected[28]~3, mips, 1
instance = comp, \fd|ALU|adder|addsloop:28:add1to31|vaium~0\, fd|ALU|adder|\addsloop:28:add1to31|vaium~0, mips, 1
instance = comp, \fd|ALU|adder|addsloop:29:add1to31|soma\, fd|ALU|adder|\addsloop:29:add1to31|soma, mips, 1
instance = comp, \fd|ALU|final|selected[29]~36\, fd|ALU|final|selected[29]~36, mips, 1
instance = comp, \fd|MuxRegRam|selected[29]~29\, fd|MuxRegRam|selected[29]~29, mips, 1
instance = comp, \fd|BankRegister|registrador[1][29]\, fd|BankRegister|registrador[1][29], mips, 1
instance = comp, \fd|BankRegister|saidaB[29]~6\, fd|BankRegister|saidaB[29]~6, mips, 1
instance = comp, \fd|BankRegister|saidaB[29]~7\, fd|BankRegister|saidaB[29]~7, mips, 1
instance = comp, \fd|BankRegister|registrador[6][29]\, fd|BankRegister|registrador[6][29], mips, 1
instance = comp, \fd|BankRegister|saidaB[29]~4\, fd|BankRegister|saidaB[29]~4, mips, 1
instance = comp, \fd|BankRegister|registrador[7][29]\, fd|BankRegister|registrador[7][29], mips, 1
instance = comp, \fd|BankRegister|saidaB[29]~5\, fd|BankRegister|saidaB[29]~5, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[29]~2\, fd|MuxSaidaBankRegister|selected[29]~2, mips, 1
instance = comp, \fd|ALU|adder|addsloop:29:add1to31|vaium~0\, fd|ALU|adder|\addsloop:29:add1to31|vaium~0, mips, 1
instance = comp, \fd|BankRegister|registrador[6][30]\, fd|BankRegister|registrador[6][30], mips, 1
instance = comp, \fd|BankRegister|registrador[4][30]\, fd|BankRegister|registrador[4][30], mips, 1
instance = comp, \fd|BankRegister|saidaB[30]~0\, fd|BankRegister|saidaB[30]~0, mips, 1
instance = comp, \fd|BankRegister|registrador[5][30]\, fd|BankRegister|registrador[5][30], mips, 1
instance = comp, \fd|BankRegister|registrador[7][30]\, fd|BankRegister|registrador[7][30], mips, 1
instance = comp, \fd|BankRegister|saidaB[30]~1\, fd|BankRegister|saidaB[30]~1, mips, 1
instance = comp, \fd|BankRegister|registrador[0][30]\, fd|BankRegister|registrador[0][30], mips, 1
instance = comp, \fd|BankRegister|registrador[1][30]\, fd|BankRegister|registrador[1][30], mips, 1
instance = comp, \fd|BankRegister|registrador[3][30]\, fd|BankRegister|registrador[3][30], mips, 1
instance = comp, \fd|BankRegister|saidaB[30]~2\, fd|BankRegister|saidaB[30]~2, mips, 1
instance = comp, \fd|BankRegister|saidaB[30]~3\, fd|BankRegister|saidaB[30]~3, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[30]~1\, fd|MuxSaidaBankRegister|selected[30]~1, mips, 1
instance = comp, \fd|ALU|adder|addsloop:30:add1to31|soma\, fd|ALU|adder|\addsloop:30:add1to31|soma, mips, 1
instance = comp, \fd|ALU|choiceB|selected[30]~1\, fd|ALU|choiceB|selected[30]~1, mips, 1
instance = comp, \fd|ALU|final|selected[30]~38\, fd|ALU|final|selected[30]~38, mips, 1
instance = comp, \fd|MuxRegRam|selected[30]~30\, fd|MuxRegRam|selected[30]~30, mips, 1
instance = comp, \fd|BankRegister|registrador[2][30]\, fd|BankRegister|registrador[2][30], mips, 1
instance = comp, \fd|BankRegister|saidaA[30]~5\, fd|BankRegister|saidaA[30]~5, mips, 1
instance = comp, \fd|BankRegister|saidaA[30]~6\, fd|BankRegister|saidaA[30]~6, mips, 1
instance = comp, \fd|BankRegister|saidaA[30]~4\, fd|BankRegister|saidaA[30]~4, mips, 1
instance = comp, \fd|BankRegister|saidaA[30]~7\, fd|BankRegister|saidaA[30]~7, mips, 1
instance = comp, \fd|ALU|adder|addsloop:30:add1to31|vaium~0\, fd|ALU|adder|\addsloop:30:add1to31|vaium~0, mips, 1
instance = comp, \fd|BankRegister|registrador[5][31]\, fd|BankRegister|registrador[5][31], mips, 1
instance = comp, \fd|BankRegister|registrador[7][31]\, fd|BankRegister|registrador[7][31], mips, 1
instance = comp, \fd|BankRegister|registrador[6][31]\, fd|BankRegister|registrador[6][31], mips, 1
instance = comp, \fd|BankRegister|registrador[4][31]~feeder\, fd|BankRegister|registrador[4][31]~feeder, mips, 1
instance = comp, \fd|BankRegister|registrador[4][31]\, fd|BankRegister|registrador[4][31], mips, 1
instance = comp, \fd|BankRegister|saidaB[31]~124\, fd|BankRegister|saidaB[31]~124, mips, 1
instance = comp, \fd|BankRegister|saidaB[31]~125\, fd|BankRegister|saidaB[31]~125, mips, 1
instance = comp, \fd|BankRegister|registrador[0][31]\, fd|BankRegister|registrador[0][31], mips, 1
instance = comp, \fd|BankRegister|registrador[1][31]\, fd|BankRegister|registrador[1][31], mips, 1
instance = comp, \fd|BankRegister|registrador[2][31]\, fd|BankRegister|registrador[2][31], mips, 1
instance = comp, \fd|BankRegister|saidaB[31]~126\, fd|BankRegister|saidaB[31]~126, mips, 1
instance = comp, \fd|BankRegister|saidaB[31]~127\, fd|BankRegister|saidaB[31]~127, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[31]~40\, fd|MuxSaidaBankRegister|selected[31]~40, mips, 1
instance = comp, \fd|ALU|choiceB|selected[31]~0\, fd|ALU|choiceB|selected[31]~0, mips, 1
instance = comp, \fd|ALU|final|selected[31]~37\, fd|ALU|final|selected[31]~37, mips, 1
instance = comp, \fd|ALU|adder|addsloop:31:add1to31|soma\, fd|ALU|adder|\addsloop:31:add1to31|soma, mips, 1
instance = comp, \fd|MuxRegRam|selected[31]~31\, fd|MuxRegRam|selected[31]~31, mips, 1
instance = comp, \fd|BankRegister|registrador[3][31]\, fd|BankRegister|registrador[3][31], mips, 1
instance = comp, \fd|BankRegister|saidaA[31]~1\, fd|BankRegister|saidaA[31]~1, mips, 1
instance = comp, \fd|BankRegister|saidaA[31]~2\, fd|BankRegister|saidaA[31]~2, mips, 1
instance = comp, \fd|BankRegister|saidaA[31]~0\, fd|BankRegister|saidaA[31]~0, mips, 1
instance = comp, \fd|BankRegister|saidaA[31]~3\, fd|BankRegister|saidaA[31]~3, mips, 1
instance = comp, \fd|ALU|out4[0]\, fd|ALU|out4[0], mips, 1
instance = comp, \fd|BankRegister|Equal1~0\, fd|BankRegister|Equal1~0, mips, 1
instance = comp, \fd|BankRegister|registrador[0][2]\, fd|BankRegister|registrador[0][2], mips, 1
instance = comp, \fd|BankRegister|saidaA[2]~117\, fd|BankRegister|saidaA[2]~117, mips, 1
instance = comp, \fd|BankRegister|registrador[2][2]\, fd|BankRegister|registrador[2][2], mips, 1
instance = comp, \fd|BankRegister|registrador[3][2]\, fd|BankRegister|registrador[3][2], mips, 1
instance = comp, \fd|BankRegister|saidaA[2]~118\, fd|BankRegister|saidaA[2]~118, mips, 1
instance = comp, \fd|BankRegister|registrador[4][2]\, fd|BankRegister|registrador[4][2], mips, 1
instance = comp, \fd|BankRegister|registrador[5][2]\, fd|BankRegister|registrador[5][2], mips, 1
instance = comp, \fd|BankRegister|saidaA[2]~116\, fd|BankRegister|saidaA[2]~116, mips, 1
instance = comp, \fd|BankRegister|saidaA[2]~119\, fd|BankRegister|saidaA[2]~119, mips, 1
instance = comp, \fd|ALU|final|selected[3]~4\, fd|ALU|final|selected[3]~4, mips, 1
instance = comp, \fd|ALU|adder|addsloop:3:add1to31|soma\, fd|ALU|adder|\addsloop:3:add1to31|soma, mips, 1
instance = comp, \fd|ALU|final|selected[3]~5\, fd|ALU|final|selected[3]~5, mips, 1
instance = comp, \fd|Ram|q[3]~0\, fd|Ram|q[3]~0, mips, 1
instance = comp, \fd|Ram|q[1]~2\, fd|Ram|q[1]~2, mips, 1
instance = comp, \fd|MuxRegRam|selected[1]~1\, fd|MuxRegRam|selected[1]~1, mips, 1
instance = comp, \fd|BankRegister|registrador[5][1]\, fd|BankRegister|registrador[5][1], mips, 1
instance = comp, \fd|BankRegister|registrador[6][1]\, fd|BankRegister|registrador[6][1], mips, 1
instance = comp, \fd|BankRegister|registrador[4][1]\, fd|BankRegister|registrador[4][1], mips, 1
instance = comp, \fd|BankRegister|saidaB[1]~116\, fd|BankRegister|saidaB[1]~116, mips, 1
instance = comp, \fd|BankRegister|registrador[7][1]\, fd|BankRegister|registrador[7][1], mips, 1
instance = comp, \fd|BankRegister|saidaB[1]~117\, fd|BankRegister|saidaB[1]~117, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[1]~36\, fd|MuxSaidaBankRegister|selected[1]~36, mips, 1
instance = comp, \fd|BankRegister|registrador[0][1]\, fd|BankRegister|registrador[0][1], mips, 1
instance = comp, \fd|BankRegister|registrador[1][1]\, fd|BankRegister|registrador[1][1], mips, 1
instance = comp, \fd|BankRegister|registrador[3][1]\, fd|BankRegister|registrador[3][1], mips, 1
instance = comp, \fd|BankRegister|registrador[2][1]\, fd|BankRegister|registrador[2][1], mips, 1
instance = comp, \fd|BankRegister|saidaB[1]~118\, fd|BankRegister|saidaB[1]~118, mips, 1
instance = comp, \fd|BankRegister|saidaB[1]~119\, fd|BankRegister|saidaB[1]~119, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[1]~37\, fd|MuxSaidaBankRegister|selected[1]~37, mips, 1
instance = comp, \fd|BankRegister|saidaA[1]~121\, fd|BankRegister|saidaA[1]~121, mips, 1
instance = comp, \fd|BankRegister|saidaA[1]~122\, fd|BankRegister|saidaA[1]~122, mips, 1
instance = comp, \fd|BankRegister|saidaA[1]~120\, fd|BankRegister|saidaA[1]~120, mips, 1
instance = comp, \fd|BankRegister|saidaA[1]~123\, fd|BankRegister|saidaA[1]~123, mips, 1
instance = comp, \fd|BankRegister|registrador[4][0]\, fd|BankRegister|registrador[4][0], mips, 1
instance = comp, \fd|BankRegister|registrador[5][0]\, fd|BankRegister|registrador[5][0], mips, 1
instance = comp, \fd|BankRegister|saidaA[0]~124\, fd|BankRegister|saidaA[0]~124, mips, 1
instance = comp, \fd|BankRegister|registrador[0][0]\, fd|BankRegister|registrador[0][0], mips, 1
instance = comp, \fd|BankRegister|registrador[1][0]\, fd|BankRegister|registrador[1][0], mips, 1
instance = comp, \fd|BankRegister|saidaA[0]~125\, fd|BankRegister|saidaA[0]~125, mips, 1
instance = comp, \fd|BankRegister|registrador[2][0]\, fd|BankRegister|registrador[2][0], mips, 1
instance = comp, \fd|BankRegister|saidaA[0]~126\, fd|BankRegister|saidaA[0]~126, mips, 1
instance = comp, \fd|BankRegister|saidaA[0]~127\, fd|BankRegister|saidaA[0]~127, mips, 1
instance = comp, \fd|BankRegister|registrador[6][0]\, fd|BankRegister|registrador[6][0], mips, 1
instance = comp, \fd|BankRegister|saidaB[0]~122\, fd|BankRegister|saidaB[0]~122, mips, 1
instance = comp, \fd|BankRegister|registrador[7][0]~feeder\, fd|BankRegister|registrador[7][0]~feeder, mips, 1
instance = comp, \fd|BankRegister|registrador[7][0]\, fd|BankRegister|registrador[7][0], mips, 1
instance = comp, \fd|BankRegister|saidaB[0]~123\, fd|BankRegister|saidaB[0]~123, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[0]~39\, fd|MuxSaidaBankRegister|selected[0]~39, mips, 1
instance = comp, \fd|ALU|adder|a0|vaium~0\, fd|ALU|adder|a0|vaium~0, mips, 1
instance = comp, \fd|ALU|adder|addsloop:1:add1to31|vaium~0\, fd|ALU|adder|\addsloop:1:add1to31|vaium~0, mips, 1
instance = comp, \fd|ALU|adder|addsloop:2:add1to31|soma\, fd|ALU|adder|\addsloop:2:add1to31|soma, mips, 1
instance = comp, \fd|ALU|final|selected[2]~10\, fd|ALU|final|selected[2]~10, mips, 1
instance = comp, \fd|ALU|final|selected[2]~11\, fd|ALU|final|selected[2]~11, mips, 1
instance = comp, \fd|Ram|q[0]~1\, fd|Ram|q[0]~1, mips, 1
instance = comp, \fd|MuxRegRam|selected[0]~2\, fd|MuxRegRam|selected[0]~2, mips, 1
instance = comp, \fd|BankRegister|registrador[3][0]\, fd|BankRegister|registrador[3][0], mips, 1
instance = comp, \fd|BankRegister|saidaB[0]~120\, fd|BankRegister|saidaB[0]~120, mips, 1
instance = comp, \fd|BankRegister|saidaB[0]~121\, fd|BankRegister|saidaB[0]~121, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[0]~38\, fd|MuxSaidaBankRegister|selected[0]~38, mips, 1
instance = comp, \fd|ALU|out2[0]\, fd|ALU|out2[0], mips, 1
instance = comp, \fd|ALU|adder|a0|w2\, fd|ALU|adder|a0|w2, mips, 1
instance = comp, \fd|ALU|adder|a0|soma~0\, fd|ALU|adder|a0|soma~0, mips, 1
instance = comp, \fd|ALU|final|selected[0]~32\, fd|ALU|final|selected[0]~32, mips, 1
instance = comp, \fd|ALU|final|selected[0]~33\, fd|ALU|final|selected[0]~33, mips, 1
instance = comp, \fd|Ram|q[2]~3\, fd|Ram|q[2]~3, mips, 1
instance = comp, \fd|MuxRegRam|selected[2]~0\, fd|MuxRegRam|selected[2]~0, mips, 1
instance = comp, \fd|BankRegister|registrador[1][2]\, fd|BankRegister|registrador[1][2], mips, 1
instance = comp, \fd|BankRegister|saidaB[2]~114\, fd|BankRegister|saidaB[2]~114, mips, 1
instance = comp, \fd|BankRegister|saidaB[2]~115\, fd|BankRegister|saidaB[2]~115, mips, 1
instance = comp, \fd|BankRegister|registrador[6][2]\, fd|BankRegister|registrador[6][2], mips, 1
instance = comp, \fd|BankRegister|saidaB[2]~112\, fd|BankRegister|saidaB[2]~112, mips, 1
instance = comp, \fd|BankRegister|registrador[7][2]\, fd|BankRegister|registrador[7][2], mips, 1
instance = comp, \fd|BankRegister|saidaB[2]~113\, fd|BankRegister|saidaB[2]~113, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[2]~34\, fd|MuxSaidaBankRegister|selected[2]~34, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[2]~35\, fd|MuxSaidaBankRegister|selected[2]~35, mips, 1
instance = comp, \fd|ALU|adder|addsloop:2:add1to31|vaium~0\, fd|ALU|adder|\addsloop:2:add1to31|vaium~0, mips, 1
instance = comp, \fd|ALU|adder|addsloop:3:add1to31|vaium~0\, fd|ALU|adder|\addsloop:3:add1to31|vaium~0, mips, 1
instance = comp, \fd|ALU|adder|addsloop:4:add1to31|soma\, fd|ALU|adder|\addsloop:4:add1to31|soma, mips, 1
instance = comp, \fd|ALU|final|selected[4]~3\, fd|ALU|final|selected[4]~3, mips, 1
instance = comp, \fd|MuxRegRam|selected[4]~4\, fd|MuxRegRam|selected[4]~4, mips, 1
instance = comp, \fd|BankRegister|registrador[4][4]\, fd|BankRegister|registrador[4][4], mips, 1
instance = comp, \fd|BankRegister|saidaA[4]~108\, fd|BankRegister|saidaA[4]~108, mips, 1
instance = comp, \fd|BankRegister|saidaA[4]~109\, fd|BankRegister|saidaA[4]~109, mips, 1
instance = comp, \fd|BankRegister|saidaA[4]~110\, fd|BankRegister|saidaA[4]~110, mips, 1
instance = comp, \fd|BankRegister|saidaA[4]~111\, fd|BankRegister|saidaA[4]~111, mips, 1
instance = comp, \fd|ALU|adder|addsloop:4:add1to31|vaium~0\, fd|ALU|adder|\addsloop:4:add1to31|vaium~0, mips, 1
instance = comp, \fd|BankRegister|registrador[4][5]\, fd|BankRegister|registrador[4][5], mips, 1
instance = comp, \fd|BankRegister|registrador[6][5]\, fd|BankRegister|registrador[6][5], mips, 1
instance = comp, \fd|BankRegister|saidaB[5]~100\, fd|BankRegister|saidaB[5]~100, mips, 1
instance = comp, \fd|BankRegister|registrador[5][5]~feeder\, fd|BankRegister|registrador[5][5]~feeder, mips, 1
instance = comp, \fd|BankRegister|registrador[5][5]\, fd|BankRegister|registrador[5][5], mips, 1
instance = comp, \fd|BankRegister|registrador[7][5]\, fd|BankRegister|registrador[7][5], mips, 1
instance = comp, \fd|BankRegister|saidaB[5]~101\, fd|BankRegister|saidaB[5]~101, mips, 1
instance = comp, \fd|BankRegister|registrador[0][5]\, fd|BankRegister|registrador[0][5], mips, 1
instance = comp, \fd|BankRegister|registrador[2][5]\, fd|BankRegister|registrador[2][5], mips, 1
instance = comp, \fd|BankRegister|registrador[3][5]\, fd|BankRegister|registrador[3][5], mips, 1
instance = comp, \fd|BankRegister|saidaB[5]~102\, fd|BankRegister|saidaB[5]~102, mips, 1
instance = comp, \fd|BankRegister|saidaB[5]~103\, fd|BankRegister|saidaB[5]~103, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[5]~29\, fd|MuxSaidaBankRegister|selected[5]~29, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[5]~30\, fd|MuxSaidaBankRegister|selected[5]~30, mips, 1
instance = comp, \fd|ALU|adder|addsloop:5:add1to31|soma\, fd|ALU|adder|\addsloop:5:add1to31|soma, mips, 1
instance = comp, \fd|ALU|final|selected[5]~62\, fd|ALU|final|selected[5]~62, mips, 1
instance = comp, \fd|ALU|final|selected[5]~63\, fd|ALU|final|selected[5]~63, mips, 1
instance = comp, \fd|MuxRegRam|selected[5]~5\, fd|MuxRegRam|selected[5]~5, mips, 1
instance = comp, \fd|BankRegister|registrador[1][5]\, fd|BankRegister|registrador[1][5], mips, 1
instance = comp, \fd|BankRegister|saidaA[5]~105\, fd|BankRegister|saidaA[5]~105, mips, 1
instance = comp, \fd|BankRegister|saidaA[5]~106\, fd|BankRegister|saidaA[5]~106, mips, 1
instance = comp, \fd|BankRegister|saidaA[5]~104\, fd|BankRegister|saidaA[5]~104, mips, 1
instance = comp, \fd|BankRegister|saidaA[5]~107\, fd|BankRegister|saidaA[5]~107, mips, 1
instance = comp, \fd|ALU|adder|addsloop:5:add1to31|vaium~0\, fd|ALU|adder|\addsloop:5:add1to31|vaium~0, mips, 1
instance = comp, \fd|BankRegister|registrador[2][6]~feeder\, fd|BankRegister|registrador[2][6]~feeder, mips, 1
instance = comp, \fd|BankRegister|registrador[2][6]\, fd|BankRegister|registrador[2][6], mips, 1
instance = comp, \fd|BankRegister|registrador[3][6]~feeder\, fd|BankRegister|registrador[3][6]~feeder, mips, 1
instance = comp, \fd|BankRegister|registrador[3][6]\, fd|BankRegister|registrador[3][6], mips, 1
instance = comp, \fd|BankRegister|saidaB[6]~98\, fd|BankRegister|saidaB[6]~98, mips, 1
instance = comp, \fd|BankRegister|registrador[0][6]\, fd|BankRegister|registrador[0][6], mips, 1
instance = comp, \fd|BankRegister|saidaB[6]~99\, fd|BankRegister|saidaB[6]~99, mips, 1
instance = comp, \fd|BankRegister|registrador[6][6]\, fd|BankRegister|registrador[6][6], mips, 1
instance = comp, \fd|BankRegister|registrador[4][6]\, fd|BankRegister|registrador[4][6], mips, 1
instance = comp, \fd|BankRegister|saidaB[6]~96\, fd|BankRegister|saidaB[6]~96, mips, 1
instance = comp, \fd|BankRegister|registrador[5][6]\, fd|BankRegister|registrador[5][6], mips, 1
instance = comp, \fd|BankRegister|registrador[7][6]\, fd|BankRegister|registrador[7][6], mips, 1
instance = comp, \fd|BankRegister|saidaB[6]~97\, fd|BankRegister|saidaB[6]~97, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[6]~28\, fd|MuxSaidaBankRegister|selected[6]~28, mips, 1
instance = comp, \fd|ALU|adder|addsloop:6:add1to31|soma\, fd|ALU|adder|\addsloop:6:add1to31|soma, mips, 1
instance = comp, \fd|ALU|final|selected[6]~60\, fd|ALU|final|selected[6]~60, mips, 1
instance = comp, \fd|ALU|final|selected[6]~61\, fd|ALU|final|selected[6]~61, mips, 1
instance = comp, \fd|MuxRegRam|selected[6]~6\, fd|MuxRegRam|selected[6]~6, mips, 1
instance = comp, \fd|BankRegister|registrador[1][6]\, fd|BankRegister|registrador[1][6], mips, 1
instance = comp, \fd|BankRegister|saidaA[6]~101\, fd|BankRegister|saidaA[6]~101, mips, 1
instance = comp, \fd|BankRegister|saidaA[6]~102\, fd|BankRegister|saidaA[6]~102, mips, 1
instance = comp, \fd|BankRegister|saidaA[6]~100\, fd|BankRegister|saidaA[6]~100, mips, 1
instance = comp, \fd|BankRegister|saidaA[6]~103\, fd|BankRegister|saidaA[6]~103, mips, 1
instance = comp, \fd|ALU|adder|addsloop:6:add1to31|vaium~0\, fd|ALU|adder|\addsloop:6:add1to31|vaium~0, mips, 1
instance = comp, \fd|BankRegister|registrador[1][7]\, fd|BankRegister|registrador[1][7], mips, 1
instance = comp, \fd|BankRegister|registrador[2][7]~feeder\, fd|BankRegister|registrador[2][7]~feeder, mips, 1
instance = comp, \fd|BankRegister|registrador[2][7]\, fd|BankRegister|registrador[2][7], mips, 1
instance = comp, \fd|BankRegister|registrador[3][7]~feeder\, fd|BankRegister|registrador[3][7]~feeder, mips, 1
instance = comp, \fd|BankRegister|registrador[3][7]\, fd|BankRegister|registrador[3][7], mips, 1
instance = comp, \fd|BankRegister|saidaB[7]~94\, fd|BankRegister|saidaB[7]~94, mips, 1
instance = comp, \fd|BankRegister|saidaB[7]~95\, fd|BankRegister|saidaB[7]~95, mips, 1
instance = comp, \fd|BankRegister|registrador[6][7]\, fd|BankRegister|registrador[6][7], mips, 1
instance = comp, \fd|BankRegister|registrador[4][7]\, fd|BankRegister|registrador[4][7], mips, 1
instance = comp, \fd|BankRegister|saidaB[7]~92\, fd|BankRegister|saidaB[7]~92, mips, 1
instance = comp, \fd|BankRegister|registrador[5][7]\, fd|BankRegister|registrador[5][7], mips, 1
instance = comp, \fd|BankRegister|registrador[7][7]\, fd|BankRegister|registrador[7][7], mips, 1
instance = comp, \fd|BankRegister|saidaB[7]~93\, fd|BankRegister|saidaB[7]~93, mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[7]~27\, fd|MuxSaidaBankRegister|selected[7]~27, mips, 1
instance = comp, \fd|ALU|adder|addsloop:7:add1to31|soma\, fd|ALU|adder|\addsloop:7:add1to31|soma, mips, 1
instance = comp, \fd|ALU|final|selected[7]~67\, fd|ALU|final|selected[7]~67, mips, 1
instance = comp, \fd|ALU|final|selected[7]~57\, fd|ALU|final|selected[7]~57, mips, 1
instance = comp, \fd|MuxRegRam|selected[7]~7\, fd|MuxRegRam|selected[7]~7, mips, 1
instance = comp, \fd|BankRegister|registrador[0][7]\, fd|BankRegister|registrador[0][7], mips, 1
instance = comp, \fd|BankRegister|saidaA[7]~97\, fd|BankRegister|saidaA[7]~97, mips, 1
instance = comp, \fd|BankRegister|saidaA[7]~98\, fd|BankRegister|saidaA[7]~98, mips, 1
instance = comp, \fd|BankRegister|saidaA[7]~96\, fd|BankRegister|saidaA[7]~96, mips, 1
instance = comp, \fd|BankRegister|saidaA[7]~99\, fd|BankRegister|saidaA[7]~99, mips, 1
instance = comp, \fd|ALU|adder|addsloop:7:add1to31|vaium~0\, fd|ALU|adder|\addsloop:7:add1to31|vaium~0, mips, 1
instance = comp, \fd|ALU|adder|addsloop:8:add1to31|soma\, fd|ALU|adder|\addsloop:8:add1to31|soma, mips, 1
instance = comp, \fd|ALU|final|selected[8]~42\, fd|ALU|final|selected[8]~42, mips, 1
instance = comp, \fd|beqAnd~8\, fd|beqAnd~8, mips, 1
instance = comp, \fd|beqAnd~7\, fd|beqAnd~7, mips, 1
instance = comp, \fd|beqAnd~6\, fd|beqAnd~6, mips, 1
instance = comp, \fd|beqAnd~10\, fd|beqAnd~10, mips, 1
instance = comp, \fd|beqAnd~9\, fd|beqAnd~9, mips, 1
instance = comp, \fd|beqAnd~11\, fd|beqAnd~11, mips, 1
instance = comp, \fd|beqAnd~12\, fd|beqAnd~12, mips, 1
instance = comp, \ucfd|ULAop[0]~0\, ucfd|ULAop[0]~0, mips, 1
instance = comp, \fd|beqAnd~5\, fd|beqAnd~5, mips, 1
instance = comp, \fd|beqAnd~0\, fd|beqAnd~0, mips, 1
instance = comp, \fd|beqAnd~1\, fd|beqAnd~1, mips, 1
instance = comp, \fd|beqAnd~2\, fd|beqAnd~2, mips, 1
instance = comp, \fd|beqAnd~3\, fd|beqAnd~3, mips, 1
instance = comp, \fd|beqAnd~4\, fd|beqAnd~4, mips, 1
instance = comp, \fd|beqAnd~13\, fd|beqAnd~13, mips, 1
instance = comp, \fd|adder2|addsloop:15:add1to31|vaium~0\, fd|adder2|\addsloop:15:add1to31|vaium~0, mips, 1
instance = comp, \fd|adder|addsloop:16:add1to31|soma\, fd|adder|\addsloop:16:add1to31|soma, mips, 1
instance = comp, \fd|MuxPC|selected[16]~1\, fd|MuxPC|selected[16]~1, mips, 1
instance = comp, \fd|PC|DOUT[16]\, fd|PC|DOUT[16], mips, 1
instance = comp, \fd|adder2|addsloop:16:add1to31|vaium~0\, fd|adder2|\addsloop:16:add1to31|vaium~0, mips, 1
instance = comp, \fd|adder|addsloop:16:add1to31|w3\, fd|adder|\addsloop:16:add1to31|w3, mips, 1
instance = comp, \fd|adder|addsloop:17:add1to31|soma\, fd|adder|\addsloop:17:add1to31|soma, mips, 1
instance = comp, \fd|MuxPC|selected[17]~0\, fd|MuxPC|selected[17]~0, mips, 1
instance = comp, \fd|PC|DOUT[17]\, fd|PC|DOUT[17], mips, 1
instance = comp, \fd|Rom|content~0\, fd|Rom|content~0, mips, 1
instance = comp, \fd|Rom|content~12\, fd|Rom|content~12, mips, 1
instance = comp, \ucfd|Equal4~0\, ucfd|Equal4~0, mips, 1
instance = comp, \fd|adder|addsloop:6:add1to31|soma\, fd|adder|\addsloop:6:add1to31|soma, mips, 1
instance = comp, \fd|MuxPC|selected[6]~7\, fd|MuxPC|selected[6]~7, mips, 1
instance = comp, \fd|PC|DOUT[6]\, fd|PC|DOUT[6], mips, 1
instance = comp, \fd|Rom|content~1\, fd|Rom|content~1, mips, 1
instance = comp, \fd|Rom|content~14\, fd|Rom|content~14, mips, 1
instance = comp, \fd|UCalu|output[2]~1\, fd|UCalu|output[2]~1, mips, 1
instance = comp, \fd|ALU|adder|addsloop:1:add1to31|soma\, fd|ALU|adder|\addsloop:1:add1to31|soma, mips, 1
instance = comp, \fd|ALU|final|selected[1]~12\, fd|ALU|final|selected[1]~12, mips, 1
instance = comp, \fd|ALU|final|selected[1]~13\, fd|ALU|final|selected[1]~13, mips, 1
instance = comp, \fd|Ram|q[3]~4\, fd|Ram|q[3]~4, mips, 1
instance = comp, \fd|MuxRegRam|selected[3]~3\, fd|MuxRegRam|selected[3]~3, mips, 1
instance = comp, \fd|BankRegister|registrador[1][3]\, fd|BankRegister|registrador[1][3], mips, 1
instance = comp, \convhex1|rascSaida7seg[0]~0\, convhex1|rascSaida7seg[0]~0, mips, 1
instance = comp, \convhex1|rascSaida7seg[1]~1\, convhex1|rascSaida7seg[1]~1, mips, 1
instance = comp, \convhex1|rascSaida7seg[2]~2\, convhex1|rascSaida7seg[2]~2, mips, 1
instance = comp, \convhex1|rascSaida7seg[3]~3\, convhex1|rascSaida7seg[3]~3, mips, 1
instance = comp, \convhex1|rascSaida7seg[4]~4\, convhex1|rascSaida7seg[4]~4, mips, 1
instance = comp, \convhex1|rascSaida7seg[5]~5\, convhex1|rascSaida7seg[5]~5, mips, 1
instance = comp, \convhex1|rascSaida7seg[6]~6\, convhex1|rascSaida7seg[6]~6, mips, 1
instance = comp, \convhex2|rascSaida7seg[0]~0\, convhex2|rascSaida7seg[0]~0, mips, 1
instance = comp, \convhex2|rascSaida7seg[1]~1\, convhex2|rascSaida7seg[1]~1, mips, 1
instance = comp, \convhex2|rascSaida7seg[2]~2\, convhex2|rascSaida7seg[2]~2, mips, 1
instance = comp, \convhex2|rascSaida7seg[3]~3\, convhex2|rascSaida7seg[3]~3, mips, 1
instance = comp, \convhex2|rascSaida7seg[4]~4\, convhex2|rascSaida7seg[4]~4, mips, 1
instance = comp, \convhex2|rascSaida7seg[5]~5\, convhex2|rascSaida7seg[5]~5, mips, 1
instance = comp, \convhex2|rascSaida7seg[6]~6\, convhex2|rascSaida7seg[6]~6, mips, 1
instance = comp, \convhex3|rascSaida7seg[0]~0\, convhex3|rascSaida7seg[0]~0, mips, 1
instance = comp, \convhex3|rascSaida7seg[1]~1\, convhex3|rascSaida7seg[1]~1, mips, 1
instance = comp, \convhex3|rascSaida7seg[2]~2\, convhex3|rascSaida7seg[2]~2, mips, 1
instance = comp, \convhex3|rascSaida7seg[3]~3\, convhex3|rascSaida7seg[3]~3, mips, 1
instance = comp, \convhex3|rascSaida7seg[4]~4\, convhex3|rascSaida7seg[4]~4, mips, 1
instance = comp, \convhex3|rascSaida7seg[5]~5\, convhex3|rascSaida7seg[5]~5, mips, 1
instance = comp, \convhex3|rascSaida7seg[6]~6\, convhex3|rascSaida7seg[6]~6, mips, 1
instance = comp, \convhex4|rascSaida7seg[0]~0\, convhex4|rascSaida7seg[0]~0, mips, 1
instance = comp, \convhex4|rascSaida7seg[1]~1\, convhex4|rascSaida7seg[1]~1, mips, 1
instance = comp, \convhex4|rascSaida7seg[2]~2\, convhex4|rascSaida7seg[2]~2, mips, 1
instance = comp, \convhex4|rascSaida7seg[3]~3\, convhex4|rascSaida7seg[3]~3, mips, 1
instance = comp, \convhex4|rascSaida7seg[4]~4\, convhex4|rascSaida7seg[4]~4, mips, 1
instance = comp, \convhex4|rascSaida7seg[5]~5\, convhex4|rascSaida7seg[5]~5, mips, 1
instance = comp, \convhex4|rascSaida7seg[6]~6\, convhex4|rascSaida7seg[6]~6, mips, 1
instance = comp, \convhex5|rascSaida7seg[0]~0\, convhex5|rascSaida7seg[0]~0, mips, 1
instance = comp, \convhex5|rascSaida7seg[1]~1\, convhex5|rascSaida7seg[1]~1, mips, 1
instance = comp, \convhex5|rascSaida7seg[2]~2\, convhex5|rascSaida7seg[2]~2, mips, 1
instance = comp, \convhex5|rascSaida7seg[3]~3\, convhex5|rascSaida7seg[3]~3, mips, 1
instance = comp, \convhex5|rascSaida7seg[4]~4\, convhex5|rascSaida7seg[4]~4, mips, 1
instance = comp, \convhex5|rascSaida7seg[5]~5\, convhex5|rascSaida7seg[5]~5, mips, 1
instance = comp, \convhex5|rascSaida7seg[6]~6\, convhex5|rascSaida7seg[6]~6, mips, 1
instance = comp, \convhex6|rascSaida7seg[0]~0\, convhex6|rascSaida7seg[0]~0, mips, 1
instance = comp, \convhex6|rascSaida7seg[1]~1\, convhex6|rascSaida7seg[1]~1, mips, 1
instance = comp, \convhex6|rascSaida7seg[2]~2\, convhex6|rascSaida7seg[2]~2, mips, 1
instance = comp, \convhex6|rascSaida7seg[3]~3\, convhex6|rascSaida7seg[3]~3, mips, 1
instance = comp, \convhex6|rascSaida7seg[4]~4\, convhex6|rascSaida7seg[4]~4, mips, 1
instance = comp, \convhex6|rascSaida7seg[5]~5\, convhex6|rascSaida7seg[5]~5, mips, 1
instance = comp, \convhex6|rascSaida7seg[6]~6\, convhex6|rascSaida7seg[6]~6, mips, 1
instance = comp, \convhex7|rascSaida7seg[0]~0\, convhex7|rascSaida7seg[0]~0, mips, 1
instance = comp, \convhex7|rascSaida7seg[1]~1\, convhex7|rascSaida7seg[1]~1, mips, 1
instance = comp, \convhex7|rascSaida7seg[2]~2\, convhex7|rascSaida7seg[2]~2, mips, 1
instance = comp, \convhex7|rascSaida7seg[3]~3\, convhex7|rascSaida7seg[3]~3, mips, 1
instance = comp, \convhex7|rascSaida7seg[4]~4\, convhex7|rascSaida7seg[4]~4, mips, 1
instance = comp, \convhex7|rascSaida7seg[5]~5\, convhex7|rascSaida7seg[5]~5, mips, 1
instance = comp, \convhex7|rascSaida7seg[6]~6\, convhex7|rascSaida7seg[6]~6, mips, 1
instance = comp, \fd|ALU|adder|v~0\, fd|ALU|adder|v~0, mips, 1
instance = comp, \fd|adder|addsloop:17:add1to31|w3\, fd|adder|\addsloop:17:add1to31|w3, mips, 1
instance = comp, \fd|adder|addsloop:15:add1to31|w3\, fd|adder|\addsloop:15:add1to31|w3, mips, 1
instance = comp, \fd|adder2|addsloop:17:add1to31|vaium~0\, fd|adder2|\addsloop:17:add1to31|vaium~0, mips, 1
instance = comp, \fd|adder2|addsloop:18:add1to31|soma\, fd|adder2|\addsloop:18:add1to31|soma, mips, 1
instance = comp, \fd|adder|addsloop:18:add1to31|soma\, fd|adder|\addsloop:18:add1to31|soma, mips, 1
instance = comp, \fd|PC|DOUT[18]~7\, fd|PC|DOUT[18]~7, mips, 1
instance = comp, \fd|PC|DOUT[18]\, fd|PC|DOUT[18], mips, 1
instance = comp, \fd|adder|addsloop:19:add1to31|soma\, fd|adder|\addsloop:19:add1to31|soma, mips, 1
instance = comp, \fd|adder2|addsloop:18:add1to31|vaium~0\, fd|adder2|\addsloop:18:add1to31|vaium~0, mips, 1
instance = comp, \fd|adder|addsloop:18:add1to31|w3\, fd|adder|\addsloop:18:add1to31|w3, mips, 1
instance = comp, \fd|adder2|addsloop:19:add1to31|soma\, fd|adder2|\addsloop:19:add1to31|soma, mips, 1
instance = comp, \fd|PC|DOUT[19]~8\, fd|PC|DOUT[19]~8, mips, 1
instance = comp, \fd|PC|DOUT[19]\, fd|PC|DOUT[19], mips, 1
instance = comp, \fd|adder|addsloop:19:add1to31|w3\, fd|adder|\addsloop:19:add1to31|w3, mips, 1
instance = comp, \fd|adder|addsloop:20:add1to31|soma\, fd|adder|\addsloop:20:add1to31|soma, mips, 1
instance = comp, \fd|adder2|addsloop:19:add1to31|vaium~0\, fd|adder2|\addsloop:19:add1to31|vaium~0, mips, 1
instance = comp, \fd|adder2|addsloop:20:add1to31|soma\, fd|adder2|\addsloop:20:add1to31|soma, mips, 1
instance = comp, \fd|PC|DOUT[20]~9\, fd|PC|DOUT[20]~9, mips, 1
instance = comp, \fd|PC|DOUT[20]\, fd|PC|DOUT[20], mips, 1
instance = comp, \fd|adder2|addsloop:20:add1to31|vaium~0\, fd|adder2|\addsloop:20:add1to31|vaium~0, mips, 1
instance = comp, \fd|adder|addsloop:21:add1to31|soma\, fd|adder|\addsloop:21:add1to31|soma, mips, 1
instance = comp, \fd|MuxPC|selected[21]~9\, fd|MuxPC|selected[21]~9, mips, 1
instance = comp, \fd|PC|DOUT[21]\, fd|PC|DOUT[21], mips, 1
instance = comp, \fd|adder|addsloop:22:add1to31|soma\, fd|adder|\addsloop:22:add1to31|soma, mips, 1
instance = comp, \fd|adder2|addsloop:21:add1to31|vaium~0\, fd|adder2|\addsloop:21:add1to31|vaium~0, mips, 1
instance = comp, \fd|MuxPC|selected[22]~10\, fd|MuxPC|selected[22]~10, mips, 1
instance = comp, \fd|PC|DOUT[22]\, fd|PC|DOUT[22], mips, 1
instance = comp, \fd|adder|addsloop:22:add1to31|w3\, fd|adder|\addsloop:22:add1to31|w3, mips, 1
instance = comp, \fd|adder|addsloop:23:add1to31|soma\, fd|adder|\addsloop:23:add1to31|soma, mips, 1
instance = comp, \fd|adder|addsloop:20:add1to31|w3\, fd|adder|\addsloop:20:add1to31|w3, mips, 1
instance = comp, \fd|adder2|addsloop:22:add1to31|vaium~0\, fd|adder2|\addsloop:22:add1to31|vaium~0, mips, 1
instance = comp, \fd|adder2|addsloop:23:add1to31|soma\, fd|adder2|\addsloop:23:add1to31|soma, mips, 1
instance = comp, \fd|PC|DOUT[23]~10\, fd|PC|DOUT[23]~10, mips, 1
instance = comp, \fd|PC|DOUT[23]\, fd|PC|DOUT[23], mips, 1
instance = comp, \fd|adder|addsloop:23:add1to31|w3\, fd|adder|\addsloop:23:add1to31|w3, mips, 1
instance = comp, \fd|adder|addsloop:21:add1to31|w3\, fd|adder|\addsloop:21:add1to31|w3, mips, 1
instance = comp, \fd|adder2|addsloop:23:add1to31|vaium~0\, fd|adder2|\addsloop:23:add1to31|vaium~0, mips, 1
instance = comp, \fd|adder2|addsloop:24:add1to31|soma\, fd|adder2|\addsloop:24:add1to31|soma, mips, 1
instance = comp, \fd|adder|addsloop:24:add1to31|soma\, fd|adder|\addsloop:24:add1to31|soma, mips, 1
instance = comp, \fd|PC|DOUT[24]~11\, fd|PC|DOUT[24]~11, mips, 1
instance = comp, \fd|PC|DOUT[24]\, fd|PC|DOUT[24], mips, 1
instance = comp, \fd|adder|addsloop:24:add1to31|w3\, fd|adder|\addsloop:24:add1to31|w3, mips, 1
instance = comp, \fd|adder2|addsloop:24:add1to31|vaium~0\, fd|adder2|\addsloop:24:add1to31|vaium~0, mips, 1
instance = comp, \fd|adder2|addsloop:25:add1to31|soma\, fd|adder2|\addsloop:25:add1to31|soma, mips, 1
instance = comp, \fd|adder|addsloop:25:add1to31|soma\, fd|adder|\addsloop:25:add1to31|soma, mips, 1
instance = comp, \fd|PC|DOUT[25]~12\, fd|PC|DOUT[25]~12, mips, 1
instance = comp, \fd|PC|DOUT[25]\, fd|PC|DOUT[25], mips, 1
instance = comp, \fd|adder2|addsloop:25:add1to31|vaium~0\, fd|adder2|\addsloop:25:add1to31|vaium~0, mips, 1
instance = comp, \fd|adder|addsloop:25:add1to31|w3\, fd|adder|\addsloop:25:add1to31|w3, mips, 1
instance = comp, \fd|adder|addsloop:26:add1to31|soma\, fd|adder|\addsloop:26:add1to31|soma, mips, 1
instance = comp, \fd|MuxPC|selected[26]~11\, fd|MuxPC|selected[26]~11, mips, 1
instance = comp, \fd|PC|DOUT[26]\, fd|PC|DOUT[26], mips, 1
instance = comp, \fd|adder2|addsloop:26:add1to31|vaium~0\, fd|adder2|\addsloop:26:add1to31|vaium~0, mips, 1
instance = comp, \fd|adder|addsloop:27:add1to31|soma\, fd|adder|\addsloop:27:add1to31|soma, mips, 1
instance = comp, \fd|MuxPC|selected[27]~12\, fd|MuxPC|selected[27]~12, mips, 1
instance = comp, \fd|PC|DOUT[27]\, fd|PC|DOUT[27], mips, 1
instance = comp, \fd|adder|addsloop:27:add1to31|w3\, fd|adder|\addsloop:27:add1to31|w3, mips, 1
instance = comp, \fd|MuxPC|selected[31]~13\, fd|MuxPC|selected[31]~13, mips, 1
instance = comp, \fd|adder2|addsloop:27:add1to31|vaium~0\, fd|adder2|\addsloop:27:add1to31|vaium~0, mips, 1
instance = comp, \fd|MuxPC|selected[28]~14\, fd|MuxPC|selected[28]~14, mips, 1
instance = comp, \fd|PC|DOUT[28]\, fd|PC|DOUT[28], mips, 1
instance = comp, \fd|adder|addsloop:26:add1to31|w3\, fd|adder|\addsloop:26:add1to31|w3, mips, 1
instance = comp, \fd|adder2|addsloop:28:add1to31|vaium~0\, fd|adder2|\addsloop:28:add1to31|vaium~0, mips, 1
instance = comp, \fd|adder|addsloop:28:add1to31|w3\, fd|adder|\addsloop:28:add1to31|w3, mips, 1
instance = comp, \fd|MuxPC|selected[29]~15\, fd|MuxPC|selected[29]~15, mips, 1
instance = comp, \fd|PC|DOUT[29]\, fd|PC|DOUT[29], mips, 1
instance = comp, \fd|adder2|addsloop:29:add1to31|vaium~0\, fd|adder2|\addsloop:29:add1to31|vaium~0, mips, 1
instance = comp, \fd|adder|addsloop:30:add1to31|soma\, fd|adder|\addsloop:30:add1to31|soma, mips, 1
instance = comp, \fd|MuxPC|selected[30]~16\, fd|MuxPC|selected[30]~16, mips, 1
instance = comp, \fd|PC|DOUT[30]\, fd|PC|DOUT[30], mips, 1
instance = comp, \fd|adder|addsloop:31:add1to31|soma\, fd|adder|\addsloop:31:add1to31|soma, mips, 1
instance = comp, \fd|adder2|addsloop:30:add1to31|vaium~0\, fd|adder2|\addsloop:30:add1to31|vaium~0, mips, 1
instance = comp, \fd|MuxPC|selected[31]~17\, fd|MuxPC|selected[31]~17, mips, 1
instance = comp, \fd|PC|DOUT[31]\, fd|PC|DOUT[31], mips, 1
instance = comp, \fd|MuxSaidaBankRegister|selected[0]~41\, fd|MuxSaidaBankRegister|selected[0]~41, mips, 1
instance = comp, \fd|ALU|final|selected[7]~64\, fd|ALU|final|selected[7]~64, mips, 1
instance = comp, \fd|ALU|final|selected[30]~65\, fd|ALU|final|selected[30]~65, mips, 1
instance = comp, \fd|ALU|final|selected[31]~66\, fd|ALU|final|selected[31]~66, mips, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, mips, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, mips, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, mips, 1
instance = comp, \clk~input\, clk~input, mips, 1
