// Seed: 1507689029
module module_0 (
    input supply1 id_0
);
  always id_2 = id_0;
  assign module_3.id_11 = 0;
  assign module_1.id_0  = 0;
endmodule
module module_1 (
    input  tri  id_0,
    output wand id_1
);
  supply1 id_3 = id_0;
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    input uwire id_0,
    input wor   id_1
);
  wand id_3;
  assign id_3 = 1'b0;
  wor id_4;
  module_0 modCall_1 (id_1);
  assign modCall_1.id_2 = 0;
  assign id_4 = 1'h0;
  supply1 id_5 = id_1;
endmodule
module module_3 (
    output uwire id_0,
    output tri1 id_1,
    input tri id_2,
    output wor id_3,
    output supply1 id_4,
    output tri1 id_5,
    input tri1 id_6,
    output uwire id_7
    , id_13,
    input wor id_8,
    output tri1 id_9,
    output uwire id_10,
    output tri id_11
);
  nor primCall (id_11, id_8, id_2, id_6, id_13);
  module_0 modCall_1 (id_8);
endmodule
