
// Generated by Cadence Encounter(R) RTL Compiler v09.10-p104_1

module processsing_block_8x8(a, b, \before_adder[0] , \before_adder[1]
     );
  input [7:0] a, b;
  output [15:0] \before_adder[0] , \before_adder[1] ;
  wire [7:0] a, b;
  wire [15:0] \before_adder[0] , \before_adder[1] ;
endmodule

