<root><simulation><result_generated_time />2023-05-13 00:51:34<layer><layer_spec />{'B': 1, 'K': 320, 'C': 960, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />15052800<total_data_size_element />{'W': 307200, 'I': 47040, 'O': 15680}<total_data_reuse />{'W': 49, 'I': 320.0, 'O': 960}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_32']}, {'Row': ['C_16', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [28, 1, 1], 'O': [224, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 7)]], [[('K', 32)], [('C', 4)]], [], []]<I />[[[('K', 32)], []], [[], [('C', 4), ('OY', 7)]], [], []]<O />[[[], [('C', 4)]], [[('K', 32)], [('OY', 7)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2)], [('C', 2), ('C', 30), ('K', 5), ('OX', 7), ('C', 4)], []]<I />[[('K', 2), ('C', 2), ('C', 30), ('K', 5)], [('OX', 7), ('C', 4)], []]<O />[[('K', 2), ('C', 2), ('C', 30)], [('K', 5), ('OX', 7), ('C', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [7.0, 1, 7, 1], 'I': [32.0, 10.0, 1.0, 1.0], 'O': [4.0, 60, 4, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 2457600, 2457600], 'I': [480, 376320, 376320], 'O': [16, 125440, 125440], 'O_partial': [16, 125440, 0], 'O_final': [0, 0, 125440]}<actual_mem_utilization_individual />{'W': [0.03, 0.07, 0.0], 'I': [0.94, 0.01, 0.0], 'O': [0.03, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.09, 0.0], 'I': [0.94, 0.09, 0.0], 'O': [0.03, 0.09, 0.0]}<effective_mem_size_bit />{'W': [8, 614400, 2457600], 'I': [480, 94080, 376320], 'O': [16, 125440, 125440], 'O_partial': [16, 125440, 0], 'O_final': [0, 0, 125440]}<total_unit_count />{'W': [896, 128, 1, 1], 'I': [896, 28, 1, 1], 'O': [896, 224, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [28, 28, 1, 1], 'O': [224, 224, 1, 1]}<duplicate_unit_count />{'W': [7.0, 1.0, 1.0, 1.0], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [4.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2150400, 2150400], [2150400, 307200], [307200, 0]]<I />[[235200, 47040], [47040, 47040], [47040, 0]]<O />[[(3747520, 3763200), (62720, 47040)], [(47040, 62720), (15680, 0)], [(0, 15680), (0, 0)]]<O_partial />[[(3747520, 3763200), (62720, 47040)], [(47040, 62720), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (15680, 0)], [(0, 15680), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[268800, 268800], [33600, 4800], [1200, 0]]<I />[[29400, 5880], [735, 735], [184, 0]]<O />[[(468440, 470400), (7840, 5880)], [(735, 980), (245, 0)], [(0, 61), (0, 0)]]<O_partial />[([468440, 470400], [7840, 5880]), ([735, 980], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [245, 0]), ([0, 61], [0, 0])]</mem_access_count_word><mac_count><active />15052800<idle />2150400</mac_count></basic_info><energy><total_energy />33019722.6<mem_energy_breakdown><W />[188.3, 3983.3, 1598.2]<I />[12.0, 145.7, 244.7]<O />[333.7, 194.2, 81.6]</mem_energy_breakdown><MAC_energy><active_MAC />32905420.8<idle_MAC />107520.0<total />33012940.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3601<utilization_without_data_loading />0.4167<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.4116<mac_utilize_temporal_without_data_loading />0.4762</mac_array_utilization><latency><latency_cycle_with_data_loading />40817<latency_cycle_without_data_loading />35278<ideal_computing_cycle />16800<data_loading><load_cycle_total />5539<load_cycle_individual />{'W': [4, 4800, 0], 'I': [27, 735, 0]}<load_cycle_combined />{'W': 4800, 'I': 735}</data_loading><mem_stalling><mem_stall_cycle_total />18478<mem_stall_cycle_individual />{'W': [[-16799], [-16798, 16798], [-16800, -16800]], 'I': [[-16799], [-3024, -2538], [-16800, -16800]], 'O': [[-16800], [-16800, -15820], [-16555, -16739]]}<mem_stall_cycle_shared />{'W': [[-16799], [-16798, 18478], [0, 0]], 'I': [[-16799], [-3024, 18478], [0, 0]], 'O': [[-16800], [-16800, -15820], [-16555, -16739]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 2457600, 2457600], 'I': [480, 376320, 376320], 'O': [16, 125440, 125440], 'O_partial': [16, 125440, 0], 'O_final': [0, 0, 125440]}<data_size_each_level_total />{'W': [2048, 2457600, 2457600], 'I': [13440, 376320, 376320], 'O': [3584, 125440, 125440]}<loop_cycles_each_level />{'W': [2, 16800, 16800], 'I': [600, 16800, 16800], 'O': [120, 16800, 16800]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [5, 1, 1], 'O': [60, 4, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [1024.0, 146.3], [146.3, 146.3]], 'I': [[8.0, 0.8], [22.4, 22.4], [22.4, 22.4]], 'O': [[8.0, 0.1], [29.9, 7.5], [7.5, 7.5]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1024.0, 146.3], [146.3, 146.3]], 'I': [[8.0, 4.0], [112.0, 22.4], [22.4, 22.4]], 'O': [[8.0, 8.0], [1792.0, 29.9], [29.9, 7.5]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [1024.0, 146.3], [146.3, 0]], 'I': [[8.0, 4.0], [112.0, 22.4], [22.4, 0]], 'O': [[8.0, 0.1], [29.9, 7.5], [7.5, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [1173.3, 198.6], [168.7, 7.5]], 'I': [[8.0, 4.0], [1173.3, 198.6], [168.7, 7.5]], 'O': [[8.0, 0.1], [1173.3, 198.6], [168.7, 7.5]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 16800], [2, 2, 8400], [16800, 16800, 1]], 'I': [[1, 1, 16800], [120, 600, 28], [16800, 16800, 1]], 'O': [[1, 1, 16800], [120, 120, 140], [16800, 16800, 1]]}<trans_time_real />{'W': [[0, 1, 16800], [[0, 2, 8400], [4, 2, 8400]], [[4800, 16800, 1], [1200, 16800, 1]]], 'I': [[0, 1, 16800], [[8, 600, 28], [26, 600, 28]], [[735, 16800, 1], [184, 16800, 1]]], 'O': [[0, 1, 16800], [[0, 120, 140], [7, 120, 140]], [[245, 16800, 1], [61, 16800, 1]]]}<single_stall_cycle />{'W': [[-1], [-2, 2], [-12000, -15600]], 'I': [[-1], [-112, -94], [-16065, -16616]], 'O': [[-1], [-120, -113], [-16555, -16739]]}<single_stall_count />{'W': [16799, 8399, 0], 'I': [16799, 27, 0], 'O': [16800, 140, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [245, 0]}, 1: {'W': [16798, 0], 'I': [702, 0], 'O': [980, 245]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-16800, -16800], [-16555, -16800]], 1: [[1680, -16800], [-15820, -16555]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.6<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>