Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May 29 16:10:14 2023
| Host         : CH-202208121303 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sc_cpu_iotest_control_sets_placed.rpt
| Design       : sc_cpu_iotest
| Device       : xc7a50t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    40 |
|    Minimum number of control sets                        |    40 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    40 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    37 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           23 |
| No           | No                    | Yes                    |              83 |           26 |
| No           | Yes                   | No                     |               5 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1104 |          480 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------------------------------------+----------------------------+------------------+----------------+--------------+
|      Clock Signal     |                Enable Signal                |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+---------------------------------------------+----------------------------+------------------+----------------+--------------+
|  sys_clk_in_IBUF_BUFG |                                             | display/ans[7]_i_1_n_1     |                1 |              1 |         1.00 |
|  sys_clk_in_IBUF_BUFG |                                             | display/count_reg[17]_0[1] |                3 |              4 |         1.33 |
|  sys_clk_in_IBUF_BUFG |                                             |                            |                6 |              8 |         1.33 |
|  clock_BUFG           | computer_main/imem/bbstub_douta[10]_10[0]   | computer_main/sys_rst_n    |               12 |             32 |         2.67 |
|  clock_BUFG           | computer_main/imem/bbstub_douta[10]_11[0]   | computer_main/sys_rst_n    |                9 |             32 |         3.56 |
|  clock_BUFG           | computer_main/imem/bbstub_douta[10]_12[0]   | computer_main/sys_rst_n    |               11 |             32 |         2.91 |
|  clock_BUFG           | computer_main/imem/bbstub_douta[10]_13[0]   | computer_main/sys_rst_n    |               11 |             32 |         2.91 |
|  clock_BUFG           | computer_main/imem/bbstub_douta[10]_14[0]   | computer_main/sys_rst_n    |               20 |             32 |         1.60 |
|  clock_BUFG           | computer_main/imem/bbstub_douta[10]_15[0]   | computer_main/sys_rst_n    |               10 |             32 |         3.20 |
|  clock_BUFG           | computer_main/imem/bbstub_douta[10]_16[0]   | computer_main/sys_rst_n    |               10 |             32 |         3.20 |
|  clock_BUFG           | computer_main/imem/E[0]                     | computer_main/sys_rst_n    |               18 |             32 |         1.78 |
|  clock_BUFG           | computer_main/imem/bbstub_douta[10]_7[0]    | computer_main/sys_rst_n    |               19 |             32 |         1.68 |
|  clock_BUFG           | computer_main/imem/bbstub_douta[10]_2[0]    | computer_main/sys_rst_n    |               11 |             32 |         2.91 |
|  clock_BUFG           | computer_main/imem/bbstub_douta[10]_18[0]   | computer_main/sys_rst_n    |               15 |             32 |         2.13 |
|  clock_BUFG           | computer_main/imem/bbstub_douta[10]_24[0]   | computer_main/sys_rst_n    |               12 |             32 |         2.67 |
|  clock_BUFG           | computer_main/imem/bbstub_douta[9]_1[0]     | computer_main/sys_rst_n    |               18 |             32 |         1.78 |
|  clock_BUFG           | computer_main/imem/bbstub_douta[10]_6[0]    | computer_main/sys_rst_n    |               16 |             32 |         2.00 |
|  clock_BUFG           | computer_main/imem/bbstub_douta[10]_21[0]   | computer_main/sys_rst_n    |                7 |             32 |         4.57 |
|  clock_BUFG           | computer_main/imem/bbstub_douta[7][0]       | computer_main/sys_rst_n    |               12 |             32 |         2.67 |
|  clock_BUFG           | computer_main/imem/bbstub_douta[10]_20[0]   | computer_main/sys_rst_n    |               14 |             32 |         2.29 |
|  clock_BUFG           |                                             | computer_main/sys_rst_n    |               13 |             32 |         2.46 |
|  clock_BUFG           | computer_main/imem/bbstub_douta[10]_19[0]   | computer_main/sys_rst_n    |               13 |             32 |         2.46 |
|  clock_BUFG           | computer_main/imem/bbstub_douta[10]_23[0]   | computer_main/sys_rst_n    |               14 |             32 |         2.29 |
|  clock_BUFG           | computer_main/imem/bbstub_douta[10]_8[0]    | computer_main/sys_rst_n    |               19 |             32 |         1.68 |
|  clock_BUFG           | computer_main/imem/bbstub_douta[9]_0[0]     | computer_main/sys_rst_n    |               20 |             32 |         1.60 |
|  clock_BUFG           | computer_main/imem/bbstub_douta[10]_22[0]   | computer_main/sys_rst_n    |               12 |             32 |         2.67 |
|  clock_BUFG           | computer_main/imem/bbstub_douta[10]_4[0]    | computer_main/sys_rst_n    |               12 |             32 |         2.67 |
|  clock_BUFG           | computer_main/imem/bbstub_douta[10]_9[0]    | computer_main/sys_rst_n    |               21 |             32 |         1.52 |
|  clock_BUFG           | computer_main/imem/bbstub_douta[10]_17[0]   | computer_main/sys_rst_n    |               20 |             32 |         1.60 |
|  clock_BUFG           | computer_main/imem/bbstub_douta[10]_5[0]    | computer_main/sys_rst_n    |               11 |             32 |         2.91 |
|  clock_BUFG           | computer_main/imem/register[1][31]_i_4_1[0] | computer_main/sys_rst_n    |               15 |             32 |         2.13 |
|  clock_BUFG           | computer_main/imem/register[1][31]_i_4_0[0] | computer_main/sys_rst_n    |                9 |             32 |         3.56 |
|  clock_BUFG           | computer_main/imem/bbstub_douta[10]_1[0]    | computer_main/sys_rst_n    |               13 |             32 |         2.46 |
|  clock_BUFG           | computer_main/imem/bbstub_douta[10]_0[0]    | computer_main/sys_rst_n    |               18 |             32 |         1.78 |
|  clock_BUFG           | computer_main/imem/bbstub_douta[10]_3[0]    | computer_main/sys_rst_n    |               11 |             32 |         2.91 |
|  n_0_3962_BUFG        | computer_main/imem/clock_out_reg_1[0]       | computer_main/sys_rst_n    |               18 |             37 |         2.06 |
|  n_0_3962_BUFG        | computer_main/imem/clock_out_reg[0]         | computer_main/sys_rst_n    |               13 |             37 |         2.85 |
|  n_0_3962_BUFG        | computer_main/imem/clock_out_reg_0[0]       | computer_main/sys_rst_n    |               16 |             38 |         2.38 |
|  n_0_3962_BUFG        |                                             |                            |               17 |             42 |         2.47 |
|  sys_clk_in_IBUF_BUFG |                                             | computer_main/sys_rst_n    |               13 |             51 |         3.92 |
+-----------------------+---------------------------------------------+----------------------------+------------------+----------------+--------------+


