

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Wed Oct 24 22:12:38 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        baseline
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.681|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   51|   51|   51|   51|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------+-------+-----+-----+-----+-----+---------+
        |                  |       |  Latency  |  Interval | Pipeline|
        |     Instance     | Module| min | max | min | max |   Type  |
        +------------------+-------+-----+-----+-----+-----+---------+
        |grp_firQ1_fu_308  |firQ1  |   45|   45|   45|   45|   none  |
        |grp_firQ2_fu_378  |firQ2  |   45|   45|   45|   45|   none  |
        |grp_firI1_fu_448  |firI1  |   45|   45|   45|   45|   none  |
        |grp_firI2_fu_518  |firI2  |   45|   45|   45|   45|   none  |
        +------------------+-------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      2|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      8|    8994|   9254|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     41|
|Register         |        -|      -|     139|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      8|    9133|   9297|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      3|       8|     17|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------+----------------------+---------+-------+------+------+
    |grp_firI1_fu_448          |firI1                 |        0|      1|  2146|  2099|
    |grp_firI2_fu_518          |firI2                 |        0|      1|  2146|  2099|
    |grp_firQ1_fu_308          |firQ1                 |        0|      1|  2146|  2138|
    |grp_firQ2_fu_378          |firQ2                 |        0|      1|  2146|  2138|
    |fir_fadd_32ns_32neOg_U27  |fir_fadd_32ns_32neOg  |        0|      2|   205|   390|
    |fir_fsub_32ns_32nfYi_U28  |fir_fsub_32ns_32nfYi  |        0|      2|   205|   390|
    +--------------------------+----------------------+---------+-------+------+------+
    |Total                     |                      |        0|      8|  8994|  9254|
    +--------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  41|          8|    1|          8|
    +-----------+----+-----------+-----+-----------+
    |Total      |  41|          8|    1|          8|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   7|   0|    7|          0|
    |grp_firI1_fu_448_ap_start_reg  |   1|   0|    1|          0|
    |grp_firI2_fu_518_ap_start_reg  |   1|   0|    1|          0|
    |grp_firQ1_fu_308_ap_start_reg  |   1|   0|    1|          0|
    |grp_firQ2_fu_378_ap_start_reg  |   1|   0|    1|          0|
    |res_1_reg_610                  |  32|   0|   32|          0|
    |res_2_reg_615                  |  32|   0|   32|          0|
    |res_3_reg_620                  |  32|   0|   32|          0|
    |res_4_reg_625                  |  32|   0|   32|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 139|   0|  139|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|I         |  in |   32|   ap_none  |       I      |    scalar    |
|Q         |  in |   32|   ap_none  |       Q      |    scalar    |
|X         | out |   32|   ap_vld   |       X      |    pointer   |
|X_ap_vld  | out |    1|   ap_vld   |       X      |    pointer   |
|Y         | out |   32|   ap_vld   |       Y      |    pointer   |
|Y_ap_vld  | out |    1|   ap_vld   |       Y      |    pointer   |
+----------+-----+-----+------------+--------------+--------------+

