vendor_name = ModelSim
source_file = 1, /ULA1BIT.vhd
source_file = 1, /components.vhd
source_file = 1, /db/ULA1BIT.cbx.xml
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = ULA1BIT
instance = comp, \~GND~0 , ~GND~0, ULA1BIT, 1
instance = comp, \x~I , x, ULA1BIT, 1
instance = comp, \z~I , z, ULA1BIT, 1
