// Seed: 4104701207
module module_0 #(
    parameter id_12 = 32'd3
) (
    input  uwire id_0,
    output wor   id_1
    , _id_12,
    output wire  id_2,
    input  tri   id_3,
    input  tri   id_4,
    input  wand  id_5,
    output wire  id_6,
    output wor   id_7,
    input  tri   id_8,
    input  uwire id_9,
    input  tri0  id_10
);
  wire [-1 : id_12] id_13;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    input tri id_2,
    output logic id_3,
    output supply1 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input uwire id_7,
    input tri0 id_8
);
  always @(posedge 1) id_3 = -1 - (-1);
  parameter id_10 = -1'b0;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_4,
      id_8,
      id_8,
      id_5,
      id_0,
      id_4,
      id_1,
      id_1,
      id_1
  );
endmodule
