===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 32.2140 seconds

  ----Wall Time----  ----Name----
    4.0286 ( 12.5%)  FIR Parser
   14.7163 ( 45.7%)  'firrtl.circuit' Pipeline
    1.3269 (  4.1%)    'firrtl.module' Pipeline
    1.2036 (  3.7%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1233 (  0.4%)      LowerCHIRRTL
    0.0930 (  0.3%)    InferWidths
    0.6878 (  2.1%)    InferResets
    0.0213 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0175 (  0.1%)    PrefixModules
    0.6823 (  2.1%)    LowerFIRRTLTypes
    6.0076 ( 18.6%)    'firrtl.module' Pipeline
    0.8003 (  2.5%)      ExpandWhens
    5.2073 ( 16.2%)      Canonicalizer
    0.3914 (  1.2%)    Inliner
    1.0637 (  3.3%)    IMConstProp
    0.0324 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    3.9597 ( 12.3%)    'firrtl.module' Pipeline
    3.9597 ( 12.3%)      Canonicalizer
    0.3694 (  1.1%)    CreateSiFiveMetadata
    0.1168 (  0.4%)    EmitOMIR
    0.0301 (  0.1%)      (A) circt::firrtl::InstanceGraph
    2.6149 (  8.1%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    8.1121 ( 25.2%)  'hw.module' Pipeline
    0.6372 (  2.0%)    HWCleanup
    0.9793 (  3.0%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    5.5494 ( 17.2%)    Canonicalizer
    0.0936 (  0.3%)    HWLegalizeModules
    0.8526 (  2.6%)    PrettifyVerilog
    2.7398 (  8.5%)  ExportVerilog
    0.0021 (  0.0%)  Rest
   32.2140 (100.0%)  Total

{
  totalTime: 32.243,
  maxMemory: 623722496
}
