Loading plugins phase: Elapsed time ==> 0s.109ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\info\Desktop\Spring 2019 Classes\6.115\6.115-final\PSoCCreator\Final Project\FinalEmulator.cydsn\FinalEmulator.cyprj -d CY8C5888LTI-LP097 -s C:\Users\info\Desktop\Spring 2019 Classes\6.115\6.115-final\PSoCCreator\Final Project\FinalEmulator.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.167ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.038ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  FinalEmulator.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\info\Desktop\Spring 2019 Classes\6.115\6.115-final\PSoCCreator\Final Project\FinalEmulator.cydsn\FinalEmulator.cyprj -dcpsoc3 FinalEmulator.v -verilog
======================================================================

======================================================================
Compiling:  FinalEmulator.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\info\Desktop\Spring 2019 Classes\6.115\6.115-final\PSoCCreator\Final Project\FinalEmulator.cydsn\FinalEmulator.cyprj -dcpsoc3 FinalEmulator.v -verilog
======================================================================

======================================================================
Compiling:  FinalEmulator.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\info\Desktop\Spring 2019 Classes\6.115\6.115-final\PSoCCreator\Final Project\FinalEmulator.cydsn\FinalEmulator.cyprj -dcpsoc3 -verilog FinalEmulator.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Apr 30 16:13:35 2019


======================================================================
Compiling:  FinalEmulator.v
Program  :   vpp
Options  :    -yv2 -q10 FinalEmulator.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Apr 30 16:13:35 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\PRS_v2_40\PRS_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'FinalEmulator.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  FinalEmulator.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\info\Desktop\Spring 2019 Classes\6.115\6.115-final\PSoCCreator\Final Project\FinalEmulator.cydsn\FinalEmulator.cyprj -dcpsoc3 -verilog FinalEmulator.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Apr 30 16:13:35 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\info\Desktop\Spring 2019 Classes\6.115\6.115-final\PSoCCreator\Final Project\FinalEmulator.cydsn\codegentemp\FinalEmulator.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\PRS_v2_40\PRS_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\info\Desktop\Spring 2019 Classes\6.115\6.115-final\PSoCCreator\Final Project\FinalEmulator.cydsn\codegentemp\FinalEmulator.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  FinalEmulator.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\info\Desktop\Spring 2019 Classes\6.115\6.115-final\PSoCCreator\Final Project\FinalEmulator.cydsn\FinalEmulator.cyprj -dcpsoc3 -verilog FinalEmulator.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Apr 30 16:13:36 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\info\Desktop\Spring 2019 Classes\6.115\6.115-final\PSoCCreator\Final Project\FinalEmulator.cydsn\codegentemp\FinalEmulator.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\PRS_v2_40\PRS_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\info\Desktop\Spring 2019 Classes\6.115\6.115-final\PSoCCreator\Final Project\FinalEmulator.cydsn\codegentemp\FinalEmulator.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_9
	\random:ctrl_api_clock\
	\random:ctrl_reset_common\
	\random:ctrl_reset_ci\
	\random:ctrl_reset_si\
	\random:ctrl_reset_so\
	\random:ctrl_reset_state_1\
	\random:ctrl_reset_state_0\
	\random:status_2\
	\random:status_1\
	\random:status_0\
	\random:status_3\
	\random:status_4\
	\random:status_5\
	\random:status_6\
	\random:status_7\
	\random:reset_final\
	\HORIZ:PWMUDB:km_run\
	\HORIZ:PWMUDB:ctrl_cmpmode2_2\
	\HORIZ:PWMUDB:ctrl_cmpmode2_1\
	\HORIZ:PWMUDB:ctrl_cmpmode2_0\
	\HORIZ:PWMUDB:ctrl_cmpmode1_2\
	\HORIZ:PWMUDB:ctrl_cmpmode1_1\
	\HORIZ:PWMUDB:ctrl_cmpmode1_0\
	\HORIZ:PWMUDB:capt_rising\
	\HORIZ:PWMUDB:capt_falling\
	\HORIZ:PWMUDB:trig_rise\
	\HORIZ:PWMUDB:trig_fall\
	\HORIZ:PWMUDB:sc_kill\
	\HORIZ:PWMUDB:min_kill\
	\HORIZ:PWMUDB:km_tc\
	\HORIZ:PWMUDB:db_tc\
	\HORIZ:PWMUDB:dith_sel\
	\HORIZ:Net_101\
	\HORIZ:Net_96\
	\HORIZ:PWMUDB:MODULE_1:b_31\
	\HORIZ:PWMUDB:MODULE_1:b_30\
	\HORIZ:PWMUDB:MODULE_1:b_29\
	\HORIZ:PWMUDB:MODULE_1:b_28\
	\HORIZ:PWMUDB:MODULE_1:b_27\
	\HORIZ:PWMUDB:MODULE_1:b_26\
	\HORIZ:PWMUDB:MODULE_1:b_25\
	\HORIZ:PWMUDB:MODULE_1:b_24\
	\HORIZ:PWMUDB:MODULE_1:b_23\
	\HORIZ:PWMUDB:MODULE_1:b_22\
	\HORIZ:PWMUDB:MODULE_1:b_21\
	\HORIZ:PWMUDB:MODULE_1:b_20\
	\HORIZ:PWMUDB:MODULE_1:b_19\
	\HORIZ:PWMUDB:MODULE_1:b_18\
	\HORIZ:PWMUDB:MODULE_1:b_17\
	\HORIZ:PWMUDB:MODULE_1:b_16\
	\HORIZ:PWMUDB:MODULE_1:b_15\
	\HORIZ:PWMUDB:MODULE_1:b_14\
	\HORIZ:PWMUDB:MODULE_1:b_13\
	\HORIZ:PWMUDB:MODULE_1:b_12\
	\HORIZ:PWMUDB:MODULE_1:b_11\
	\HORIZ:PWMUDB:MODULE_1:b_10\
	\HORIZ:PWMUDB:MODULE_1:b_9\
	\HORIZ:PWMUDB:MODULE_1:b_8\
	\HORIZ:PWMUDB:MODULE_1:b_7\
	\HORIZ:PWMUDB:MODULE_1:b_6\
	\HORIZ:PWMUDB:MODULE_1:b_5\
	\HORIZ:PWMUDB:MODULE_1:b_4\
	\HORIZ:PWMUDB:MODULE_1:b_3\
	\HORIZ:PWMUDB:MODULE_1:b_2\
	\HORIZ:PWMUDB:MODULE_1:b_1\
	\HORIZ:PWMUDB:MODULE_1:b_0\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:a_31\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:a_30\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:a_29\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:a_28\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:a_27\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:a_26\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:a_25\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:a_24\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_31\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_30\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_29\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_28\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_27\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_26\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_25\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_24\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_23\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_22\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_21\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_20\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_19\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_18\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_17\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_16\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_15\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_14\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_13\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_12\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_11\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_10\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_9\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_8\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_7\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_6\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_5\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_4\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_3\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_2\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_1\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:b_0\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_31\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_30\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_29\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_28\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_27\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_26\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_25\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_24\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_23\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_22\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_21\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_20\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_19\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_18\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_17\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_16\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_15\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_14\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_13\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_12\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_11\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_10\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_9\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_8\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_7\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_6\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_5\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_4\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_3\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:s_2\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_7778
	Net_7772
	Net_7771
	\HORIZ:Net_113\
	\HORIZ:Net_107\
	\HORIZ:Net_114\
	\VERT:PWMUDB:km_run\
	\VERT:PWMUDB:ctrl_cmpmode2_2\
	\VERT:PWMUDB:ctrl_cmpmode2_1\
	\VERT:PWMUDB:ctrl_cmpmode2_0\
	\VERT:PWMUDB:ctrl_cmpmode1_2\
	\VERT:PWMUDB:ctrl_cmpmode1_1\
	\VERT:PWMUDB:ctrl_cmpmode1_0\
	\VERT:PWMUDB:capt_rising\
	\VERT:PWMUDB:capt_falling\
	\VERT:PWMUDB:trig_rise\
	\VERT:PWMUDB:trig_fall\
	\VERT:PWMUDB:sc_kill\
	\VERT:PWMUDB:min_kill\
	\VERT:PWMUDB:km_tc\
	\VERT:PWMUDB:db_tc\
	\VERT:PWMUDB:dith_sel\
	\VERT:PWMUDB:compare2\
	\VERT:Net_101\
	Net_7783
	Net_7784
	\VERT:PWMUDB:cmp2\
	\VERT:PWMUDB:MODULE_2:b_31\
	\VERT:PWMUDB:MODULE_2:b_30\
	\VERT:PWMUDB:MODULE_2:b_29\
	\VERT:PWMUDB:MODULE_2:b_28\
	\VERT:PWMUDB:MODULE_2:b_27\
	\VERT:PWMUDB:MODULE_2:b_26\
	\VERT:PWMUDB:MODULE_2:b_25\
	\VERT:PWMUDB:MODULE_2:b_24\
	\VERT:PWMUDB:MODULE_2:b_23\
	\VERT:PWMUDB:MODULE_2:b_22\
	\VERT:PWMUDB:MODULE_2:b_21\
	\VERT:PWMUDB:MODULE_2:b_20\
	\VERT:PWMUDB:MODULE_2:b_19\
	\VERT:PWMUDB:MODULE_2:b_18\
	\VERT:PWMUDB:MODULE_2:b_17\
	\VERT:PWMUDB:MODULE_2:b_16\
	\VERT:PWMUDB:MODULE_2:b_15\
	\VERT:PWMUDB:MODULE_2:b_14\
	\VERT:PWMUDB:MODULE_2:b_13\
	\VERT:PWMUDB:MODULE_2:b_12\
	\VERT:PWMUDB:MODULE_2:b_11\
	\VERT:PWMUDB:MODULE_2:b_10\
	\VERT:PWMUDB:MODULE_2:b_9\
	\VERT:PWMUDB:MODULE_2:b_8\
	\VERT:PWMUDB:MODULE_2:b_7\
	\VERT:PWMUDB:MODULE_2:b_6\
	\VERT:PWMUDB:MODULE_2:b_5\
	\VERT:PWMUDB:MODULE_2:b_4\
	\VERT:PWMUDB:MODULE_2:b_3\
	\VERT:PWMUDB:MODULE_2:b_2\
	\VERT:PWMUDB:MODULE_2:b_1\
	\VERT:PWMUDB:MODULE_2:b_0\
	\VERT:PWMUDB:MODULE_2:g2:a0:a_31\
	\VERT:PWMUDB:MODULE_2:g2:a0:a_30\
	\VERT:PWMUDB:MODULE_2:g2:a0:a_29\
	\VERT:PWMUDB:MODULE_2:g2:a0:a_28\
	\VERT:PWMUDB:MODULE_2:g2:a0:a_27\
	\VERT:PWMUDB:MODULE_2:g2:a0:a_26\
	\VERT:PWMUDB:MODULE_2:g2:a0:a_25\
	\VERT:PWMUDB:MODULE_2:g2:a0:a_24\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_31\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_30\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_29\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_28\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_27\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_26\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_25\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_24\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_23\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_22\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_21\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_20\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_19\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_18\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_17\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_16\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_15\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_14\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_13\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_12\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_11\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_10\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_9\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_8\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_7\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_6\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_5\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_4\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_3\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_2\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_1\
	\VERT:PWMUDB:MODULE_2:g2:a0:b_0\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_31\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_30\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_29\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_28\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_27\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_26\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_25\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_24\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_23\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_22\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_21\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_20\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_19\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_18\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_17\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_16\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_15\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_14\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_13\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_12\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_11\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_10\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_9\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_8\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_7\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_6\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_5\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_4\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_3\
	\VERT:PWMUDB:MODULE_2:g2:a0:s_2\
	\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_7785
	Net_7782
	\VERT:Net_113\
	\VERT:Net_107\
	\VERT:Net_114\
	\VSYNC:PWMUDB:km_run\
	\VSYNC:PWMUDB:ctrl_cmpmode2_2\
	\VSYNC:PWMUDB:ctrl_cmpmode2_1\
	\VSYNC:PWMUDB:ctrl_cmpmode2_0\
	\VSYNC:PWMUDB:ctrl_cmpmode1_2\
	\VSYNC:PWMUDB:ctrl_cmpmode1_1\
	\VSYNC:PWMUDB:ctrl_cmpmode1_0\
	\VSYNC:PWMUDB:capt_rising\
	\VSYNC:PWMUDB:capt_falling\
	\VSYNC:PWMUDB:trig_fall\
	\VSYNC:PWMUDB:sc_kill\
	\VSYNC:PWMUDB:min_kill\
	\VSYNC:PWMUDB:km_tc\
	\VSYNC:PWMUDB:db_tc\
	\VSYNC:PWMUDB:dith_sel\
	\VSYNC:PWMUDB:compare2\
	\VSYNC:Net_101\
	Net_7795
	Net_7796
	\VSYNC:PWMUDB:cmp2\
	\VSYNC:PWMUDB:MODULE_3:b_31\
	\VSYNC:PWMUDB:MODULE_3:b_30\
	\VSYNC:PWMUDB:MODULE_3:b_29\
	\VSYNC:PWMUDB:MODULE_3:b_28\
	\VSYNC:PWMUDB:MODULE_3:b_27\
	\VSYNC:PWMUDB:MODULE_3:b_26\
	\VSYNC:PWMUDB:MODULE_3:b_25\
	\VSYNC:PWMUDB:MODULE_3:b_24\
	\VSYNC:PWMUDB:MODULE_3:b_23\
	\VSYNC:PWMUDB:MODULE_3:b_22\
	\VSYNC:PWMUDB:MODULE_3:b_21\
	\VSYNC:PWMUDB:MODULE_3:b_20\
	\VSYNC:PWMUDB:MODULE_3:b_19\
	\VSYNC:PWMUDB:MODULE_3:b_18\
	\VSYNC:PWMUDB:MODULE_3:b_17\
	\VSYNC:PWMUDB:MODULE_3:b_16\
	\VSYNC:PWMUDB:MODULE_3:b_15\
	\VSYNC:PWMUDB:MODULE_3:b_14\
	\VSYNC:PWMUDB:MODULE_3:b_13\
	\VSYNC:PWMUDB:MODULE_3:b_12\
	\VSYNC:PWMUDB:MODULE_3:b_11\
	\VSYNC:PWMUDB:MODULE_3:b_10\
	\VSYNC:PWMUDB:MODULE_3:b_9\
	\VSYNC:PWMUDB:MODULE_3:b_8\
	\VSYNC:PWMUDB:MODULE_3:b_7\
	\VSYNC:PWMUDB:MODULE_3:b_6\
	\VSYNC:PWMUDB:MODULE_3:b_5\
	\VSYNC:PWMUDB:MODULE_3:b_4\
	\VSYNC:PWMUDB:MODULE_3:b_3\
	\VSYNC:PWMUDB:MODULE_3:b_2\
	\VSYNC:PWMUDB:MODULE_3:b_1\
	\VSYNC:PWMUDB:MODULE_3:b_0\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:a_31\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:a_30\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:a_29\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:a_28\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:a_27\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:a_26\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:a_25\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:a_24\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_31\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_30\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_29\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_28\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_27\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_26\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_25\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_24\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_23\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_22\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_21\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_20\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_19\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_18\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_17\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_16\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_15\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_14\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_13\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_12\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_11\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_10\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_9\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_8\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_7\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_6\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_5\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_4\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_3\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_2\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_1\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_0\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_31\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_30\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_29\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_28\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_27\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_26\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_25\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_24\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_23\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_22\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_21\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_20\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_19\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_18\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_17\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_16\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_15\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_14\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_13\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_12\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_11\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_10\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_9\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_8\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_7\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_6\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_5\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_4\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_3\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_2\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_7797
	Net_7794
	\VSYNC:Net_113\
	\VSYNC:Net_107\
	\VSYNC:Net_114\
	\HSYNC:PWMUDB:km_run\
	\HSYNC:PWMUDB:ctrl_cmpmode2_2\
	\HSYNC:PWMUDB:ctrl_cmpmode2_1\
	\HSYNC:PWMUDB:ctrl_cmpmode2_0\
	\HSYNC:PWMUDB:ctrl_cmpmode1_2\
	\HSYNC:PWMUDB:ctrl_cmpmode1_1\
	\HSYNC:PWMUDB:ctrl_cmpmode1_0\
	\HSYNC:PWMUDB:capt_rising\
	\HSYNC:PWMUDB:capt_falling\
	\HSYNC:PWMUDB:trig_fall\
	\HSYNC:PWMUDB:sc_kill\
	\HSYNC:PWMUDB:min_kill\
	\HSYNC:PWMUDB:km_tc\
	\HSYNC:PWMUDB:db_tc\
	\HSYNC:PWMUDB:dith_sel\
	\HSYNC:PWMUDB:compare2\
	\HSYNC:Net_101\
	Net_7806
	Net_7807
	\HSYNC:PWMUDB:cmp2\
	\HSYNC:PWMUDB:MODULE_4:b_31\
	\HSYNC:PWMUDB:MODULE_4:b_30\
	\HSYNC:PWMUDB:MODULE_4:b_29\
	\HSYNC:PWMUDB:MODULE_4:b_28\
	\HSYNC:PWMUDB:MODULE_4:b_27\
	\HSYNC:PWMUDB:MODULE_4:b_26\
	\HSYNC:PWMUDB:MODULE_4:b_25\
	\HSYNC:PWMUDB:MODULE_4:b_24\
	\HSYNC:PWMUDB:MODULE_4:b_23\
	\HSYNC:PWMUDB:MODULE_4:b_22\
	\HSYNC:PWMUDB:MODULE_4:b_21\
	\HSYNC:PWMUDB:MODULE_4:b_20\
	\HSYNC:PWMUDB:MODULE_4:b_19\
	\HSYNC:PWMUDB:MODULE_4:b_18\
	\HSYNC:PWMUDB:MODULE_4:b_17\
	\HSYNC:PWMUDB:MODULE_4:b_16\
	\HSYNC:PWMUDB:MODULE_4:b_15\
	\HSYNC:PWMUDB:MODULE_4:b_14\
	\HSYNC:PWMUDB:MODULE_4:b_13\
	\HSYNC:PWMUDB:MODULE_4:b_12\
	\HSYNC:PWMUDB:MODULE_4:b_11\
	\HSYNC:PWMUDB:MODULE_4:b_10\
	\HSYNC:PWMUDB:MODULE_4:b_9\
	\HSYNC:PWMUDB:MODULE_4:b_8\
	\HSYNC:PWMUDB:MODULE_4:b_7\
	\HSYNC:PWMUDB:MODULE_4:b_6\
	\HSYNC:PWMUDB:MODULE_4:b_5\
	\HSYNC:PWMUDB:MODULE_4:b_4\
	\HSYNC:PWMUDB:MODULE_4:b_3\
	\HSYNC:PWMUDB:MODULE_4:b_2\
	\HSYNC:PWMUDB:MODULE_4:b_1\
	\HSYNC:PWMUDB:MODULE_4:b_0\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:a_31\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:a_30\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:a_29\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:a_28\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:a_27\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:a_26\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:a_25\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:a_24\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_31\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_30\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_29\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_28\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_27\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_26\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_25\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_24\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_23\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_22\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_21\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_20\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_19\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_18\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_17\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_16\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_15\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_14\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_13\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_12\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_11\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_10\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_9\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_8\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_7\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_6\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_5\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_4\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_3\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_2\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_1\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_0\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_31\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_30\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_29\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_28\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_27\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_26\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_25\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_24\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_23\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_22\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_21\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_20\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_19\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_18\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_17\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_16\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_15\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_14\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_13\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_12\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_11\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_10\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_9\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_8\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_7\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_6\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_5\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_4\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_3\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_2\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_7808
	Net_7805
	\HSYNC:Net_113\
	\HSYNC:Net_107\
	\HSYNC:Net_114\
	Net_66
	Net_67
	Net_68
	Net_70
	Net_71
	Net_72
	Net_73

    Synthesized names
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_31\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_30\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_29\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_28\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_27\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_26\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_25\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_24\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_23\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_22\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_21\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_20\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_19\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_18\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_17\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_16\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_15\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_14\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_13\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_12\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_11\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_10\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_9\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_8\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_7\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_6\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_5\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_4\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_3\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_1_2\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_31\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_30\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_29\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_28\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_27\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_26\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_25\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_24\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_23\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_22\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_21\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_20\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_19\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_18\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_17\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_16\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_15\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_14\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_13\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_12\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_11\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_10\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_9\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_8\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_7\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_6\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_5\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_4\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_3\
	\VERT:PWMUDB:add_vi_vv_MODGEN_2_2\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_31\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_30\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_29\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_28\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_27\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_26\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_25\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_24\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_23\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_22\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_21\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_20\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_19\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_18\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_17\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_16\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_15\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_14\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_13\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_12\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_11\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_10\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_9\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_8\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_7\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_6\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_5\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_4\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_3\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_2\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_31\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_30\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_29\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_28\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_27\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_26\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_25\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_24\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_23\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_22\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_21\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_20\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_19\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_18\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_17\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_16\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_15\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_14\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_13\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_12\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_11\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_10\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_9\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_8\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_7\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_6\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_5\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_4\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_3\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_2\

Deleted 560 User equations/components.
Deleted 120 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__pin_led_net_0
Aliasing \random:cs_addr_1\ to zero
Aliasing Net_6 to zero
Aliasing Net_3 to tmpOE__pin_led_net_0
Aliasing tmpOE__pin_snd_net_0 to tmpOE__pin_led_net_0
Aliasing \HORIZ:PWMUDB:hwCapture\ to zero
Aliasing \HORIZ:PWMUDB:trig_out\ to tmpOE__pin_led_net_0
Aliasing \HORIZ:PWMUDB:runmode_enable\\R\ to zero
Aliasing \HORIZ:PWMUDB:runmode_enable\\S\ to zero
Aliasing \HORIZ:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \HORIZ:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \HORIZ:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \HORIZ:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \HORIZ:PWMUDB:final_kill\ to tmpOE__pin_led_net_0
Aliasing \HORIZ:PWMUDB:dith_count_1\\R\ to zero
Aliasing \HORIZ:PWMUDB:dith_count_1\\S\ to zero
Aliasing \HORIZ:PWMUDB:dith_count_0\\R\ to zero
Aliasing \HORIZ:PWMUDB:dith_count_0\\S\ to zero
Aliasing \HORIZ:PWMUDB:cs_addr_0\ to zero
Aliasing \HORIZ:PWMUDB:pwm_temp\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__pin_led_net_0
Aliasing tmpOE__VGA_net_0 to tmpOE__pin_led_net_0
Aliasing \VERT:PWMUDB:hwCapture\ to zero
Aliasing \VERT:PWMUDB:trig_out\ to tmpOE__pin_led_net_0
Aliasing \VERT:PWMUDB:runmode_enable\\R\ to zero
Aliasing \VERT:PWMUDB:runmode_enable\\S\ to zero
Aliasing \VERT:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \VERT:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \VERT:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \VERT:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \VERT:PWMUDB:final_kill\ to tmpOE__pin_led_net_0
Aliasing \VERT:PWMUDB:dith_count_1\\R\ to zero
Aliasing \VERT:PWMUDB:dith_count_1\\S\ to zero
Aliasing \VERT:PWMUDB:dith_count_0\\R\ to zero
Aliasing \VERT:PWMUDB:dith_count_0\\S\ to zero
Aliasing \VERT:PWMUDB:cs_addr_0\ to zero
Aliasing \VERT:PWMUDB:pwm1_i\ to zero
Aliasing \VERT:PWMUDB:pwm2_i\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__pin_led_net_0
Aliasing \VSYNC:PWMUDB:hwCapture\ to zero
Aliasing \VSYNC:PWMUDB:runmode_enable\\R\ to zero
Aliasing \VSYNC:PWMUDB:runmode_enable\\S\ to zero
Aliasing \VSYNC:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \VSYNC:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \VSYNC:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \VSYNC:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \VSYNC:PWMUDB:final_kill\ to tmpOE__pin_led_net_0
Aliasing \VSYNC:PWMUDB:dith_count_1\\R\ to zero
Aliasing \VSYNC:PWMUDB:dith_count_1\\S\ to zero
Aliasing \VSYNC:PWMUDB:dith_count_0\\R\ to zero
Aliasing \VSYNC:PWMUDB:dith_count_0\\S\ to zero
Aliasing \VSYNC:PWMUDB:cs_addr_0\ to zero
Aliasing \VSYNC:PWMUDB:pwm1_i\ to zero
Aliasing \VSYNC:PWMUDB:pwm2_i\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__pin_led_net_0
Aliasing \HSYNC:PWMUDB:hwCapture\ to zero
Aliasing \HSYNC:PWMUDB:runmode_enable\\R\ to zero
Aliasing \HSYNC:PWMUDB:runmode_enable\\S\ to zero
Aliasing \HSYNC:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \HSYNC:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \HSYNC:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \HSYNC:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \HSYNC:PWMUDB:final_kill\ to tmpOE__pin_led_net_0
Aliasing \HSYNC:PWMUDB:dith_count_1\\R\ to zero
Aliasing \HSYNC:PWMUDB:dith_count_1\\S\ to zero
Aliasing \HSYNC:PWMUDB:dith_count_0\\R\ to zero
Aliasing \HSYNC:PWMUDB:dith_count_0\\S\ to zero
Aliasing \HSYNC:PWMUDB:cs_addr_0\ to zero
Aliasing \HSYNC:PWMUDB:pwm1_i\ to zero
Aliasing \HSYNC:PWMUDB:pwm2_i\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_23\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_22\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_21\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_20\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_19\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_18\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_17\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_16\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_15\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_14\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_13\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_12\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_11\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_10\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_9\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_8\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_7\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_6\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_5\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_4\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_3\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_2\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__pin_led_net_0
Aliasing \PIXEL:clk\ to zero
Aliasing \PIXEL:rst\ to zero
Aliasing Net_725 to zero
Aliasing tmpOE__HSYNC_OUT_net_0 to tmpOE__pin_led_net_0
Aliasing tmpOE__VSYNC_OUT_net_0 to tmpOE__pin_led_net_0
Aliasing tmpOE__Row_1_net_0 to tmpOE__pin_led_net_0
Aliasing tmpOE__Row_2_net_0 to tmpOE__pin_led_net_0
Aliasing tmpOE__Row_4_net_0 to tmpOE__pin_led_net_0
Aliasing tmpOE__Row_3_net_0 to tmpOE__pin_led_net_0
Aliasing tmpOE__Col_1_net_0 to tmpOE__pin_led_net_0
Aliasing tmpOE__Col_2_net_0 to tmpOE__pin_led_net_0
Aliasing tmpOE__Col_3_net_0 to tmpOE__pin_led_net_0
Aliasing tmpOE__Col_4_net_0 to tmpOE__pin_led_net_0
Aliasing \HORIZ:PWMUDB:min_kill_reg\\D\ to tmpOE__pin_led_net_0
Aliasing \HORIZ:PWMUDB:prevCapture\\D\ to zero
Aliasing \HORIZ:PWMUDB:trig_last\\D\ to zero
Aliasing \HORIZ:PWMUDB:ltch_kill_reg\\D\ to tmpOE__pin_led_net_0
Aliasing \VERT:PWMUDB:min_kill_reg\\D\ to tmpOE__pin_led_net_0
Aliasing \VERT:PWMUDB:prevCapture\\D\ to zero
Aliasing \VERT:PWMUDB:trig_last\\D\ to zero
Aliasing \VERT:PWMUDB:ltch_kill_reg\\D\ to tmpOE__pin_led_net_0
Aliasing \VSYNC:PWMUDB:min_kill_reg\\D\ to tmpOE__pin_led_net_0
Aliasing \VSYNC:PWMUDB:prevCapture\\D\ to zero
Aliasing \VSYNC:PWMUDB:ltch_kill_reg\\D\ to tmpOE__pin_led_net_0
Aliasing \HSYNC:PWMUDB:min_kill_reg\\D\ to tmpOE__pin_led_net_0
Aliasing \HSYNC:PWMUDB:prevCapture\\D\ to zero
Aliasing \HSYNC:PWMUDB:ltch_kill_reg\\D\ to tmpOE__pin_led_net_0
Removing Lhs of wire one[6] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \random:cs_addr_2\[24] = zero[2]
Removing Lhs of wire \random:cs_addr_1\[25] = zero[2]
Removing Lhs of wire \random:cs_addr_0\[26] = \random:enable_final\[10]
Removing Lhs of wire Net_6[59] = zero[2]
Removing Lhs of wire \random:ctrl_enable\[61] = \random:control_0\[22]
Removing Lhs of wire Net_3[82] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire tmpOE__pin_snd_net_0[89] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \HORIZ:PWMUDB:ctrl_enable\[108] = \HORIZ:PWMUDB:control_7\[100]
Removing Lhs of wire \HORIZ:PWMUDB:hwCapture\[118] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:hwEnable\[119] = \HORIZ:PWMUDB:control_7\[100]
Removing Lhs of wire \HORIZ:PWMUDB:trig_out\[123] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \HORIZ:PWMUDB:runmode_enable\\R\[125] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:runmode_enable\\S\[126] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:final_enable\[127] = \HORIZ:PWMUDB:runmode_enable\[124]
Removing Lhs of wire \HORIZ:PWMUDB:ltch_kill_reg\\R\[131] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:ltch_kill_reg\\S\[132] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:min_kill_reg\\R\[133] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:min_kill_reg\\S\[134] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:final_kill\[137] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \HORIZ:PWMUDB:add_vi_vv_MODGEN_1_1\[141] = \HORIZ:PWMUDB:MODULE_1:g2:a0:s_1\[359]
Removing Lhs of wire \HORIZ:PWMUDB:add_vi_vv_MODGEN_1_0\[143] = \HORIZ:PWMUDB:MODULE_1:g2:a0:s_0\[360]
Removing Lhs of wire \HORIZ:PWMUDB:dith_count_1\\R\[144] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:dith_count_1\\S\[145] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:dith_count_0\\R\[146] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:dith_count_0\\S\[147] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:cs_addr_2\[149] = \HORIZ:PWMUDB:tc_i\[129]
Removing Lhs of wire \HORIZ:PWMUDB:cs_addr_1\[150] = \HORIZ:PWMUDB:runmode_enable\[124]
Removing Lhs of wire \HORIZ:PWMUDB:cs_addr_0\[151] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:compare2\[186] = \HORIZ:PWMUDB:cmp2_less\[158]
Removing Rhs of wire Net_1700[196] = \HORIZ:PWMUDB:pwm1_i_reg\[189]
Removing Rhs of wire Net_584[197] = \HORIZ:PWMUDB:pwm2_i_reg\[191]
Removing Lhs of wire \HORIZ:PWMUDB:pwm_temp\[198] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_23\[241] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_22\[242] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_21\[243] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_20\[244] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_19\[245] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_18\[246] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_17\[247] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_16\[248] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_15\[249] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_14\[250] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_13\[251] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_12\[252] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_11\[253] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_10\[254] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_9\[255] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_8\[256] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_7\[257] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_6\[258] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_5\[259] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_4\[260] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_3\[261] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_2\[262] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_1\[263] = \HORIZ:PWMUDB:MODIN1_1\[264]
Removing Lhs of wire \HORIZ:PWMUDB:MODIN1_1\[264] = \HORIZ:PWMUDB:dith_count_1\[140]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:a_0\[265] = \HORIZ:PWMUDB:MODIN1_0\[266]
Removing Lhs of wire \HORIZ:PWMUDB:MODIN1_0\[266] = \HORIZ:PWMUDB:dith_count_0\[142]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[398] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[399] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire tmpOE__VGA_net_0[408] = tmpOE__pin_led_net_0[1]
Removing Rhs of wire Net_5860[409] = \mux_1:tmp__mux_1_reg\[1430]
Removing Lhs of wire \VERT:PWMUDB:ctrl_enable\[427] = \VERT:PWMUDB:control_7\[419]
Removing Lhs of wire \VERT:PWMUDB:hwCapture\[437] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:hwEnable\[438] = \VERT:PWMUDB:control_7\[419]
Removing Lhs of wire \VERT:PWMUDB:trig_out\[442] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \VERT:PWMUDB:runmode_enable\\R\[444] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:runmode_enable\\S\[445] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:final_enable\[446] = \VERT:PWMUDB:runmode_enable\[443]
Removing Lhs of wire \VERT:PWMUDB:ltch_kill_reg\\R\[450] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:ltch_kill_reg\\S\[451] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:min_kill_reg\\R\[452] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:min_kill_reg\\S\[453] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:final_kill\[456] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \VERT:PWMUDB:add_vi_vv_MODGEN_2_1\[460] = \VERT:PWMUDB:MODULE_2:g2:a0:s_1\[726]
Removing Lhs of wire \VERT:PWMUDB:add_vi_vv_MODGEN_2_0\[462] = \VERT:PWMUDB:MODULE_2:g2:a0:s_0\[727]
Removing Lhs of wire \VERT:PWMUDB:dith_count_1\\R\[463] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:dith_count_1\\S\[464] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:dith_count_0\\R\[465] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:dith_count_0\\S\[466] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:cs_addr_2\[468] = \VERT:PWMUDB:tc_i\[448]
Removing Lhs of wire \VERT:PWMUDB:cs_addr_1\[469] = \VERT:PWMUDB:runmode_enable\[443]
Removing Lhs of wire \VERT:PWMUDB:cs_addr_0\[470] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:compare1\[552] = \VERT:PWMUDB:cmp1_less\[522]
Removing Lhs of wire \VERT:PWMUDB:pwm1_i\[557] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:pwm2_i\[559] = zero[2]
Removing Rhs of wire \VERT:Net_96\[562] = \VERT:PWMUDB:pwm_i_reg\[554]
Removing Rhs of wire \VERT:PWMUDB:pwm_temp\[565] = \VERT:PWMUDB:cmp1\[566]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_23\[608] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_22\[609] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_21\[610] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_20\[611] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_19\[612] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_18\[613] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_17\[614] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_16\[615] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_15\[616] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_14\[617] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_13\[618] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_12\[619] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_11\[620] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_10\[621] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_9\[622] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_8\[623] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_7\[624] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_6\[625] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_5\[626] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_4\[627] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_3\[628] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_2\[629] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_1\[630] = \VERT:PWMUDB:MODIN2_1\[631]
Removing Lhs of wire \VERT:PWMUDB:MODIN2_1\[631] = \VERT:PWMUDB:dith_count_1\[459]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:a_0\[632] = \VERT:PWMUDB:MODIN2_0\[633]
Removing Lhs of wire \VERT:PWMUDB:MODIN2_0\[633] = \VERT:PWMUDB:dith_count_0\[461]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[765] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[766] = tmpOE__pin_led_net_0[1]
Removing Rhs of wire Net_923[767] = \VERT:Net_96\[562]
Removing Lhs of wire \VSYNC:PWMUDB:ctrl_enable\[787] = \VSYNC:PWMUDB:control_7\[779]
Removing Lhs of wire \VSYNC:PWMUDB:hwCapture\[797] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:hwEnable\[798] = \VSYNC:PWMUDB:control_7\[779]
Removing Lhs of wire \VSYNC:PWMUDB:trig_out\[802] = \VSYNC:PWMUDB:trig_rise\[800]
Removing Lhs of wire \VSYNC:PWMUDB:runmode_enable\\R\[805] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:runmode_enable\\S\[806] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:final_enable\[807] = \VSYNC:PWMUDB:runmode_enable\[803]
Removing Lhs of wire \VSYNC:PWMUDB:ltch_kill_reg\\R\[810] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:ltch_kill_reg\\S\[811] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:min_kill_reg\\R\[812] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:min_kill_reg\\S\[813] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:final_kill\[816] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \VSYNC:PWMUDB:add_vi_vv_MODGEN_3_1\[820] = \VSYNC:PWMUDB:MODULE_3:g2:a0:s_1\[1038]
Removing Lhs of wire \VSYNC:PWMUDB:add_vi_vv_MODGEN_3_0\[822] = \VSYNC:PWMUDB:MODULE_3:g2:a0:s_0\[1039]
Removing Lhs of wire \VSYNC:PWMUDB:dith_count_1\\R\[823] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:dith_count_1\\S\[824] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:dith_count_0\\R\[825] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:dith_count_0\\S\[826] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:cs_addr_2\[828] = \VSYNC:PWMUDB:tc_i\[804]
Removing Lhs of wire \VSYNC:PWMUDB:cs_addr_1\[829] = \VSYNC:PWMUDB:runmode_enable\[803]
Removing Lhs of wire \VSYNC:PWMUDB:cs_addr_0\[830] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:compare1\[864] = \VSYNC:PWMUDB:cmp1_eq\[833]
Removing Lhs of wire \VSYNC:PWMUDB:pwm1_i\[869] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:pwm2_i\[871] = zero[2]
Removing Rhs of wire \VSYNC:Net_96\[874] = \VSYNC:PWMUDB:pwm_i_reg\[866]
Removing Rhs of wire \VSYNC:PWMUDB:pwm_temp\[877] = \VSYNC:PWMUDB:cmp1\[878]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_23\[920] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_22\[921] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_21\[922] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_20\[923] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_19\[924] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_18\[925] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_17\[926] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_16\[927] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_15\[928] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_14\[929] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_13\[930] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_12\[931] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_11\[932] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_10\[933] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_9\[934] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_8\[935] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_7\[936] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_6\[937] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_5\[938] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_4\[939] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_3\[940] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_2\[941] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_1\[942] = \VSYNC:PWMUDB:MODIN3_1\[943]
Removing Lhs of wire \VSYNC:PWMUDB:MODIN3_1\[943] = \VSYNC:PWMUDB:dith_count_1\[819]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_0\[944] = \VSYNC:PWMUDB:MODIN3_0\[945]
Removing Lhs of wire \VSYNC:PWMUDB:MODIN3_0\[945] = \VSYNC:PWMUDB:dith_count_0\[821]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1077] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1078] = tmpOE__pin_led_net_0[1]
Removing Rhs of wire Net_1730[1079] = \VSYNC:Net_96\[874]
Removing Lhs of wire \HSYNC:PWMUDB:ctrl_enable\[1099] = \HSYNC:PWMUDB:control_7\[1091]
Removing Lhs of wire \HSYNC:PWMUDB:hwCapture\[1109] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:hwEnable\[1110] = \HSYNC:PWMUDB:control_7\[1091]
Removing Lhs of wire \HSYNC:PWMUDB:trig_out\[1114] = \HSYNC:PWMUDB:trig_rise\[1112]
Removing Lhs of wire \HSYNC:PWMUDB:runmode_enable\\R\[1117] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:runmode_enable\\S\[1118] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:final_enable\[1119] = \HSYNC:PWMUDB:runmode_enable\[1115]
Removing Lhs of wire \HSYNC:PWMUDB:ltch_kill_reg\\R\[1122] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:ltch_kill_reg\\S\[1123] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:min_kill_reg\\R\[1124] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:min_kill_reg\\S\[1125] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:final_kill\[1128] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \HSYNC:PWMUDB:add_vi_vv_MODGEN_4_1\[1132] = \HSYNC:PWMUDB:MODULE_4:g2:a0:s_1\[1350]
Removing Lhs of wire \HSYNC:PWMUDB:add_vi_vv_MODGEN_4_0\[1134] = \HSYNC:PWMUDB:MODULE_4:g2:a0:s_0\[1351]
Removing Lhs of wire \HSYNC:PWMUDB:dith_count_1\\R\[1135] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:dith_count_1\\S\[1136] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:dith_count_0\\R\[1137] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:dith_count_0\\S\[1138] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:cs_addr_2\[1140] = \HSYNC:PWMUDB:tc_i\[1116]
Removing Lhs of wire \HSYNC:PWMUDB:cs_addr_1\[1141] = \HSYNC:PWMUDB:runmode_enable\[1115]
Removing Lhs of wire \HSYNC:PWMUDB:cs_addr_0\[1142] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:compare1\[1176] = \HSYNC:PWMUDB:cmp1_eq\[1145]
Removing Lhs of wire \HSYNC:PWMUDB:pwm1_i\[1181] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:pwm2_i\[1183] = zero[2]
Removing Rhs of wire \HSYNC:Net_96\[1186] = \HSYNC:PWMUDB:pwm_i_reg\[1178]
Removing Rhs of wire \HSYNC:PWMUDB:pwm_temp\[1189] = \HSYNC:PWMUDB:cmp1\[1190]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_23\[1232] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_22\[1233] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_21\[1234] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_20\[1235] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_19\[1236] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_18\[1237] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_17\[1238] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_16\[1239] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_15\[1240] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_14\[1241] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_13\[1242] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_12\[1243] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_11\[1244] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_10\[1245] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_9\[1246] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_8\[1247] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_7\[1248] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_6\[1249] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_5\[1250] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_4\[1251] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_3\[1252] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_2\[1253] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_1\[1254] = \HSYNC:PWMUDB:MODIN4_1\[1255]
Removing Lhs of wire \HSYNC:PWMUDB:MODIN4_1\[1255] = \HSYNC:PWMUDB:dith_count_1\[1131]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_0\[1256] = \HSYNC:PWMUDB:MODIN4_0\[1257]
Removing Lhs of wire \HSYNC:PWMUDB:MODIN4_0\[1257] = \HSYNC:PWMUDB:dith_count_0\[1133]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1389] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1390] = tmpOE__pin_led_net_0[1]
Removing Rhs of wire Net_1731[1391] = \HSYNC:Net_96\[1186]
Removing Lhs of wire \PIXEL:clk\[1400] = zero[2]
Removing Lhs of wire \PIXEL:rst\[1401] = zero[2]
Removing Rhs of wire Net_69[1402] = \PIXEL:control_out_0\[1403]
Removing Rhs of wire Net_69[1402] = \PIXEL:control_0\[1426]
Removing Lhs of wire Net_1725[1428] = cydff_1[1427]
Removing Lhs of wire Net_725[1431] = zero[2]
Removing Lhs of wire tmpOE__HSYNC_OUT_net_0[1434] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire tmpOE__VSYNC_OUT_net_0[1440] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire tmpOE__Row_1_net_0[1447] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire tmpOE__Row_2_net_0[1453] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire tmpOE__Row_4_net_0[1459] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire tmpOE__Row_3_net_0[1465] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire tmpOE__Col_1_net_0[1471] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire tmpOE__Col_2_net_0[1477] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire tmpOE__Col_3_net_0[1483] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire tmpOE__Col_4_net_0[1489] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \HORIZ:PWMUDB:min_kill_reg\\D\[1494] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \HORIZ:PWMUDB:prevCapture\\D\[1495] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:trig_last\\D\[1496] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:ltch_kill_reg\\D\[1499] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \HORIZ:PWMUDB:pwm_i_reg\\D\[1502] = \HORIZ:PWMUDB:pwm_i\[188]
Removing Lhs of wire \HORIZ:PWMUDB:pwm1_i_reg\\D\[1503] = \HORIZ:PWMUDB:pwm1_i\[190]
Removing Lhs of wire \HORIZ:PWMUDB:pwm2_i_reg\\D\[1504] = \HORIZ:PWMUDB:pwm2_i\[192]
Removing Lhs of wire \VERT:PWMUDB:min_kill_reg\\D\[1506] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \VERT:PWMUDB:prevCapture\\D\[1507] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:trig_last\\D\[1508] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:ltch_kill_reg\\D\[1511] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \VERT:PWMUDB:pwm_i_reg\\D\[1514] = \VERT:PWMUDB:pwm_i\[555]
Removing Lhs of wire \VERT:PWMUDB:pwm1_i_reg\\D\[1515] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:pwm2_i_reg\\D\[1516] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:min_kill_reg\\D\[1518] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \VSYNC:PWMUDB:prevCapture\\D\[1519] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:trig_last\\D\[1520] = Net_923[767]
Removing Lhs of wire \VSYNC:PWMUDB:ltch_kill_reg\\D\[1523] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \VSYNC:PWMUDB:pwm_i_reg\\D\[1526] = \VSYNC:PWMUDB:pwm_i\[867]
Removing Lhs of wire \VSYNC:PWMUDB:pwm1_i_reg\\D\[1527] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:pwm2_i_reg\\D\[1528] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:min_kill_reg\\D\[1530] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \HSYNC:PWMUDB:prevCapture\\D\[1531] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:trig_last\\D\[1532] = Net_584[197]
Removing Lhs of wire \HSYNC:PWMUDB:ltch_kill_reg\\D\[1535] = tmpOE__pin_led_net_0[1]
Removing Lhs of wire \HSYNC:PWMUDB:pwm_i_reg\\D\[1538] = \HSYNC:PWMUDB:pwm_i\[1179]
Removing Lhs of wire \HSYNC:PWMUDB:pwm1_i_reg\\D\[1539] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:pwm2_i_reg\\D\[1540] = zero[2]
Removing Lhs of wire cydff_1D[1542] = Net_69[1402]

------------------------------------------------------
Aliased 0 equations, 273 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__pin_led_net_0' (cost = 0):
tmpOE__pin_led_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:compare1\' (cost = 2):
\HORIZ:PWMUDB:compare1\ <= (\HORIZ:PWMUDB:cmp1_less\
	OR \HORIZ:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:cmp1\' (cost = 2):
\HORIZ:PWMUDB:cmp1\ <= (\HORIZ:PWMUDB:cmp1_less\
	OR \HORIZ:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:cmp2\' (cost = 0):
\HORIZ:PWMUDB:cmp2\ <= (\HORIZ:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\HORIZ:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \HORIZ:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\HORIZ:PWMUDB:dith_count_1\ and \HORIZ:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_1515' (cost = 1):
Net_1515 <= (Net_923
	OR Net_584);

Note:  Expanding virtual equation for '\VERT:PWMUDB:pwm_temp\' (cost = 0):
\VERT:PWMUDB:pwm_temp\ <= (\VERT:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\VERT:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \VERT:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\VERT:PWMUDB:dith_count_1\ and \VERT:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:trig_rise\' (cost = 1):
\VSYNC:PWMUDB:trig_rise\ <= ((not \VSYNC:PWMUDB:trig_last\ and Net_923));

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:pwm_temp\' (cost = 0):
\VSYNC:PWMUDB:pwm_temp\ <= (\VSYNC:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\VSYNC:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \VSYNC:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\VSYNC:PWMUDB:dith_count_1\ and \VSYNC:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:trig_rise\' (cost = 1):
\HSYNC:PWMUDB:trig_rise\ <= ((not \HSYNC:PWMUDB:trig_last\ and Net_584));

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:pwm_temp\' (cost = 0):
\HSYNC:PWMUDB:pwm_temp\ <= (\HSYNC:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\HSYNC:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \HSYNC:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\HSYNC:PWMUDB:dith_count_1\ and \HSYNC:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\HORIZ:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \HORIZ:PWMUDB:dith_count_0\ and \HORIZ:PWMUDB:dith_count_1\)
	OR (not \HORIZ:PWMUDB:dith_count_1\ and \HORIZ:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\VERT:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \VERT:PWMUDB:dith_count_0\ and \VERT:PWMUDB:dith_count_1\)
	OR (not \VERT:PWMUDB:dith_count_1\ and \VERT:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\VSYNC:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \VSYNC:PWMUDB:dith_count_0\ and \VSYNC:PWMUDB:dith_count_1\)
	OR (not \VSYNC:PWMUDB:dith_count_1\ and \VSYNC:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\HSYNC:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \HSYNC:PWMUDB:dith_count_0\ and \HSYNC:PWMUDB:dith_count_1\)
	OR (not \HSYNC:PWMUDB:dith_count_1\ and \HSYNC:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 103 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \HORIZ:PWMUDB:final_capture\ to zero
Aliasing \HORIZ:PWMUDB:pwm_i\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \VERT:PWMUDB:final_capture\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \VSYNC:PWMUDB:final_capture\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \HSYNC:PWMUDB:final_capture\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Rhs of wire \random:enable_final\[10] = \random:control_0\[22]
Removing Lhs of wire \HORIZ:PWMUDB:final_capture\[153] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:pwm_i\[188] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[369] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[379] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[389] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:final_capture\[472] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[736] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[746] = zero[2]
Removing Lhs of wire \VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[756] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:final_capture\[832] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1048] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1058] = zero[2]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1068] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:final_capture\[1144] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1360] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1370] = zero[2]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1380] = zero[2]
Removing Lhs of wire \HORIZ:PWMUDB:runmode_enable\\D\[1497] = \HORIZ:PWMUDB:control_7\[100]
Removing Lhs of wire \VERT:PWMUDB:runmode_enable\\D\[1509] = \VERT:PWMUDB:control_7\[419]

------------------------------------------------------
Aliased 0 equations, 20 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\info\Desktop\Spring 2019 Classes\6.115\6.115-final\PSoCCreator\Final Project\FinalEmulator.cydsn\FinalEmulator.cyprj" -dcpsoc3 FinalEmulator.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.348ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Tuesday, 30 April 2019 16:13:36
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\info\Desktop\Spring 2019 Classes\6.115\6.115-final\PSoCCreator\Final Project\FinalEmulator.cydsn\FinalEmulator.cyprj -d CY8C5888LTI-LP097 FinalEmulator.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \HORIZ:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \VERT:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \HORIZ:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \HORIZ:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \HORIZ:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \VERT:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \VERT:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \VERT:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \VERT:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \VSYNC:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \VSYNC:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \VSYNC:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \HSYNC:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \HSYNC:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \HSYNC:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock clk_prng to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'VGA_CLK'. Fanout=3, Signal=Net_1241
    Digital Clock 1: Automatic-assigning  clock 'clk_timer'. Fanout=1, Signal=Net_10
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \random:genblk2:Sync1\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \random:ClkSp:CtrlReg\:controlcell.control_0 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: \random:ClkSp:CtrlReg\:controlcell.control_0
    UDB Clk/Enable \random:genblk2:Sync2\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \HORIZ:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: VGA_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: VGA_CLK, EnableOut: Constant 1
    UDB Clk/Enable \VERT:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Net_1700:macrocell.q was determined to be a routed clock that is synchronous to VGA_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: VGA_CLK, EnableOut: Net_1700:macrocell.q
    UDB Clk/Enable \VSYNC:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Net_1700:macrocell.q was determined to be a routed clock that is synchronous to VGA_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: VGA_CLK, EnableOut: Net_1700:macrocell.q
    UDB Clk/Enable \HSYNC:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: VGA_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: VGA_CLK, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = pin_led(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pin_led(0)__PA ,
            pad => pin_led(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pin_snd(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pin_snd(0)__PA ,
            pad => pin_snd(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA(0)__PA ,
            pin_input => Net_5860 ,
            pad => VGA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HSYNC_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HSYNC_OUT(0)__PA ,
            pin_input => Net_1731 ,
            pad => HSYNC_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VSYNC_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VSYNC_OUT(0)__PA ,
            pin_input => Net_1730 ,
            pad => VSYNC_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Row_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Row_1(0)__PA ,
            pad => Row_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Row_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Row_2(0)__PA ,
            pad => Row_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Row_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Row_4(0)__PA ,
            pad => Row_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Row_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Row_3(0)__PA ,
            pad => Row_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Col_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Col_1(0)__PA ,
            pad => Col_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Col_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Col_2(0)__PA ,
            pad => Col_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Col_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Col_3(0)__PA ,
            pad => Col_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Col_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Col_4(0)__PA ,
            pad => Col_4(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_5860, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_584 * !Net_923 * cydff_1
        );
        Output = Net_5860 (fanout=1)

    MacroCell: Name=\HORIZ:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HORIZ:PWMUDB:control_7\
        );
        Output = \HORIZ:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_1700, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \HORIZ:PWMUDB:runmode_enable\ * \HORIZ:PWMUDB:cmp1_eq\
            + \HORIZ:PWMUDB:runmode_enable\ * \HORIZ:PWMUDB:cmp1_less\
        );
        Output = Net_1700 (fanout=11)

    MacroCell: Name=Net_584, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HORIZ:PWMUDB:runmode_enable\ * \HORIZ:PWMUDB:cmp2_less\
        );
        Output = Net_584 (fanout=3)

    MacroCell: Name=\VERT:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 1 pterm
        (
              \VERT:PWMUDB:control_7\
        );
        Output = \VERT:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_923, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 1 pterm
        (
              \VERT:PWMUDB:runmode_enable\ * \VERT:PWMUDB:cmp1_less\
        );
        Output = Net_923 (fanout=3)

    MacroCell: Name=\VSYNC:PWMUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 1 pterm
        (
              Net_923
        );
        Output = \VSYNC:PWMUDB:trig_last\ (fanout=1)

    MacroCell: Name=\VSYNC:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 2 pterms
        (
              Net_923 * \VSYNC:PWMUDB:control_7\ * !\VSYNC:PWMUDB:trig_last\
            + \VSYNC:PWMUDB:control_7\ * \VSYNC:PWMUDB:runmode_enable\ * 
              !\VSYNC:PWMUDB:tc_i\
        );
        Output = \VSYNC:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_1730, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 1 pterm
        (
              \VSYNC:PWMUDB:runmode_enable\ * \VSYNC:PWMUDB:cmp1_eq\
        );
        Output = Net_1730 (fanout=1)

    MacroCell: Name=\HSYNC:PWMUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_584
        );
        Output = \HSYNC:PWMUDB:trig_last\ (fanout=1)

    MacroCell: Name=\HSYNC:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_584 * \HSYNC:PWMUDB:control_7\ * !\HSYNC:PWMUDB:trig_last\
            + \HSYNC:PWMUDB:control_7\ * \HSYNC:PWMUDB:runmode_enable\ * 
              !\HSYNC:PWMUDB:tc_i\
        );
        Output = \HSYNC:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_1731, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HSYNC:PWMUDB:runmode_enable\ * \HSYNC:PWMUDB:cmp1_eq\
        );
        Output = Net_1731 (fanout=1)

    MacroCell: Name=cydff_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_69
        );
        Output = cydff_1 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\random:sC8:PRSdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_0 => \random:enable_final\ ,
            clk_en => \random:enable_final\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000000000000001000000000111100000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\random:enable_final\)

    datapathcell: Name =\HORIZ:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_1241 ,
            cs_addr_2 => \HORIZ:PWMUDB:tc_i\ ,
            cs_addr_1 => \HORIZ:PWMUDB:runmode_enable\ ,
            ce0_comb => \HORIZ:PWMUDB:cmp1_eq\ ,
            cl0_comb => \HORIZ:PWMUDB:cmp1_less\ ,
            z0_comb => \HORIZ:PWMUDB:tc_i\ ,
            cl1_comb => \HORIZ:PWMUDB:cmp2_less\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\VERT:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1241 ,
            cs_addr_2 => \VERT:PWMUDB:tc_i\ ,
            cs_addr_1 => \VERT:PWMUDB:runmode_enable\ ,
            chain_out => \VERT:PWMUDB:sP16:pwmdp:carry\ ,
            clk_en => Net_1700 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1700)
        Next in chain : \VERT:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\VERT:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1241 ,
            cs_addr_2 => \VERT:PWMUDB:tc_i\ ,
            cs_addr_1 => \VERT:PWMUDB:runmode_enable\ ,
            cl0_comb => \VERT:PWMUDB:cmp1_less\ ,
            z0_comb => \VERT:PWMUDB:tc_i\ ,
            chain_in => \VERT:PWMUDB:sP16:pwmdp:carry\ ,
            clk_en => Net_1700 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1700)
        Previous in chain : \VERT:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\VSYNC:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_1241 ,
            cs_addr_2 => \VSYNC:PWMUDB:tc_i\ ,
            cs_addr_1 => \VSYNC:PWMUDB:runmode_enable\ ,
            ce0_comb => \VSYNC:PWMUDB:cmp1_eq\ ,
            z0_comb => \VSYNC:PWMUDB:tc_i\ ,
            clk_en => Net_1700 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1700)

    datapathcell: Name =\HSYNC:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_1241 ,
            cs_addr_2 => \HSYNC:PWMUDB:tc_i\ ,
            cs_addr_1 => \HSYNC:PWMUDB:runmode_enable\ ,
            ce0_comb => \HSYNC:PWMUDB:cmp1_eq\ ,
            z0_comb => \HSYNC:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\random:ClkSp:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \random:control_7\ ,
            control_6 => \random:control_6\ ,
            control_5 => \random:control_5\ ,
            control_4 => \random:control_4\ ,
            control_3 => \random:control_3\ ,
            control_2 => \random:control_2\ ,
            control_1 => \random:control_1\ ,
            control_0 => \random:enable_final\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000110"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\HORIZ:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1241 ,
            control_7 => \HORIZ:PWMUDB:control_7\ ,
            control_6 => \HORIZ:PWMUDB:control_6\ ,
            control_5 => \HORIZ:PWMUDB:control_5\ ,
            control_4 => \HORIZ:PWMUDB:control_4\ ,
            control_3 => \HORIZ:PWMUDB:control_3\ ,
            control_2 => \HORIZ:PWMUDB:control_2\ ,
            control_1 => \HORIZ:PWMUDB:control_1\ ,
            control_0 => \HORIZ:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\VERT:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1241 ,
            control_7 => \VERT:PWMUDB:control_7\ ,
            control_6 => \VERT:PWMUDB:control_6\ ,
            control_5 => \VERT:PWMUDB:control_5\ ,
            control_4 => \VERT:PWMUDB:control_4\ ,
            control_3 => \VERT:PWMUDB:control_3\ ,
            control_2 => \VERT:PWMUDB:control_2\ ,
            control_1 => \VERT:PWMUDB:control_1\ ,
            control_0 => \VERT:PWMUDB:control_0\ ,
            clk_en => Net_1700 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1700)

    controlcell: Name =\VSYNC:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1241 ,
            control_7 => \VSYNC:PWMUDB:control_7\ ,
            control_6 => \VSYNC:PWMUDB:control_6\ ,
            control_5 => \VSYNC:PWMUDB:control_5\ ,
            control_4 => \VSYNC:PWMUDB:control_4\ ,
            control_3 => \VSYNC:PWMUDB:control_3\ ,
            control_2 => \VSYNC:PWMUDB:control_2\ ,
            control_1 => \VSYNC:PWMUDB:control_1\ ,
            control_0 => \VSYNC:PWMUDB:control_0\ ,
            clk_en => Net_1700 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1700)

    controlcell: Name =\HSYNC:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1241 ,
            control_7 => \HSYNC:PWMUDB:control_7\ ,
            control_6 => \HSYNC:PWMUDB:control_6\ ,
            control_5 => \HSYNC:PWMUDB:control_5\ ,
            control_4 => \HSYNC:PWMUDB:control_4\ ,
            control_3 => \HSYNC:PWMUDB:control_3\ ,
            control_2 => \HSYNC:PWMUDB:control_2\ ,
            control_1 => \HSYNC:PWMUDB:control_1\ ,
            control_0 => \HSYNC:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PIXEL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \PIXEL:control_7\ ,
            control_6 => \PIXEL:control_6\ ,
            control_5 => \PIXEL:control_5\ ,
            control_4 => \PIXEL:control_4\ ,
            control_3 => \PIXEL:control_3\ ,
            control_2 => \PIXEL:control_2\ ,
            control_1 => \PIXEL:control_1\ ,
            control_0 => Net_69 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA
        PORT MAP (
            dmareq => Net_1700 ,
            termin => zero ,
            termout => Net_1534 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_timer
        PORT MAP (
            interrupt => Net_10_local );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =NEWLINE
        PORT MAP (
            interrupt => Net_1534 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   18 :   30 :   48 : 37.50 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    1 :   23 :   24 :  4.17 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   13 :  179 :  192 :  6.77 %
  Unique P-terms              :   16 :  368 :  384 :  4.17 %
  Total P-terms               :   16 :      :      :        
  Datapath Cells              :    6 :   18 :   24 : 25.00 %
  Status Cells                :    0 :   24 :   24 :  0.00 %
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    6 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.109ms
Tech Mapping phase: Elapsed time ==> 0s.164ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(3)][IoId=(2)] : Col_1(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Col_2(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Col_3(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Col_4(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : HSYNC_OUT(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Row_1(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Row_2(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Row_3(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Row_4(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : VGA(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : VSYNC_OUT(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : pin_led(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : pin_snd(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.215ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    7 :   41 :   48 :  14.58%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.00
                   Pterms :            2.29
               Macrocells :            1.86
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          6 :       4.00 :       2.17
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_1730, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 1 pterm
        (
              \VSYNC:PWMUDB:runmode_enable\ * \VSYNC:PWMUDB:cmp1_eq\
        );
        Output = Net_1730 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\VSYNC:PWMUDB:trig_last\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 1 pterm
        (
              Net_923
        );
        Output = \VSYNC:PWMUDB:trig_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\VSYNC:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 2 pterms
        (
              Net_923 * \VSYNC:PWMUDB:control_7\ * !\VSYNC:PWMUDB:trig_last\
            + \VSYNC:PWMUDB:control_7\ * \VSYNC:PWMUDB:runmode_enable\ * 
              !\VSYNC:PWMUDB:tc_i\
        );
        Output = \VSYNC:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\VSYNC:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_1241 ,
        cs_addr_2 => \VSYNC:PWMUDB:tc_i\ ,
        cs_addr_1 => \VSYNC:PWMUDB:runmode_enable\ ,
        ce0_comb => \VSYNC:PWMUDB:cmp1_eq\ ,
        z0_comb => \VSYNC:PWMUDB:tc_i\ ,
        clk_en => Net_1700 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1700)

controlcell: Name =\VSYNC:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1241 ,
        control_7 => \VSYNC:PWMUDB:control_7\ ,
        control_6 => \VSYNC:PWMUDB:control_6\ ,
        control_5 => \VSYNC:PWMUDB:control_5\ ,
        control_4 => \VSYNC:PWMUDB:control_4\ ,
        control_3 => \VSYNC:PWMUDB:control_3\ ,
        control_2 => \VSYNC:PWMUDB:control_2\ ,
        control_1 => \VSYNC:PWMUDB:control_1\ ,
        control_0 => \VSYNC:PWMUDB:control_0\ ,
        clk_en => Net_1700 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1700)

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_923, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 1 pterm
        (
              \VERT:PWMUDB:runmode_enable\ * \VERT:PWMUDB:cmp1_less\
        );
        Output = Net_923 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\VERT:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 1 pterm
        (
              \VERT:PWMUDB:control_7\
        );
        Output = \VERT:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\VERT:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1241 ,
        cs_addr_2 => \VERT:PWMUDB:tc_i\ ,
        cs_addr_1 => \VERT:PWMUDB:runmode_enable\ ,
        cl0_comb => \VERT:PWMUDB:cmp1_less\ ,
        z0_comb => \VERT:PWMUDB:tc_i\ ,
        chain_in => \VERT:PWMUDB:sP16:pwmdp:carry\ ,
        clk_en => Net_1700 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1700)
    Previous in chain : \VERT:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\VERT:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1241 ,
        control_7 => \VERT:PWMUDB:control_7\ ,
        control_6 => \VERT:PWMUDB:control_6\ ,
        control_5 => \VERT:PWMUDB:control_5\ ,
        control_4 => \VERT:PWMUDB:control_4\ ,
        control_3 => \VERT:PWMUDB:control_3\ ,
        control_2 => \VERT:PWMUDB:control_2\ ,
        control_1 => \VERT:PWMUDB:control_1\ ,
        control_0 => \VERT:PWMUDB:control_0\ ,
        clk_en => Net_1700 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1700)

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1700, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \HORIZ:PWMUDB:runmode_enable\ * \HORIZ:PWMUDB:cmp1_eq\
            + \HORIZ:PWMUDB:runmode_enable\ * \HORIZ:PWMUDB:cmp1_less\
        );
        Output = Net_1700 (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_5860, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_584 * !Net_923 * cydff_1
        );
        Output = Net_5860 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_584, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HORIZ:PWMUDB:runmode_enable\ * \HORIZ:PWMUDB:cmp2_less\
        );
        Output = Net_584 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\HORIZ:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HORIZ:PWMUDB:control_7\
        );
        Output = \HORIZ:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\HORIZ:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_1241 ,
        cs_addr_2 => \HORIZ:PWMUDB:tc_i\ ,
        cs_addr_1 => \HORIZ:PWMUDB:runmode_enable\ ,
        ce0_comb => \HORIZ:PWMUDB:cmp1_eq\ ,
        cl0_comb => \HORIZ:PWMUDB:cmp1_less\ ,
        z0_comb => \HORIZ:PWMUDB:tc_i\ ,
        cl1_comb => \HORIZ:PWMUDB:cmp2_less\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\HORIZ:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1241 ,
        control_7 => \HORIZ:PWMUDB:control_7\ ,
        control_6 => \HORIZ:PWMUDB:control_6\ ,
        control_5 => \HORIZ:PWMUDB:control_5\ ,
        control_4 => \HORIZ:PWMUDB:control_4\ ,
        control_3 => \HORIZ:PWMUDB:control_3\ ,
        control_2 => \HORIZ:PWMUDB:control_2\ ,
        control_1 => \HORIZ:PWMUDB:control_1\ ,
        control_0 => \HORIZ:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
datapathcell: Name =\random:sC8:PRSdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_0 => \random:enable_final\ ,
        clk_en => \random:enable_final\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000000000000001000000000111100000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\random:enable_final\)

controlcell: Name =\random:ClkSp:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \random:control_7\ ,
        control_6 => \random:control_6\ ,
        control_5 => \random:control_5\ ,
        control_4 => \random:control_4\ ,
        control_3 => \random:control_3\ ,
        control_2 => \random:control_2\ ,
        control_1 => \random:control_1\ ,
        control_0 => \random:enable_final\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000110"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
datapathcell: Name =\VERT:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1241 ,
        cs_addr_2 => \VERT:PWMUDB:tc_i\ ,
        cs_addr_1 => \VERT:PWMUDB:runmode_enable\ ,
        chain_out => \VERT:PWMUDB:sP16:pwmdp:carry\ ,
        clk_en => Net_1700 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1700)
    Next in chain : \VERT:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\HSYNC:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1241 ,
        control_7 => \HSYNC:PWMUDB:control_7\ ,
        control_6 => \HSYNC:PWMUDB:control_6\ ,
        control_5 => \HSYNC:PWMUDB:control_5\ ,
        control_4 => \HSYNC:PWMUDB:control_4\ ,
        control_3 => \HSYNC:PWMUDB:control_3\ ,
        control_2 => \HSYNC:PWMUDB:control_2\ ,
        control_1 => \HSYNC:PWMUDB:control_1\ ,
        control_0 => \HSYNC:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_1731, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HSYNC:PWMUDB:runmode_enable\ * \HSYNC:PWMUDB:cmp1_eq\
        );
        Output = Net_1731 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=cydff_1, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_69
        );
        Output = cydff_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\HSYNC:PWMUDB:trig_last\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_584
        );
        Output = \HSYNC:PWMUDB:trig_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\HSYNC:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_584 * \HSYNC:PWMUDB:control_7\ * !\HSYNC:PWMUDB:trig_last\
            + \HSYNC:PWMUDB:control_7\ * \HSYNC:PWMUDB:runmode_enable\ * 
              !\HSYNC:PWMUDB:tc_i\
        );
        Output = \HSYNC:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\HSYNC:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_1241 ,
        cs_addr_2 => \HSYNC:PWMUDB:tc_i\ ,
        cs_addr_1 => \HSYNC:PWMUDB:runmode_enable\ ,
        ce0_comb => \HSYNC:PWMUDB:cmp1_eq\ ,
        z0_comb => \HSYNC:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PIXEL:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \PIXEL:control_7\ ,
        control_6 => \PIXEL:control_6\ ,
        control_5 => \PIXEL:control_5\ ,
        control_4 => \PIXEL:control_4\ ,
        control_3 => \PIXEL:control_3\ ,
        control_2 => \PIXEL:control_2\ ,
        control_1 => \PIXEL:control_1\ ,
        control_0 => Net_69 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =NEWLINE
        PORT MAP (
            interrupt => Net_1534 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_timer
        PORT MAP (
            interrupt => Net_10_local );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =DMA
        PORT MAP (
            dmareq => Net_1700 ,
            termin => zero ,
            termout => Net_1534 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = pin_snd(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pin_snd(0)__PA ,
        pad => pin_snd(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = pin_led(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pin_led(0)__PA ,
        pad => pin_led(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = VGA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA(0)__PA ,
        pin_input => Net_5860 ,
        pad => VGA(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = VSYNC_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VSYNC_OUT(0)__PA ,
        pin_input => Net_1730 ,
        pad => VSYNC_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = HSYNC_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HSYNC_OUT(0)__PA ,
        pin_input => Net_1731 ,
        pad => HSYNC_OUT(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Row_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Row_2(0)__PA ,
        pad => Row_2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Row_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Row_3(0)__PA ,
        pad => Row_3(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Col_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Col_1(0)__PA ,
        pad => Col_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Row_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Row_4(0)__PA ,
        pad => Row_4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Col_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Col_2(0)__PA ,
        pad => Col_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Col_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Col_3(0)__PA ,
        pad => Col_3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Col_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Col_4(0)__PA ,
        pad => Col_4(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Row_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Row_1(0)__PA ,
        pad => Row_1(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_1241 ,
            dclk_0 => Net_1241_local ,
            dclk_glb_1 => Net_10 ,
            dclk_1 => Net_10_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |              | 
Port | Pin | Fixed |      Type |       Drive Mode |         Name | Connections
-----+-----+-------+-----------+------------------+--------------+-------------
   2 |   0 |     * |      NONE |         CMOS_OUT |   pin_snd(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |   pin_led(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |       VGA(0) | In(Net_5860)
     |   3 |     * |      NONE |         CMOS_OUT | VSYNC_OUT(0) | In(Net_1730)
     |   4 |     * |      NONE |         CMOS_OUT | HSYNC_OUT(0) | In(Net_1731)
-----+-----+-------+-----------+------------------+--------------+-------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL |     Row_2(0) | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL |     Row_3(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |     Col_1(0) | 
     |   3 |     * |      NONE |     HI_Z_DIGITAL |     Row_4(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |     Col_2(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |     Col_3(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |     Col_4(0) | 
     |   7 |     * |      NONE |     HI_Z_DIGITAL |     Row_1(0) | 
-------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.034ms
Digital Placement phase: Elapsed time ==> 0s.754ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Users\info\Documents\PSoC Creator\4.2\Devices\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "FinalEmulator_r.vh2" --pcf-path "FinalEmulator.pco" --des-name "FinalEmulator" --dsf-path "FinalEmulator.dsf" --sdc-path "FinalEmulator.sdc" --lib-path "FinalEmulator_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.964ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.135ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in FinalEmulator_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.214ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.135ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.660ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.660ms
API generation phase: Elapsed time ==> 0s.919ms
Dependency generation phase: Elapsed time ==> 0s.000ms
Cleanup phase: Elapsed time ==> 0s.000ms
