INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab1/lab1_3/lab1_3.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab1/lab1_3/lab1_3.srcs/sim_1/new/mux_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab1/lab1_3/lab1_3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
