[N
39
34
8 iInstExt
6
6 dffg_n
12
20 butter_extender_nt32
5
10 ADDR_WIDTH
23
4 in10
25
4 in11
24
4 in12
26
4 in13
27
4 in14
28
4 in15
9
8 mux2t1_n
8
1 N
37
5 mixed
3
3 rtl
15
5 WIDTH
30
11 ones_comp_n
33
9 structure
31
15 addsub_overflow
7
10 behavioral
13
13 generatebased
39
12 OUTPUT_TRACE
36
2 tb
19
3 in2
17
3 in4
16
3 in5
18
3 in6
20
3 in7
21
3 in8
22
3 in9
32
15 riscv_processor
4
10 DATA_WIDTH
11
13 carry_adder_n
1
85 /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/containers/sim_container_0/work
14
8 mux_16t1
10
10 structural
2
3 mem
29
18 carry_adder_n_over
38
9 gCLK_HPER
35
9 iInstAddr
]
[G
1
31
10
1
8
1
0
32
0
0 0
0
0
]
[G
1
11
10
1
8
1
0
32
0
0 0
0
0
]
[G
1
14
7
1
15
1
0
32
0
0 0
0
0
]
[G
1
36
37
1
39
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
2
3
1
5
1
0
10
0
0 0
0
0
]
[G
1
29
10
1
8
1
0
32
0
0 0
0
0
]
[G
1
6
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
12
13
1
8
1
0
32
0
0 0
0
0
]
[G
1
36
37
1
38
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
36
37
1
8
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
9
10
1
8
1
0
32
0
0 0
0
0
]
[G
1
32
33
1
8
1
0
32
0
0 0
0
0
]
[G
1
30
10
1
8
1
0
32
0
0 0
0
0
]
[P
1
32
33
34
35
1
0
0
]
[P
1
14
7
23
17
1
0
0
]
[P
1
14
7
24
25
1
0
0
]
[P
1
14
7
26
25
1
0
0
]
[P
1
14
7
27
25
1
0
0
]
[P
1
14
7
28
25
1
0
0
]
[P
1
14
7
16
17
1
0
0
]
[P
1
14
7
18
19
1
0
0
]
[P
1
14
7
20
17
1
0
0
]
[P
1
14
7
21
17
1
0
0
]
[P
1
14
7
22
17
1
0
0
]
