// Seed: 1511072552
module module_0 (
    id_1,
    id_2
);
  inout wand id_2;
  inout wire id_1;
  assign module_1.id_1 = 0;
  assign id_2 = 1;
  wire id_3;
endmodule
module module_1 (
    output tri   id_0,
    output uwire id_1
    , id_3
);
  logic id_4[~  -1  <->  1 : -1];
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_2 #(
    parameter id_0  = 32'd59,
    parameter id_10 = 32'd36,
    parameter id_5  = 32'd76
) (
    input wand _id_0,
    input wor id_1,
    input tri0 id_2
    , id_9,
    output wire id_3,
    output wire id_4,
    output tri1 _id_5,
    input supply1 id_6,
    output logic id_7
);
  assign id_4 = id_2;
  initial id_7 <= 1;
  assign id_7 = id_2#(
      .id_6(1),
      .id_2(({-1'h0, 1})),
      .id_0($realtime),
      .id_2(1)
  ).sum;
  wire [id_0 : 1  ==  -1] _id_10;
  module_0 modCall_1 (
      id_9,
      id_9
  );
  logic id_11;
  ;
  logic [1 : id_5  (  id_0  )  ?  1 : id_10] id_12;
endmodule
