{"Source Block": ["hdl/library/common/up_delay_cntrl.v@169:194@HdlStmFor", "  end\n\n  // write does not hold- read back what goes into effect. \n\n  generate\n  for (n = 0; n < IO_WIDTH; n = n + 1) begin: g_dwr\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_dld[n] <= 'd0;\n      up_dwdata[((n*5)+4):(n*5)] <= 'd0;\n    end else begin\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == n)) begin\n        up_dld[n] <= 1'd1;\n        up_dwdata[((n*5)+4):(n*5)] <= up_wdata[4:0];\n      end else begin\n        up_dld[n] <= 1'd0;\n        up_dwdata[((n*5)+4):(n*5)] <= up_dwdata[((n*5)+4):(n*5)];\n      end\n    end\n  end\n  end\n  endgenerate\n\n  // resets\n\n  ad_rst i_delay_rst_reg (\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[174, "  for (n = 0; n < IO_WIDTH; n = n + 1) begin: g_dwr\n"]], "Add": [[174, "  for (n = 0; n < DATA_WIDTH; n = n + 1) begin: g_dwr\n"]]}}