// Seed: 931706842
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input uwire id_2,
    output tri1 id_3
    , id_13,
    input supply0 id_4,
    output tri0 id_5,
    output uwire id_6,
    input tri0 id_7,
    input wand id_8
    , id_14,
    input tri id_9,
    input tri0 id_10,
    output wire id_11
    , id_15
);
  id_16(
      .id_0(1'b0), .id_1(id_3), .id_2(1)
  );
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1
    , id_5,
    input tri id_2,
    output tri0 id_3
);
  wire id_6;
  assign id_3 = id_5;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_3,
      id_0,
      id_3,
      id_5,
      id_5,
      id_2,
      id_1,
      id_5,
      id_3
  );
  assign modCall_1.type_5 = 0;
  wire id_7;
endmodule
