                                                                            D-MEM Bus &
Cycle:      IF      |     ID      |     EX      |     MEM     |     WB      Reg Result
    0:    4:lda     |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    1:    8:-       |   4:lda     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    2:    8:-       |   8:-       |   4:lda     |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    3:    8:-       |   8:-       |   8:-       |   4:lda     |   0:-       BUS_LOAD  MEM[0] accepted 1
    4:    8:-       |   8:-       |   8:-       |   8:-       |   4:lda     r1=1  BUS_LOAD  MEM[0] accepted 1
    5:    8:addq    |   8:-       |   8:-       |   8:-       |   8:-       BUS_LOAD  MEM[0] accepted 1
    6:   12:-       |   8:addq    |   8:-       |   8:-       |   8:-       BUS_LOAD  MEM[8] accepted 1
    7:   12:-       |  12:-       |   8:addq    |   8:-       |   8:-       BUS_LOAD  MEM[8] accepted 1
    8:   12:-       |  12:-       |  12:-       |   8:addq    |   8:-       BUS_LOAD  MEM[8] accepted 1
    9:   12:-       |  12:-       |  12:-       |  12:-       |   8:addq    r1=2  BUS_LOAD  MEM[8] accepted 1
   10:   12:addq    |  12:-       |  12:-       |  12:-       |  12:-       BUS_LOAD  MEM[8] accepted 1
   11:   16:-       |  12:addq    |  12:-       |  12:-       |  12:-       BUS_LOAD  MEM[8] accepted 1
   12:   16:-       |  16:-       |  12:addq    |  12:-       |  12:-       BUS_LOAD  MEM[8] accepted 1
   13:   16:-       |  16:-       |  16:-       |  12:addq    |  12:-       BUS_LOAD  MEM[8] accepted 1
   14:   16:-       |  16:-       |  16:-       |  16:-       |  12:addq    r1=4  BUS_LOAD  MEM[8] accepted 1
   15:   16:addq    |  16:-       |  16:-       |  16:-       |  16:-       BUS_LOAD  MEM[8] accepted 1
   16:   20:-       |  16:addq    |  16:-       |  16:-       |  16:-       BUS_LOAD  MEM[16] accepted 1
   17:   20:-       |  20:-       |  16:addq    |  16:-       |  16:-       BUS_LOAD  MEM[16] accepted 1
   18:   20:-       |  20:-       |  20:-       |  16:addq    |  16:-       BUS_LOAD  MEM[16] accepted 1
   19:   20:-       |  20:-       |  20:-       |  20:-       |  16:addq    r1=8  BUS_LOAD  MEM[16] accepted 1
   20:   20:addq    |  20:-       |  20:-       |  20:-       |  20:-       BUS_LOAD  MEM[16] accepted 1
   21:   24:-       |  20:addq    |  20:-       |  20:-       |  20:-       BUS_LOAD  MEM[16] accepted 1
   22:   24:-       |  24:-       |  20:addq    |  20:-       |  20:-       BUS_LOAD  MEM[16] accepted 1
   23:   24:-       |  24:-       |  24:-       |  20:addq    |  20:-       BUS_LOAD  MEM[16] accepted 1
   24:   24:-       |  24:-       |  24:-       |  24:-       |  20:addq    r1=16  BUS_LOAD  MEM[16] accepted 1
   25:   24:addq    |  24:-       |  24:-       |  24:-       |  24:-       BUS_LOAD  MEM[16] accepted 1
   26:   28:-       |  24:addq    |  24:-       |  24:-       |  24:-       BUS_LOAD  MEM[24] accepted 1
   27:   28:-       |  28:-       |  24:addq    |  24:-       |  24:-       BUS_LOAD  MEM[24] accepted 1
   28:   28:-       |  28:-       |  28:-       |  24:addq    |  24:-       BUS_LOAD  MEM[24] accepted 1
   29:   28:-       |  28:-       |  28:-       |  28:-       |  24:addq    r1=32  BUS_LOAD  MEM[24] accepted 1
   30:   28:addq    |  28:-       |  28:-       |  28:-       |  28:-       BUS_LOAD  MEM[24] accepted 1
   31:   32:-       |  28:addq    |  28:-       |  28:-       |  28:-       BUS_LOAD  MEM[24] accepted 1
   32:   32:-       |  32:-       |  28:addq    |  28:-       |  28:-       BUS_LOAD  MEM[24] accepted 1
   33:   32:-       |  32:-       |  32:-       |  28:addq    |  28:-       BUS_LOAD  MEM[24] accepted 1
   34:   32:-       |  32:-       |  32:-       |  32:-       |  28:addq    r1=64  BUS_LOAD  MEM[24] accepted 1
   35:   32:addq    |  32:-       |  32:-       |  32:-       |  32:-       BUS_LOAD  MEM[24] accepted 1
   36:   36:-       |  32:addq    |  32:-       |  32:-       |  32:-       BUS_LOAD  MEM[32] accepted 1
   37:   36:-       |  36:-       |  32:addq    |  32:-       |  32:-       BUS_LOAD  MEM[32] accepted 1
   38:   36:-       |  36:-       |  36:-       |  32:addq    |  32:-       BUS_LOAD  MEM[32] accepted 1
   39:   36:-       |  36:-       |  36:-       |  36:-       |  32:addq    r1=128  BUS_LOAD  MEM[32] accepted 1
   40:   36:addq    |  36:-       |  36:-       |  36:-       |  36:-       BUS_LOAD  MEM[32] accepted 1
   41:   40:-       |  36:addq    |  36:-       |  36:-       |  36:-       BUS_LOAD  MEM[32] accepted 1
   42:   40:-       |  40:-       |  36:addq    |  36:-       |  36:-       BUS_LOAD  MEM[32] accepted 1
   43:   40:-       |  40:-       |  40:-       |  36:addq    |  36:-       BUS_LOAD  MEM[32] accepted 1
   44:   40:-       |  40:-       |  40:-       |  40:-       |  36:addq    r1=256  BUS_LOAD  MEM[32] accepted 1
   45:   40:addq    |  40:-       |  40:-       |  40:-       |  40:-       BUS_LOAD  MEM[32] accepted 1
   46:   44:-       |  40:addq    |  40:-       |  40:-       |  40:-       BUS_LOAD  MEM[40] accepted 1
   47:   44:-       |  44:-       |  40:addq    |  40:-       |  40:-       BUS_LOAD  MEM[40] accepted 1
   48:   44:-       |  44:-       |  44:-       |  40:addq    |  40:-       BUS_LOAD  MEM[40] accepted 1
   49:   44:-       |  44:-       |  44:-       |  44:-       |  40:addq    r1=512  BUS_LOAD  MEM[40] accepted 1
   50:   44:addq    |  44:-       |  44:-       |  44:-       |  44:-       BUS_LOAD  MEM[40] accepted 1
   51:   48:-       |  44:addq    |  44:-       |  44:-       |  44:-       BUS_LOAD  MEM[40] accepted 1
   52:   48:-       |  48:-       |  44:addq    |  44:-       |  44:-       BUS_LOAD  MEM[40] accepted 1
   53:   48:-       |  48:-       |  48:-       |  44:addq    |  44:-       BUS_LOAD  MEM[40] accepted 1
   54:   48:-       |  48:-       |  48:-       |  48:-       |  44:addq    r1=1024  BUS_LOAD  MEM[40] accepted 1
   55:   48:addq    |  48:-       |  48:-       |  48:-       |  48:-       BUS_LOAD  MEM[40] accepted 1
   56:   52:-       |  48:addq    |  48:-       |  48:-       |  48:-       BUS_LOAD  MEM[48] accepted 1
   57:   52:-       |  52:-       |  48:addq    |  48:-       |  48:-       BUS_LOAD  MEM[48] accepted 1
   58:   52:-       |  52:-       |  52:-       |  48:addq    |  48:-       BUS_LOAD  MEM[48] accepted 1
   59:   52:-       |  52:-       |  52:-       |  52:-       |  48:addq    r1=2048  BUS_LOAD  MEM[48] accepted 1
   60:   52:addq    |  52:-       |  52:-       |  52:-       |  52:-       BUS_LOAD  MEM[48] accepted 1
   61:   56:-       |  52:addq    |  52:-       |  52:-       |  52:-       BUS_LOAD  MEM[48] accepted 1
   62:   56:-       |  56:-       |  52:addq    |  52:-       |  52:-       BUS_LOAD  MEM[48] accepted 1
   63:   56:-       |  56:-       |  56:-       |  52:addq    |  52:-       BUS_LOAD  MEM[48] accepted 1
   64:   56:-       |  56:-       |  56:-       |  56:-       |  52:addq    r1=4096  BUS_LOAD  MEM[48] accepted 1
   65:   56:addq    |  56:-       |  56:-       |  56:-       |  56:-       BUS_LOAD  MEM[48] accepted 1
   66:   60:-       |  56:addq    |  56:-       |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
   67:   60:-       |  60:-       |  56:addq    |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
   68:   60:-       |  60:-       |  60:-       |  56:addq    |  56:-       BUS_LOAD  MEM[56] accepted 1
   69:   60:-       |  60:-       |  60:-       |  60:-       |  56:addq    r1=8192  BUS_LOAD  MEM[56] accepted 1
   70:   60:addq    |  60:-       |  60:-       |  60:-       |  60:-       BUS_LOAD  MEM[56] accepted 1
   71:   64:-       |  60:addq    |  60:-       |  60:-       |  60:-       BUS_LOAD  MEM[56] accepted 1
   72:   64:-       |  64:-       |  60:addq    |  60:-       |  60:-       BUS_LOAD  MEM[56] accepted 1
   73:   64:-       |  64:-       |  64:-       |  60:addq    |  60:-       BUS_LOAD  MEM[56] accepted 1
   74:   64:-       |  64:-       |  64:-       |  64:-       |  60:addq    r1=16384  BUS_LOAD  MEM[56] accepted 1
   75:   64:addq    |  64:-       |  64:-       |  64:-       |  64:-       BUS_LOAD  MEM[56] accepted 1
   76:   68:-       |  64:addq    |  64:-       |  64:-       |  64:-       BUS_LOAD  MEM[64] accepted 1
   77:   68:-       |  68:-       |  64:addq    |  64:-       |  64:-       BUS_LOAD  MEM[64] accepted 1
   78:   68:-       |  68:-       |  68:-       |  64:addq    |  64:-       BUS_LOAD  MEM[64] accepted 1
   79:   68:-       |  68:-       |  68:-       |  68:-       |  64:addq    r1=32768  BUS_LOAD  MEM[64] accepted 1
   80:   68:halt    |  68:-       |  68:-       |  68:-       |  68:-       BUS_LOAD  MEM[64] accepted 1
   81:   72:-       |  68:halt    |  68:-       |  68:-       |  68:-       BUS_LOAD  MEM[64] accepted 1
   82:   72:-       |  72:-       |  68:halt    |  68:-       |  68:-       BUS_LOAD  MEM[64] accepted 1
   83:   72:-       |  72:-       |  72:-       |  68:halt    |  68:-       BUS_LOAD  MEM[64] accepted 1
   84:   72:-       |  72:-       |  72:-       |  72:-       |  68:halt    BUS_LOAD  MEM[64] accepted 1
