EN hex_to_7seg NULL /home/lab661/Documents/xpolac36/Digital-electronics-1/Labs/04-adder/hex_to_7seg.vhd sub00/vhpl04 1582710301
EN half_adder NULL /home/lab661/Documents/xpolac36/Digital-electronics-1/Labs/04-adder/half_adder.vhd sub00/vhpl00 1582710297
EN top NULL /home/lab661/Documents/xpolac36/Digital-electronics-1/Labs/04-adder/top.vhd sub00/vhpl06 1582710303
EN full_adder NULL /home/lab661/Documents/xpolac36/Digital-electronics-1/Labs/04-adder/full_adder.vhd sub00/vhpl02 1582710299
AR hex_to_7seg behavioral /home/lab661/Documents/xpolac36/Digital-electronics-1/Labs/04-adder/hex_to_7seg.vhd sub00/vhpl05 1582710302
AR full_adder behavioral /home/lab661/Documents/xpolac36/Digital-electronics-1/Labs/04-adder/full_adder.vhd sub00/vhpl03 1582710300
AR half_adder behavioral /home/lab661/Documents/xpolac36/Digital-electronics-1/Labs/04-adder/half_adder.vhd sub00/vhpl01 1582710298
AR top behavioral /home/lab661/Documents/xpolac36/Digital-electronics-1/Labs/04-adder/top.vhd sub00/vhpl07 1582710304
