Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Nov  9 13:56:15 2023
| Host         : DESKTOP-DTP78NV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file D:/SOC/course-lab_3-2022.1/vivado/project_2/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (204)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (49)
6. checking no_output_delay (59)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (204)
--------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: awaddr[0] (HIGH)

tap_address_reg[0]/G
tap_address_reg[10]/G
tap_address_reg[11]/G
tap_address_reg[1]/G
tap_address_reg[2]/G
tap_address_reg[3]/G
tap_address_reg[4]/G
tap_address_reg[5]/G
tap_address_reg[6]/G
tap_address_reg[7]/G
tap_address_reg[8]/G
tap_address_reg[9]/G

 There are 12 register/latch pins with no clock driven by root clock pin: awaddr[10] (HIGH)

tap_address_reg[0]/G
tap_address_reg[10]/G
tap_address_reg[11]/G
tap_address_reg[1]/G
tap_address_reg[2]/G
tap_address_reg[3]/G
tap_address_reg[4]/G
tap_address_reg[5]/G
tap_address_reg[6]/G
tap_address_reg[7]/G
tap_address_reg[8]/G
tap_address_reg[9]/G

 There are 12 register/latch pins with no clock driven by root clock pin: awaddr[11] (HIGH)

tap_address_reg[0]/G
tap_address_reg[10]/G
tap_address_reg[11]/G
tap_address_reg[1]/G
tap_address_reg[2]/G
tap_address_reg[3]/G
tap_address_reg[4]/G
tap_address_reg[5]/G
tap_address_reg[6]/G
tap_address_reg[7]/G
tap_address_reg[8]/G
tap_address_reg[9]/G

 There are 12 register/latch pins with no clock driven by root clock pin: awaddr[1] (HIGH)

tap_address_reg[0]/G
tap_address_reg[10]/G
tap_address_reg[11]/G
tap_address_reg[1]/G
tap_address_reg[2]/G
tap_address_reg[3]/G
tap_address_reg[4]/G
tap_address_reg[5]/G
tap_address_reg[6]/G
tap_address_reg[7]/G
tap_address_reg[8]/G
tap_address_reg[9]/G

 There are 12 register/latch pins with no clock driven by root clock pin: awaddr[2] (HIGH)

tap_address_reg[0]/G
tap_address_reg[10]/G
tap_address_reg[11]/G
tap_address_reg[1]/G
tap_address_reg[2]/G
tap_address_reg[3]/G
tap_address_reg[4]/G
tap_address_reg[5]/G
tap_address_reg[6]/G
tap_address_reg[7]/G
tap_address_reg[8]/G
tap_address_reg[9]/G

 There are 12 register/latch pins with no clock driven by root clock pin: awaddr[3] (HIGH)

tap_address_reg[0]/G
tap_address_reg[10]/G
tap_address_reg[11]/G
tap_address_reg[1]/G
tap_address_reg[2]/G
tap_address_reg[3]/G
tap_address_reg[4]/G
tap_address_reg[5]/G
tap_address_reg[6]/G
tap_address_reg[7]/G
tap_address_reg[8]/G
tap_address_reg[9]/G

 There are 12 register/latch pins with no clock driven by root clock pin: awaddr[4] (HIGH)

tap_address_reg[0]/G
tap_address_reg[10]/G
tap_address_reg[11]/G
tap_address_reg[1]/G
tap_address_reg[2]/G
tap_address_reg[3]/G
tap_address_reg[4]/G
tap_address_reg[5]/G
tap_address_reg[6]/G
tap_address_reg[7]/G
tap_address_reg[8]/G
tap_address_reg[9]/G

 There are 12 register/latch pins with no clock driven by root clock pin: awaddr[5] (HIGH)

tap_address_reg[0]/G
tap_address_reg[10]/G
tap_address_reg[11]/G
tap_address_reg[1]/G
tap_address_reg[2]/G
tap_address_reg[3]/G
tap_address_reg[4]/G
tap_address_reg[5]/G
tap_address_reg[6]/G
tap_address_reg[7]/G
tap_address_reg[8]/G
tap_address_reg[9]/G

 There are 12 register/latch pins with no clock driven by root clock pin: awaddr[6] (HIGH)

tap_address_reg[0]/G
tap_address_reg[10]/G
tap_address_reg[11]/G
tap_address_reg[1]/G
tap_address_reg[2]/G
tap_address_reg[3]/G
tap_address_reg[4]/G
tap_address_reg[5]/G
tap_address_reg[6]/G
tap_address_reg[7]/G
tap_address_reg[8]/G
tap_address_reg[9]/G

 There are 12 register/latch pins with no clock driven by root clock pin: awaddr[7] (HIGH)

tap_address_reg[0]/G
tap_address_reg[10]/G
tap_address_reg[11]/G
tap_address_reg[1]/G
tap_address_reg[2]/G
tap_address_reg[3]/G
tap_address_reg[4]/G
tap_address_reg[5]/G
tap_address_reg[6]/G
tap_address_reg[7]/G
tap_address_reg[8]/G
tap_address_reg[9]/G

 There are 12 register/latch pins with no clock driven by root clock pin: awaddr[8] (HIGH)

tap_address_reg[0]/G
tap_address_reg[10]/G
tap_address_reg[11]/G
tap_address_reg[1]/G
tap_address_reg[2]/G
tap_address_reg[3]/G
tap_address_reg[4]/G
tap_address_reg[5]/G
tap_address_reg[6]/G
tap_address_reg[7]/G
tap_address_reg[8]/G
tap_address_reg[9]/G

 There are 12 register/latch pins with no clock driven by root clock pin: awaddr[9] (HIGH)

tap_address_reg[0]/G
tap_address_reg[10]/G
tap_address_reg[11]/G
tap_address_reg[1]/G
tap_address_reg[2]/G
tap_address_reg[3]/G
tap_address_reg[4]/G
tap_address_reg[5]/G
tap_address_reg[6]/G
tap_address_reg[7]/G
tap_address_reg[8]/G
tap_address_reg[9]/G

 There are 12 register/latch pins with no clock driven by root clock pin: axis_rst_n (HIGH)

tap_address_reg[0]/G
tap_address_reg[10]/G
tap_address_reg[11]/G
tap_address_reg[1]/G
tap_address_reg[2]/G
tap_address_reg[3]/G
tap_address_reg[4]/G
tap_address_reg[5]/G
tap_address_reg[6]/G
tap_address_reg[7]/G
tap_address_reg[8]/G
tap_address_reg[9]/G

 There are 12 register/latch pins with no clock driven by root clock pin: wstate_reg[0]/Q (HIGH)

tap_address_reg[0]/G
tap_address_reg[10]/G
tap_address_reg[11]/G
tap_address_reg[1]/G
tap_address_reg[2]/G
tap_address_reg[3]/G
tap_address_reg[4]/G
tap_address_reg[5]/G
tap_address_reg[6]/G
tap_address_reg[7]/G
tap_address_reg[8]/G
tap_address_reg[9]/G

 There are 12 register/latch pins with no clock driven by root clock pin: wstate_reg[0]__0/Q (HIGH)

tap_address_reg[0]/G
tap_address_reg[10]/G
tap_address_reg[11]/G
tap_address_reg[1]/G
tap_address_reg[2]/G
tap_address_reg[3]/G
tap_address_reg[4]/G
tap_address_reg[5]/G
tap_address_reg[6]/G
tap_address_reg[7]/G
tap_address_reg[8]/G
tap_address_reg[9]/G

 There are 12 register/latch pins with no clock driven by root clock pin: wstate_reg[1]/Q (HIGH)

tap_address_reg[0]/G
tap_address_reg[10]/G
tap_address_reg[11]/G
tap_address_reg[1]/G
tap_address_reg[2]/G
tap_address_reg[3]/G
tap_address_reg[4]/G
tap_address_reg[5]/G
tap_address_reg[6]/G
tap_address_reg[7]/G
tap_address_reg[8]/G
tap_address_reg[9]/G

 There are 12 register/latch pins with no clock driven by root clock pin: wstate_reg[1]__0/Q (HIGH)

tap_address_reg[0]/G
tap_address_reg[10]/G
tap_address_reg[11]/G
tap_address_reg[1]/G
tap_address_reg[2]/G
tap_address_reg[3]/G
tap_address_reg[4]/G
tap_address_reg[5]/G
tap_address_reg[6]/G
tap_address_reg[7]/G
tap_address_reg[8]/G
tap_address_reg[9]/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

tap_address_reg[0]/D
tap_address_reg[10]/D
tap_address_reg[11]/D
tap_address_reg[1]/D
tap_address_reg[2]/D
tap_address_reg[3]/D
tap_address_reg[4]/D
tap_address_reg[5]/D
tap_address_reg[6]/D
tap_address_reg[7]/D
tap_address_reg[8]/D
tap_address_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (49)
-------------------------------
 There are 49 input ports with no input delay specified. (HIGH)

awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
ss_tlast
ss_tvalid
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (59)
--------------------------------
 There are 59 ports with no output delay specified. (HIGH)

arready
awready
data_EN
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_EN
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
test_rstate[1]
test_wstate[0]
test_wstate[1]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.048        0.000                      0                   68        0.151        0.000                      0                   68        4.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            6.048        0.000                      0                   68        0.151        0.000                      0                   68        4.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 wstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_length_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 0.897ns (27.900%)  route 2.318ns (72.100%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  wstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  wstate_reg[0]/Q
                         net (fo=11, unplaced)        1.011     3.945    test_wstate_OBUF[0]
                                                                      f  addr_length[31]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.240 r  addr_length[31]_i_3/O
                         net (fo=2, unplaced)         0.460     4.700    addr_length[31]_i_3_n_0
                                                                      r  addr_length[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.824 r  addr_length[31]_i_1/O
                         net (fo=32, unplaced)        0.847     5.671    addr_length[31]_i_1_n_0
                         FDRE                                         r  addr_length_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[0]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_R)       -0.557    11.719    addr_length_reg[0]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 wstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_length_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 0.897ns (27.900%)  route 2.318ns (72.100%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  wstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  wstate_reg[0]/Q
                         net (fo=11, unplaced)        1.011     3.945    test_wstate_OBUF[0]
                                                                      f  addr_length[31]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.240 r  addr_length[31]_i_3/O
                         net (fo=2, unplaced)         0.460     4.700    addr_length[31]_i_3_n_0
                                                                      r  addr_length[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.824 r  addr_length[31]_i_1/O
                         net (fo=32, unplaced)        0.847     5.671    addr_length[31]_i_1_n_0
                         FDRE                                         r  addr_length_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[10]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_R)       -0.557    11.719    addr_length_reg[10]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 wstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_length_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 0.897ns (27.900%)  route 2.318ns (72.100%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  wstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  wstate_reg[0]/Q
                         net (fo=11, unplaced)        1.011     3.945    test_wstate_OBUF[0]
                                                                      f  addr_length[31]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.240 r  addr_length[31]_i_3/O
                         net (fo=2, unplaced)         0.460     4.700    addr_length[31]_i_3_n_0
                                                                      r  addr_length[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.824 r  addr_length[31]_i_1/O
                         net (fo=32, unplaced)        0.847     5.671    addr_length[31]_i_1_n_0
                         FDRE                                         r  addr_length_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[11]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_R)       -0.557    11.719    addr_length_reg[11]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 wstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_length_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 0.897ns (27.900%)  route 2.318ns (72.100%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  wstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  wstate_reg[0]/Q
                         net (fo=11, unplaced)        1.011     3.945    test_wstate_OBUF[0]
                                                                      f  addr_length[31]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.240 r  addr_length[31]_i_3/O
                         net (fo=2, unplaced)         0.460     4.700    addr_length[31]_i_3_n_0
                                                                      r  addr_length[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.824 r  addr_length[31]_i_1/O
                         net (fo=32, unplaced)        0.847     5.671    addr_length[31]_i_1_n_0
                         FDRE                                         r  addr_length_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[12]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_R)       -0.557    11.719    addr_length_reg[12]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 wstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_length_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 0.897ns (27.900%)  route 2.318ns (72.100%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  wstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  wstate_reg[0]/Q
                         net (fo=11, unplaced)        1.011     3.945    test_wstate_OBUF[0]
                                                                      f  addr_length[31]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.240 r  addr_length[31]_i_3/O
                         net (fo=2, unplaced)         0.460     4.700    addr_length[31]_i_3_n_0
                                                                      r  addr_length[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.824 r  addr_length[31]_i_1/O
                         net (fo=32, unplaced)        0.847     5.671    addr_length[31]_i_1_n_0
                         FDRE                                         r  addr_length_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[13]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_R)       -0.557    11.719    addr_length_reg[13]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 wstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_length_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 0.897ns (27.900%)  route 2.318ns (72.100%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  wstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  wstate_reg[0]/Q
                         net (fo=11, unplaced)        1.011     3.945    test_wstate_OBUF[0]
                                                                      f  addr_length[31]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.240 r  addr_length[31]_i_3/O
                         net (fo=2, unplaced)         0.460     4.700    addr_length[31]_i_3_n_0
                                                                      r  addr_length[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.824 r  addr_length[31]_i_1/O
                         net (fo=32, unplaced)        0.847     5.671    addr_length[31]_i_1_n_0
                         FDRE                                         r  addr_length_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[14]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_R)       -0.557    11.719    addr_length_reg[14]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 wstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_length_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 0.897ns (27.900%)  route 2.318ns (72.100%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  wstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  wstate_reg[0]/Q
                         net (fo=11, unplaced)        1.011     3.945    test_wstate_OBUF[0]
                                                                      f  addr_length[31]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.240 r  addr_length[31]_i_3/O
                         net (fo=2, unplaced)         0.460     4.700    addr_length[31]_i_3_n_0
                                                                      r  addr_length[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.824 r  addr_length[31]_i_1/O
                         net (fo=32, unplaced)        0.847     5.671    addr_length[31]_i_1_n_0
                         FDRE                                         r  addr_length_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[15]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_R)       -0.557    11.719    addr_length_reg[15]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 wstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_length_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 0.897ns (27.900%)  route 2.318ns (72.100%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  wstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  wstate_reg[0]/Q
                         net (fo=11, unplaced)        1.011     3.945    test_wstate_OBUF[0]
                                                                      f  addr_length[31]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.240 r  addr_length[31]_i_3/O
                         net (fo=2, unplaced)         0.460     4.700    addr_length[31]_i_3_n_0
                                                                      r  addr_length[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.824 r  addr_length[31]_i_1/O
                         net (fo=32, unplaced)        0.847     5.671    addr_length[31]_i_1_n_0
                         FDRE                                         r  addr_length_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[16]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_R)       -0.557    11.719    addr_length_reg[16]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 wstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_length_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 0.897ns (27.900%)  route 2.318ns (72.100%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  wstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  wstate_reg[0]/Q
                         net (fo=11, unplaced)        1.011     3.945    test_wstate_OBUF[0]
                                                                      f  addr_length[31]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.240 r  addr_length[31]_i_3/O
                         net (fo=2, unplaced)         0.460     4.700    addr_length[31]_i_3_n_0
                                                                      r  addr_length[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.824 r  addr_length[31]_i_1/O
                         net (fo=32, unplaced)        0.847     5.671    addr_length[31]_i_1_n_0
                         FDRE                                         r  addr_length_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[17]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_R)       -0.557    11.719    addr_length_reg[17]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 wstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_length_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 0.897ns (27.900%)  route 2.318ns (72.100%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  wstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  wstate_reg[0]/Q
                         net (fo=11, unplaced)        1.011     3.945    test_wstate_OBUF[0]
                                                                      f  addr_length[31]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.240 r  addr_length[31]_i_3/O
                         net (fo=2, unplaced)         0.460     4.700    addr_length[31]_i_3_n_0
                                                                      r  addr_length[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.824 r  addr_length[31]_i_1/O
                         net (fo=32, unplaced)        0.847     5.671    addr_length[31]_i_1_n_0
                         FDRE                                         r  addr_length_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[18]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_R)       -0.557    11.719    addr_length_reg[18]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                  6.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 wstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.245ns (61.950%)  route 0.150ns (38.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  wstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  wstate_reg[0]/Q
                         net (fo=11, unplaced)        0.150     0.975    test_wstate_OBUF[0]
                                                                      r  wstate[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.073 r  wstate[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.073    wstate[0]
                         FDRE                                         r  wstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  wstate_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    wstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.245ns (61.818%)  route 0.151ns (38.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  wstate_reg[1]/Q
                         net (fo=12, unplaced)        0.151     0.976    test_wstate_OBUF[1]
                                                                      f  wstate[1]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.074 r  wstate[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.074    wstate[1]
                         FDRE                                         r  wstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  wstate_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    wstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 SS_EN_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_EN_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.245ns (54.056%)  route 0.208ns (45.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  SS_EN_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  SS_EN_reg/Q
                         net (fo=4, unplaced)         0.208     1.033    data_EN_OBUF
                                                                      r  SS_EN_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.131 r  SS_EN_i_1/O
                         net (fo=1, unplaced)         0.000     1.131    SS_EN_i_1_n_0
                         FDRE                                         r  SS_EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  SS_EN_reg/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    SS_EN_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 SS_EN_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_state_reg/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.147ns (49.275%)  route 0.151ns (50.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  SS_EN_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  SS_EN_reg/Q
                         net (fo=4, unplaced)         0.151     0.976    data_EN_OBUF
                         FDRE                                         r  ss_state_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  ss_state_reg/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_CE)       -0.090     0.733    ss_state_reg
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_length_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.290ns (27.022%)  route 0.783ns (72.978%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  wstate_reg[1]/Q
                         net (fo=12, unplaced)        0.360     1.185    test_wstate_OBUF[1]
                                                                      f  addr_length[31]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.283 f  addr_length[31]_i_3/O
                         net (fo=2, unplaced)         0.194     1.476    addr_length[31]_i_3_n_0
                                                                      f  addr_length[31]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     1.521 r  addr_length[31]_i_2/O
                         net (fo=32, unplaced)        0.229     1.751    addr_length[31]_i_2_n_0
                         FDRE                                         r  addr_length_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.786    addr_length_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_length_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.290ns (27.022%)  route 0.783ns (72.978%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  wstate_reg[1]/Q
                         net (fo=12, unplaced)        0.360     1.185    test_wstate_OBUF[1]
                                                                      f  addr_length[31]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.283 f  addr_length[31]_i_3/O
                         net (fo=2, unplaced)         0.194     1.476    addr_length[31]_i_3_n_0
                                                                      f  addr_length[31]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     1.521 r  addr_length[31]_i_2/O
                         net (fo=32, unplaced)        0.229     1.751    addr_length[31]_i_2_n_0
                         FDRE                                         r  addr_length_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.786    addr_length_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_length_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.290ns (27.022%)  route 0.783ns (72.978%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  wstate_reg[1]/Q
                         net (fo=12, unplaced)        0.360     1.185    test_wstate_OBUF[1]
                                                                      f  addr_length[31]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.283 f  addr_length[31]_i_3/O
                         net (fo=2, unplaced)         0.194     1.476    addr_length[31]_i_3_n_0
                                                                      f  addr_length[31]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     1.521 r  addr_length[31]_i_2/O
                         net (fo=32, unplaced)        0.229     1.751    addr_length[31]_i_2_n_0
                         FDRE                                         r  addr_length_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[11]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.786    addr_length_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_length_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.290ns (27.022%)  route 0.783ns (72.978%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  wstate_reg[1]/Q
                         net (fo=12, unplaced)        0.360     1.185    test_wstate_OBUF[1]
                                                                      f  addr_length[31]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.283 f  addr_length[31]_i_3/O
                         net (fo=2, unplaced)         0.194     1.476    addr_length[31]_i_3_n_0
                                                                      f  addr_length[31]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     1.521 r  addr_length[31]_i_2/O
                         net (fo=32, unplaced)        0.229     1.751    addr_length[31]_i_2_n_0
                         FDRE                                         r  addr_length_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[12]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.786    addr_length_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_length_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.290ns (27.022%)  route 0.783ns (72.978%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  wstate_reg[1]/Q
                         net (fo=12, unplaced)        0.360     1.185    test_wstate_OBUF[1]
                                                                      f  addr_length[31]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.283 f  addr_length[31]_i_3/O
                         net (fo=2, unplaced)         0.194     1.476    addr_length[31]_i_3_n_0
                                                                      f  addr_length[31]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     1.521 r  addr_length[31]_i_2/O
                         net (fo=32, unplaced)        0.229     1.751    addr_length[31]_i_2_n_0
                         FDRE                                         r  addr_length_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[13]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.786    addr_length_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_length_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.290ns (27.022%)  route 0.783ns (72.978%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  wstate_reg[1]/Q
                         net (fo=12, unplaced)        0.360     1.185    test_wstate_OBUF[1]
                                                                      f  addr_length[31]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.283 f  addr_length[31]_i_3/O
                         net (fo=2, unplaced)         0.194     1.476    addr_length[31]_i_3_n_0
                                                                      f  addr_length[31]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     1.521 r  addr_length[31]_i_2/O
                         net (fo=32, unplaced)        0.229     1.751    addr_length[31]_i_2_n_0
                         FDRE                                         r  addr_length_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[14]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.786    addr_length_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.965    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                SS_EN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                addr_length_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                addr_length_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                addr_length_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                addr_length_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                addr_length_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                addr_length_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                addr_length_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                addr_length_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                SS_EN_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                SS_EN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                addr_length_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                addr_length_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                addr_length_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                addr_length_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                addr_length_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                addr_length_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                addr_length_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                addr_length_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                SS_EN_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                SS_EN_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                addr_length_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                addr_length_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                addr_length_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                addr_length_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                addr_length_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                addr_length_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                addr_length_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                addr_length_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.000ns  (logic 3.978ns (56.834%)  route 3.021ns (43.166%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      r  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[5]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    test_raddr_OBUF[5]
                                                                      r  rdata_OBUF[31]_inst_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.344    rdata_OBUF[31]_inst_i_5_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.468 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.973     3.441    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[1]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.565 r  rdata_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.365    rdata_OBUF[1]
                                                                      r  rdata_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.000 r  rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.000    rdata[1]
                                                                      r  rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[11]
                            (input port)
  Destination:            rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.965ns  (logic 3.978ns (57.120%)  route 2.986ns (42.880%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[11] (IN)
                         net (fo=0)                   0.000     0.000    araddr[11]
                                                                      f  araddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    test_raddr_OBUF[11]
                                                                      f  rdata_OBUF[31]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=3, unplaced)         0.467     2.362    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[2]_inst_i_3/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     2.486 r  rdata_OBUF[2]_inst_i_3/O
                         net (fo=3, unplaced)         0.920     3.406    rdata_OBUF[2]_inst_i_3_n_0
                                                                      r  rdata_OBUF[2]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.530 r  rdata_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.330    rdata_OBUF[2]
                                                                      r  rdata_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.965 r  rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.965    rdata[2]
                                                                      r  rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[2]
                            (input port)
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.947ns  (logic 3.978ns (57.268%)  route 2.968ns (42.732%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[2] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[2]
                                                                      f  awaddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[2]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    test_waddr_OBUF[2]
                                                                      f  rdata_OBUF[2]_inst_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  rdata_OBUF[2]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    rdata_OBUF[2]_inst_i_4_n_0
                                                                      f  rdata_OBUF[2]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  rdata_OBUF[2]_inst_i_2/O
                         net (fo=3, unplaced)         0.920     3.388    rdata_OBUF[2]_inst_i_2_n_0
                                                                      f  rdata_OBUF[0]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.512 r  rdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.312    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.947 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.947    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[11]
                            (input port)
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.565ns  (logic 3.978ns (60.600%)  route 2.586ns (39.400%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[11] (IN)
                         net (fo=0)                   0.000     0.000    araddr[11]
                                                                      f  araddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    test_raddr_OBUF[11]
                                                                      f  rdata_OBUF[31]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=3, unplaced)         0.467     2.362    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[31]_inst_i_3/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     2.486 r  rdata_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     3.006    rdata_OBUF[31]_inst_i_3_n_0
                                                                      r  rdata_OBUF[10]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.130 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.930    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.565 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.565    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[11]
                            (input port)
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.565ns  (logic 3.978ns (60.600%)  route 2.586ns (39.400%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[11] (IN)
                         net (fo=0)                   0.000     0.000    araddr[11]
                                                                      f  araddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    test_raddr_OBUF[11]
                                                                      f  rdata_OBUF[31]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=3, unplaced)         0.467     2.362    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[31]_inst_i_3/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     2.486 r  rdata_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     3.006    rdata_OBUF[31]_inst_i_3_n_0
                                                                      r  rdata_OBUF[11]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.130 r  rdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.930    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.565 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.565    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[11]
                            (input port)
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.565ns  (logic 3.978ns (60.600%)  route 2.586ns (39.400%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[11] (IN)
                         net (fo=0)                   0.000     0.000    araddr[11]
                                                                      f  araddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    test_raddr_OBUF[11]
                                                                      f  rdata_OBUF[31]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=3, unplaced)         0.467     2.362    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[31]_inst_i_3/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     2.486 r  rdata_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     3.006    rdata_OBUF[31]_inst_i_3_n_0
                                                                      r  rdata_OBUF[12]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.130 r  rdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.930    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.565 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.565    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[11]
                            (input port)
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.565ns  (logic 3.978ns (60.600%)  route 2.586ns (39.400%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[11] (IN)
                         net (fo=0)                   0.000     0.000    araddr[11]
                                                                      f  araddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    test_raddr_OBUF[11]
                                                                      f  rdata_OBUF[31]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=3, unplaced)         0.467     2.362    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[31]_inst_i_3/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     2.486 r  rdata_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     3.006    rdata_OBUF[31]_inst_i_3_n_0
                                                                      r  rdata_OBUF[13]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.130 r  rdata_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.930    rdata_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.565 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.565    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[11]
                            (input port)
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.565ns  (logic 3.978ns (60.600%)  route 2.586ns (39.400%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[11] (IN)
                         net (fo=0)                   0.000     0.000    araddr[11]
                                                                      f  araddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    test_raddr_OBUF[11]
                                                                      f  rdata_OBUF[31]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=3, unplaced)         0.467     2.362    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[31]_inst_i_3/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     2.486 r  rdata_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     3.006    rdata_OBUF[31]_inst_i_3_n_0
                                                                      r  rdata_OBUF[14]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.130 r  rdata_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.930    rdata_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.565 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.565    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[11]
                            (input port)
  Destination:            rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.565ns  (logic 3.978ns (60.600%)  route 2.586ns (39.400%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[11] (IN)
                         net (fo=0)                   0.000     0.000    araddr[11]
                                                                      f  araddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    test_raddr_OBUF[11]
                                                                      f  rdata_OBUF[31]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=3, unplaced)         0.467     2.362    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[31]_inst_i_3/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     2.486 r  rdata_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     3.006    rdata_OBUF[31]_inst_i_3_n_0
                                                                      r  rdata_OBUF[15]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.130 r  rdata_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.930    rdata_OBUF[15]
                                                                      r  rdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.565 r  rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.565    rdata[15]
                                                                      r  rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[11]
                            (input port)
  Destination:            rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.565ns  (logic 3.978ns (60.600%)  route 2.586ns (39.400%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[11] (IN)
                         net (fo=0)                   0.000     0.000    araddr[11]
                                                                      f  araddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    test_raddr_OBUF[11]
                                                                      f  rdata_OBUF[31]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=3, unplaced)         0.467     2.362    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[31]_inst_i_3/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     2.486 r  rdata_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     3.006    rdata_OBUF[31]_inst_i_3_n_0
                                                                      r  rdata_OBUF[16]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.130 r  rdata_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.930    rdata_OBUF[16]
                                                                      r  rdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.565 r  rdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     6.565    rdata[16]
                                                                      r  rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[0]
                            (input port)
  Destination:            tap_address_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[0] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[0]
                                                                      r  awaddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[0]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    test_waddr_OBUF[0]
                         LDCE                                         r  tap_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            tap_address_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[10] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[10]
                                                                      r  awaddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[10]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    test_waddr_OBUF[10]
                         LDCE                                         r  tap_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[11]
                            (input port)
  Destination:            tap_address_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[11] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[11]
                                                                      r  awaddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[11]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    test_waddr_OBUF[11]
                         LDCE                                         r  tap_address_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[1]
                            (input port)
  Destination:            tap_address_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[1] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[1]
                                                                      r  awaddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[1]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    test_waddr_OBUF[1]
                         LDCE                                         r  tap_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[2]
                            (input port)
  Destination:            tap_address_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[2] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[2]
                                                                      r  awaddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[2]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    test_waddr_OBUF[2]
                         LDCE                                         r  tap_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[3]
                            (input port)
  Destination:            tap_address_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[3] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[3]
                                                                      r  awaddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[3]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    test_waddr_OBUF[3]
                         LDCE                                         r  tap_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[4]
                            (input port)
  Destination:            tap_address_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[4] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[4]
                                                                      r  awaddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[4]_inst/O
                         net (fo=6, unplaced)         0.337     0.538    test_waddr_OBUF[4]
                         LDCE                                         r  tap_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            tap_address_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      r  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[5]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    test_waddr_OBUF[5]
                         LDCE                                         r  tap_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[6]
                            (input port)
  Destination:            tap_address_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[6] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[6]
                                                                      r  awaddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[6]_inst/O
                         net (fo=6, unplaced)         0.337     0.538    test_waddr_OBUF[6]
                         LDCE                                         r  tap_address_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[7]
                            (input port)
  Destination:            tap_address_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[7] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[7]
                                                                      r  awaddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awaddr_IBUF[7]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    test_waddr_OBUF[7]
                         LDCE                                         r  tap_address_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.678ns  (logic 3.655ns (54.738%)  route 3.023ns (45.262%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  wstate_reg[1]/Q
                         net (fo=12, unplaced)        0.854     3.788    test_wstate_OBUF[1]
                                                                      f  rdata_OBUF[2]_inst_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.083 f  rdata_OBUF[2]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     4.532    rdata_OBUF[2]_inst_i_4_n_0
                                                                      f  rdata_OBUF[2]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.656 f  rdata_OBUF[2]_inst_i_2/O
                         net (fo=3, unplaced)         0.920     5.576    rdata_OBUF[2]_inst_i_2_n_0
                                                                      f  rdata_OBUF[0]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.700 r  rdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.500    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.135 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.135    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.441ns  (logic 3.655ns (56.752%)  route 2.786ns (43.248%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wstate_reg[1]/Q
                         net (fo=12, unplaced)        0.854     3.788    test_wstate_OBUF[1]
                                                                      r  rdata_OBUF[2]_inst_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.295     4.083 r  rdata_OBUF[2]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     4.532    rdata_OBUF[2]_inst_i_4_n_0
                                                                      r  rdata_OBUF[2]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.656 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=3, unplaced)         0.683     5.339    rdata_OBUF[2]_inst_i_2_n_0
                                                                      r  rdata_OBUF[2]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.463 r  rdata_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.263    rdata_OBUF[2]
                                                                      r  rdata_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.898 r  rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.898    rdata[2]
                                                                      r  rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.783ns  (logic 3.531ns (61.064%)  route 2.252ns (38.936%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  wstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wstate_reg[0]/Q
                         net (fo=11, unplaced)        0.787     3.721    test_wstate_OBUF[0]
                                                                      r  rdata_OBUF[1]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.016 r  rdata_OBUF[1]_inst_i_2/O
                         net (fo=1, unplaced)         0.665     4.681    rdata_OBUF[1]_inst_i_2_n_0
                                                                      r  rdata_OBUF[1]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.805 r  rdata_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.605    rdata_OBUF[1]
                                                                      r  rdata_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.240 r  rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.240    rdata[1]
                                                                      r  rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_WE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.353ns  (logic 3.531ns (65.966%)  route 1.822ns (34.034%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wstate_reg[1]/Q
                         net (fo=12, unplaced)        0.789     3.723    test_wstate_OBUF[1]
                                                                      r  tap_WE_OBUF[3]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.295     4.018 r  tap_WE_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     4.467    tap_WE_OBUF[3]_inst_i_5_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.591 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=16, unplaced)        0.584     5.175    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.810 r  tap_WE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.810    tap_WE[0]
                                                                      r  tap_WE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_WE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.353ns  (logic 3.531ns (65.966%)  route 1.822ns (34.034%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wstate_reg[1]/Q
                         net (fo=12, unplaced)        0.789     3.723    test_wstate_OBUF[1]
                                                                      r  tap_WE_OBUF[3]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.295     4.018 r  tap_WE_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     4.467    tap_WE_OBUF[3]_inst_i_5_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.591 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=16, unplaced)        0.584     5.175    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.810 r  tap_WE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.810    tap_WE[1]
                                                                      r  tap_WE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_WE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.353ns  (logic 3.531ns (65.966%)  route 1.822ns (34.034%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wstate_reg[1]/Q
                         net (fo=12, unplaced)        0.789     3.723    test_wstate_OBUF[1]
                                                                      r  tap_WE_OBUF[3]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.295     4.018 r  tap_WE_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     4.467    tap_WE_OBUF[3]_inst_i_5_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.591 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=16, unplaced)        0.584     5.175    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.810 r  tap_WE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.810    tap_WE[2]
                                                                      r  tap_WE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_WE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.353ns  (logic 3.531ns (65.966%)  route 1.822ns (34.034%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wstate_reg[1]/Q
                         net (fo=12, unplaced)        0.789     3.723    test_wstate_OBUF[1]
                                                                      r  tap_WE_OBUF[3]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.295     4.018 r  tap_WE_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     4.467    tap_WE_OBUF[3]_inst_i_5_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.591 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=16, unplaced)        0.584     5.175    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.810 r  tap_WE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.810    tap_WE[3]
                                                                      r  tap_WE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.996ns  (logic 3.407ns (68.201%)  route 1.589ns (31.799%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wstate_reg[1]/Q
                         net (fo=12, unplaced)        0.789     3.723    test_wstate_OBUF[1]
                                                                      r  tap_EN_OBUF_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.018 r  tap_EN_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.818    tap_EN_OBUF
                                                                      r  tap_EN_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.453 r  tap_EN_OBUF_inst/O
                         net (fo=0)                   0.000     7.453    tap_EN
                                                                      r  tap_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_length_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.948ns  (logic 3.407ns (68.863%)  route 1.541ns (31.137%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  addr_length_reg[10]/Q
                         net (fo=1, unplaced)         0.741     3.675    addr_length[10]
                                                                      r  rdata_OBUF[10]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.295     3.970 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.770    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.405 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.405    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_length_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.948ns  (logic 3.407ns (68.863%)  route 1.541ns (31.137%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  addr_length_reg[11]/Q
                         net (fo=1, unplaced)         0.741     3.675    addr_length[11]
                                                                      r  rdata_OBUF[11]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.295     3.970 r  rdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.770    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.405 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.405    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SS_EN_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  SS_EN_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  SS_EN_reg/Q
                         net (fo=4, unplaced)         0.337     1.162    data_EN_OBUF
                                                                      r  data_EN_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_EN_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    data_EN
                                                                      r  data_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_state_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tlast
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  sm_state_reg/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tlast_OBUF
                                                                      r  sm_tlast_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tlast_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    sm_tlast
                                                                      r  sm_tlast (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_state_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  ss_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  ss_state_reg/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tvalid_OBUF
                                                                      r  sm_tvalid_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tvalid_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    sm_tvalid
                                                                      r  sm_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_state_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  ss_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  ss_state_reg/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tvalid_OBUF
                                                                      r  ss_tready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  ss_tready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    ss_tready
                                                                      r  ss_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_rstate[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  rstate_reg[1]/Q
                         net (fo=3, unplaced)         0.337     1.162    test_rstate_OBUF[1]
                                                                      r  test_rstate_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  test_rstate_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.367    test_rstate[1]
                                                                      r  test_rstate[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_wstate[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  wstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  wstate_reg[0]/Q
                         net (fo=11, unplaced)        0.337     1.162    test_wstate_OBUF[0]
                                                                      r  test_wstate_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  test_wstate_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    test_wstate[0]
                                                                      r  test_wstate[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_wstate[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  wstate_reg[1]/Q
                         net (fo=12, unplaced)        0.337     1.162    test_wstate_OBUF[1]
                                                                      r  test_wstate_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  test_wstate_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.367    test_wstate[1]
                                                                      r  test_wstate[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.396ns (74.585%)  route 0.476ns (25.415%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  rstate_reg[1]/Q
                         net (fo=3, unplaced)         0.139     0.963    test_rstate_OBUF[1]
                                                                      f  arready_OBUF_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.061 r  arready_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.398    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.550 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     2.550    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS_EN_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.875ns  (logic 1.396ns (74.484%)  route 0.478ns (25.516%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  SS_EN_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  SS_EN_reg/Q
                         net (fo=4, unplaced)         0.141     0.966    data_EN_OBUF
                                                                      r  tap_EN_OBUF_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.064 r  tap_EN_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.401    tap_EN_OBUF
                                                                      r  tap_EN_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.552 r  tap_EN_OBUF_inst/O
                         net (fo=0)                   0.000     2.552    tap_EN
                                                                      r  tap_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_WE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.882ns  (logic 1.441ns (76.567%)  route 0.441ns (23.433%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  wstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  wstate_reg[0]/Q
                         net (fo=11, unplaced)        0.150     0.975    test_wstate_OBUF[0]
                                                                      r  tap_WE_OBUF[3]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.073 r  tap_WE_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.177     1.250    tap_WE_OBUF[3]_inst_i_4_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     1.295 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=16, unplaced)        0.114     1.409    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.560 r  tap_WE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.560    tap_WE[0]
                                                                      r  tap_WE[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            addr_length_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.917ns  (logic 1.344ns (34.300%)  route 2.574ns (65.700%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      r  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[5]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    test_waddr_OBUF[5]
                                                                      r  tap_WE_OBUF[3]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    tap_WE_OBUF[3]_inst_i_3_n_0
                                                                      r  addr_length[31]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.486 r  addr_length[31]_i_3/O
                         net (fo=2, unplaced)         0.460     2.946    addr_length[31]_i_3_n_0
                                                                      r  addr_length[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.070 r  addr_length[31]_i_1/O
                         net (fo=32, unplaced)        0.847     3.917    addr_length[31]_i_1_n_0
                         FDRE                                         r  addr_length_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[0]/C

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            addr_length_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.917ns  (logic 1.344ns (34.300%)  route 2.574ns (65.700%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      r  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[5]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    test_waddr_OBUF[5]
                                                                      r  tap_WE_OBUF[3]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    tap_WE_OBUF[3]_inst_i_3_n_0
                                                                      r  addr_length[31]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.486 r  addr_length[31]_i_3/O
                         net (fo=2, unplaced)         0.460     2.946    addr_length[31]_i_3_n_0
                                                                      r  addr_length[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.070 r  addr_length[31]_i_1/O
                         net (fo=32, unplaced)        0.847     3.917    addr_length[31]_i_1_n_0
                         FDRE                                         r  addr_length_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[10]/C

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            addr_length_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.917ns  (logic 1.344ns (34.300%)  route 2.574ns (65.700%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      r  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[5]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    test_waddr_OBUF[5]
                                                                      r  tap_WE_OBUF[3]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    tap_WE_OBUF[3]_inst_i_3_n_0
                                                                      r  addr_length[31]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.486 r  addr_length[31]_i_3/O
                         net (fo=2, unplaced)         0.460     2.946    addr_length[31]_i_3_n_0
                                                                      r  addr_length[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.070 r  addr_length[31]_i_1/O
                         net (fo=32, unplaced)        0.847     3.917    addr_length[31]_i_1_n_0
                         FDRE                                         r  addr_length_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[11]/C

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            addr_length_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.917ns  (logic 1.344ns (34.300%)  route 2.574ns (65.700%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      r  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[5]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    test_waddr_OBUF[5]
                                                                      r  tap_WE_OBUF[3]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    tap_WE_OBUF[3]_inst_i_3_n_0
                                                                      r  addr_length[31]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.486 r  addr_length[31]_i_3/O
                         net (fo=2, unplaced)         0.460     2.946    addr_length[31]_i_3_n_0
                                                                      r  addr_length[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.070 r  addr_length[31]_i_1/O
                         net (fo=32, unplaced)        0.847     3.917    addr_length[31]_i_1_n_0
                         FDRE                                         r  addr_length_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[12]/C

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            addr_length_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.917ns  (logic 1.344ns (34.300%)  route 2.574ns (65.700%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      r  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[5]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    test_waddr_OBUF[5]
                                                                      r  tap_WE_OBUF[3]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    tap_WE_OBUF[3]_inst_i_3_n_0
                                                                      r  addr_length[31]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.486 r  addr_length[31]_i_3/O
                         net (fo=2, unplaced)         0.460     2.946    addr_length[31]_i_3_n_0
                                                                      r  addr_length[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.070 r  addr_length[31]_i_1/O
                         net (fo=32, unplaced)        0.847     3.917    addr_length[31]_i_1_n_0
                         FDRE                                         r  addr_length_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[13]/C

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            addr_length_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.917ns  (logic 1.344ns (34.300%)  route 2.574ns (65.700%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      r  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[5]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    test_waddr_OBUF[5]
                                                                      r  tap_WE_OBUF[3]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    tap_WE_OBUF[3]_inst_i_3_n_0
                                                                      r  addr_length[31]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.486 r  addr_length[31]_i_3/O
                         net (fo=2, unplaced)         0.460     2.946    addr_length[31]_i_3_n_0
                                                                      r  addr_length[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.070 r  addr_length[31]_i_1/O
                         net (fo=32, unplaced)        0.847     3.917    addr_length[31]_i_1_n_0
                         FDRE                                         r  addr_length_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[14]/C

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            addr_length_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.917ns  (logic 1.344ns (34.300%)  route 2.574ns (65.700%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      r  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[5]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    test_waddr_OBUF[5]
                                                                      r  tap_WE_OBUF[3]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    tap_WE_OBUF[3]_inst_i_3_n_0
                                                                      r  addr_length[31]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.486 r  addr_length[31]_i_3/O
                         net (fo=2, unplaced)         0.460     2.946    addr_length[31]_i_3_n_0
                                                                      r  addr_length[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.070 r  addr_length[31]_i_1/O
                         net (fo=32, unplaced)        0.847     3.917    addr_length[31]_i_1_n_0
                         FDRE                                         r  addr_length_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[15]/C

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            addr_length_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.917ns  (logic 1.344ns (34.300%)  route 2.574ns (65.700%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      r  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[5]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    test_waddr_OBUF[5]
                                                                      r  tap_WE_OBUF[3]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    tap_WE_OBUF[3]_inst_i_3_n_0
                                                                      r  addr_length[31]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.486 r  addr_length[31]_i_3/O
                         net (fo=2, unplaced)         0.460     2.946    addr_length[31]_i_3_n_0
                                                                      r  addr_length[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.070 r  addr_length[31]_i_1/O
                         net (fo=32, unplaced)        0.847     3.917    addr_length[31]_i_1_n_0
                         FDRE                                         r  addr_length_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[16]/C

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            addr_length_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.917ns  (logic 1.344ns (34.300%)  route 2.574ns (65.700%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      r  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[5]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    test_waddr_OBUF[5]
                                                                      r  tap_WE_OBUF[3]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    tap_WE_OBUF[3]_inst_i_3_n_0
                                                                      r  addr_length[31]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.486 r  addr_length[31]_i_3/O
                         net (fo=2, unplaced)         0.460     2.946    addr_length[31]_i_3_n_0
                                                                      r  addr_length[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.070 r  addr_length[31]_i_1/O
                         net (fo=32, unplaced)        0.847     3.917    addr_length[31]_i_1_n_0
                         FDRE                                         r  addr_length_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[17]/C

Slack:                    inf
  Source:                 awaddr[5]
                            (input port)
  Destination:            addr_length_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.917ns  (logic 1.344ns (34.300%)  route 2.574ns (65.700%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[5] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[5]
                                                                      r  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[5]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    test_waddr_OBUF[5]
                                                                      r  tap_WE_OBUF[3]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=3, unplaced)         0.467     2.362    tap_WE_OBUF[3]_inst_i_3_n_0
                                                                      r  addr_length[31]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.486 r  addr_length[31]_i_3/O
                         net (fo=2, unplaced)         0.460     2.946    addr_length[31]_i_3_n_0
                                                                      r  addr_length[31]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.070 r  addr_length[31]_i_1/O
                         net (fo=32, unplaced)        0.847     3.917    addr_length[31]_i_1_n_0
                         FDRE                                         r  addr_length_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wdata[0]
                            (input port)
  Destination:            addr_length_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    wdata[0]
                                                                      r  wdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[0]
                         FDRE                                         r  addr_length_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[0]/C

Slack:                    inf
  Source:                 wdata[10]
                            (input port)
  Destination:            addr_length_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[10] (IN)
                         net (fo=0)                   0.000     0.000    wdata[10]
                                                                      r  wdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[10]
                         FDRE                                         r  addr_length_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[10]/C

Slack:                    inf
  Source:                 wdata[11]
                            (input port)
  Destination:            addr_length_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[11] (IN)
                         net (fo=0)                   0.000     0.000    wdata[11]
                                                                      r  wdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[11]
                         FDRE                                         r  addr_length_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[11]/C

Slack:                    inf
  Source:                 wdata[12]
                            (input port)
  Destination:            addr_length_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[12] (IN)
                         net (fo=0)                   0.000     0.000    wdata[12]
                                                                      r  wdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[12]
                         FDRE                                         r  addr_length_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[12]/C

Slack:                    inf
  Source:                 wdata[13]
                            (input port)
  Destination:            addr_length_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[13] (IN)
                         net (fo=0)                   0.000     0.000    wdata[13]
                                                                      r  wdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[13]
                         FDRE                                         r  addr_length_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[13]/C

Slack:                    inf
  Source:                 wdata[14]
                            (input port)
  Destination:            addr_length_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[14] (IN)
                         net (fo=0)                   0.000     0.000    wdata[14]
                                                                      r  wdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[14]
                         FDRE                                         r  addr_length_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[14]/C

Slack:                    inf
  Source:                 wdata[15]
                            (input port)
  Destination:            addr_length_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[15] (IN)
                         net (fo=0)                   0.000     0.000    wdata[15]
                                                                      r  wdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[15]
                         FDRE                                         r  addr_length_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[15]/C

Slack:                    inf
  Source:                 wdata[16]
                            (input port)
  Destination:            addr_length_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[16] (IN)
                         net (fo=0)                   0.000     0.000    wdata[16]
                                                                      r  wdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[16]
                         FDRE                                         r  addr_length_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[16]/C

Slack:                    inf
  Source:                 wdata[17]
                            (input port)
  Destination:            addr_length_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[17] (IN)
                         net (fo=0)                   0.000     0.000    wdata[17]
                                                                      r  wdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[17]
                         FDRE                                         r  addr_length_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[17]/C

Slack:                    inf
  Source:                 wdata[18]
                            (input port)
  Destination:            addr_length_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[18] (IN)
                         net (fo=0)                   0.000     0.000    wdata[18]
                                                                      r  wdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[18]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[18]
                         FDRE                                         r  addr_length_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=41, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_length_reg[18]/C





