

================================================================
== Vitis HLS Report for 'hls_xfft2real'
================================================================
* Date:           Fri Oct 15 15:55:03 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        zynq_lab_2_2020_be
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.139 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |     1293|     1295|  12.930 us|  12.950 us|  512|  512|  dataflow|
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |                                                                                  |                                                                               |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
        |                                     Instance                                     |                                     Module                                    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
        +----------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc_U0  |Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc  |      127|      127|  1.270 us|  1.270 us|  127|  127|                                      none|
        |Loop_realfft_be_descramble_proc4_U0                                               |Loop_realfft_be_descramble_proc4                                               |      266|      266|  2.660 us|  2.660 us|  266|  266|                                      none|
        |Loop_realfft_be_stream_output_proc6_U0                                            |Loop_realfft_be_stream_output_proc6                                            |      513|      514|  5.130 us|  5.140 us|  512|  512|  loop rewind stp(delay=0 clock cycles(s))|
        |Loop_realfft_be_rev_real_hi_proc5_U0                                              |Loop_realfft_be_rev_real_hi_proc5                                              |      258|      258|  2.580 us|  2.580 us|  258|  258|                                      none|
        |Loop_realfft_be_buffer_proc3_U0                                                   |Loop_realfft_be_buffer_proc3                                                   |      511|      512|  5.110 us|  5.120 us|  511|  512|                                      none|
        +----------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     54|    -|
|FIFO             |        -|    -|     198|    134|    -|
|Instance         |        -|    4|    1060|   7656|    -|
|Memory           |       10|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     90|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       10|    4|    1268|   7934|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|    1|       1|     14|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                     Instance                                     |                                     Module                                    | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+-----+------+-----+
    |Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc_U0  |Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc  |        0|   0|  129|  6131|    0|
    |Loop_realfft_be_buffer_proc3_U0                                                   |Loop_realfft_be_buffer_proc3                                                   |        0|   0|   12|    70|    0|
    |Loop_realfft_be_descramble_proc4_U0                                               |Loop_realfft_be_descramble_proc4                                               |        0|   4|  877|  1217|    0|
    |Loop_realfft_be_rev_real_hi_proc5_U0                                              |Loop_realfft_be_rev_real_hi_proc5                                              |        0|   0|   16|    96|    0|
    |Loop_realfft_be_stream_output_proc6_U0                                            |Loop_realfft_be_stream_output_proc6                                            |        0|   0|   26|   142|    0|
    +----------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                             |                                                                               |        0|   4| 1060|  7656|    0|
    +----------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |              Memory             |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |descramble_buf_0_M_real_V_U      |descramble_buf_0_M_real_V  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |descramble_buf_1_M_real_V_U      |descramble_buf_0_M_real_V  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |descramble_buf_0_M_imag_V_U      |descramble_buf_0_M_real_V  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |descramble_buf_1_M_imag_V_U      |descramble_buf_0_M_real_V  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |real_spectrum_hi_buf_M_real_V_U  |descramble_buf_0_M_real_V  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |real_spectrum_hi_buf_M_imag_V_U  |descramble_buf_0_M_real_V  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |twid_rom_M_imag_V_U              |twid_rom_M_imag_V          |        2|  0|   0|    0|   256|   16|     1|         4096|
    |twid_rom_M_real_V_U              |twid_rom_M_real_V          |        2|  0|   0|    0|   256|   15|     1|         3840|
    +---------------------------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                            |                           |       10|  0|   0|    0|  2048|  127|     8|        32512|
    +---------------------------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +--------------------+---------+----+----+-----+------+-----+---------+
    |        Name        | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------+---------+----+----+-----+------+-----+---------+
    |real_spectrum_hi_U  |        0|  99|   0|    -|     8|   32|      256|
    |real_spectrum_lo_U  |        0|  99|   0|    -|     8|   32|      256|
    +--------------------+---------+----+----+-----+------+-----+---------+
    |Total               |        0| 198|   0|    0|    16|   64|      512|
    +--------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                           Variable Name                                           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc_U0_ap_continue       |       and|   0|  0|   2|           1|           1|
    |Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |Loop_realfft_be_buffer_proc3_U0_ap_continue                                                        |       and|   0|  0|   2|           1|           1|
    |Loop_realfft_be_buffer_proc3_U0_ap_start                                                           |       and|   0|  0|   2|           1|           1|
    |Loop_realfft_be_descramble_proc4_U0_ap_continue                                                    |       and|   0|  0|   2|           1|           1|
    |Loop_realfft_be_descramble_proc4_U0_ap_start                                                       |       and|   0|  0|   2|           1|           1|
    |Loop_realfft_be_rev_real_hi_proc5_U0_ap_start                                                      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_descramble_buf_0_M_imag_V                                                          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_descramble_buf_0_M_real_V                                                          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_descramble_buf_1_M_imag_V                                                          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_descramble_buf_1_M_real_V                                                          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_real_spectrum_hi_buf_M_imag_V                                                      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_real_spectrum_hi_buf_M_real_V                                                      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_twid_rom_M_imag_V                                                                  |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_twid_rom_M_real_V                                                                  |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                                                            |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                                                                      |       and|   0|  0|   2|           1|           1|
    |ap_sync_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_Loop_realfft_be_buffer_proc3_U0_ap_ready                                                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_descramble_buf_0_M_imag_V                                                    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_descramble_buf_0_M_real_V                                                    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_descramble_buf_1_M_imag_V                                                    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_descramble_buf_1_M_real_V                                                    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_real_spectrum_hi_buf_M_imag_V                                                |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_real_spectrum_hi_buf_M_real_V                                                |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_twid_rom_M_imag_V                                                            |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_twid_rom_M_real_V                                                            |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                              |          |   0|  0|  54|          27|          27|
    +---------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                                  Name                                                 | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Loop_realfft_be_buffer_proc3_U0_ap_ready                                                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_descramble_buf_0_M_imag_V                                                    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_descramble_buf_0_M_real_V                                                    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_descramble_buf_1_M_imag_V                                                    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_descramble_buf_1_M_real_V                                                    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V                                                |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_real_spectrum_hi_buf_M_real_V                                                |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_twid_rom_M_imag_V                                                            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_twid_rom_M_real_V                                                            |   9|          2|    1|          2|
    +-------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                                                  |  90|         20|   10|         20|
    +-------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                                  Name                                                 | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Loop_realfft_be_buffer_proc3_U0_ap_ready                                                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_descramble_buf_0_M_imag_V                                                    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_descramble_buf_0_M_real_V                                                    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_descramble_buf_1_M_imag_V                                                    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_descramble_buf_1_M_real_V                                                    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_real_spectrum_hi_buf_M_imag_V                                                |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_real_spectrum_hi_buf_M_real_V                                                |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_twid_rom_M_imag_V                                                            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_twid_rom_M_real_V                                                            |  1|   0|    1|          0|
    +-------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                                  | 10|   0|   10|          0|
    +-------------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------+-----+-----+------------+---------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  hls_xfft2real|  return value|
|ap_rst_n       |   in|    1|  ap_ctrl_hs|  hls_xfft2real|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  hls_xfft2real|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  hls_xfft2real|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  hls_xfft2real|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  hls_xfft2real|  return value|
|din_V_TDATA    |   in|   48|        axis|          din_V|       pointer|
|din_V_TVALID   |   in|    1|        axis|          din_V|       pointer|
|din_V_TREADY   |  out|    1|        axis|          din_V|       pointer|
|dout_V_TDATA   |  out|   48|        axis|         dout_V|       pointer|
|dout_V_TVALID  |  out|    1|        axis|         dout_V|       pointer|
|dout_V_TREADY  |   in|    1|        axis|         dout_V|       pointer|
+---------------+-----+-----+------------+---------------+--------------+

