--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Nregs_internal_clock.twx Nregs_internal_clock.ncd -o
Nregs_internal_clock.twr Nregs_internal_clock.pcf -ucf
ports_and_constraints.ucf

Design file:              Nregs_internal_clock.ncd
Physical constraint file: Nregs_internal_clock.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 5.3 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1055 paths analyzed, 1055 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.259ns.
--------------------------------------------------------------------------------

Paths for end point genblock[131].mod/genblock[255].ri/Mshreg_out_1828/SRLC16E (SLICE_X42Y87.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genblock[131].mod/genblock[255].ri/Mshreg_out_1827/SRLC16E (FF)
  Destination:          genblock[131].mod/genblock[255].ri/Mshreg_out_1828/SRLC16E (FF)
  Requirement:          5.300ns
  Data Path Delay:      5.256ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.040 - 0.043)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.300ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: genblock[131].mod/genblock[255].ri/Mshreg_out_1827/SRLC16E to genblock[131].mod/genblock[255].ri/Mshreg_out_1828/SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y82.XB      Tregxb                3.583   genblock[131].mod/genblock[255].ri/Mshreg_out_1827
                                                       genblock[131].mod/genblock[255].ri/Mshreg_out_1827/SRLC16E.CE
                                                       genblock[131].mod/genblock[255].ri/Mshreg_out_1827/SRLC16E
    SLICE_X42Y87.BY      net (fanout=1)        1.231   genblock[131].mod/genblock[255].ri/Mshreg_out_1827
    SLICE_X42Y87.CLK     Tds                   0.442   genblock[131].mod/genblock[255].ri/Mshreg_out_1829
                                                       genblock[131].mod/genblock[255].ri/Mshreg_out_1828/SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      5.256ns (4.025ns logic, 1.231ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------

Paths for end point genblock[131].mod/genblock[255].ri/Mshreg_out_12/SRLC16E (SLICE_X52Y35.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genblock[131].mod/genblock[255].ri/Mshreg_out_11/SRLC16E (FF)
  Destination:          genblock[131].mod/genblock[255].ri/Mshreg_out_12/SRLC16E (FF)
  Requirement:          5.300ns
  Data Path Delay:      5.184ns (Levels of Logic = 1)
  Clock Path Skew:      -0.040ns (0.022 - 0.062)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.300ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: genblock[131].mod/genblock[255].ri/Mshreg_out_11/SRLC16E to genblock[131].mod/genblock[255].ri/Mshreg_out_12/SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y34.XB      Tregxb                3.583   genblock[131].mod/genblock[255].ri/Mshreg_out_11
                                                       genblock[131].mod/genblock[255].ri/Mshreg_out_11/SRLC16E.CE
                                                       genblock[131].mod/genblock[255].ri/Mshreg_out_11/SRLC16E
    SLICE_X52Y35.BY      net (fanout=1)        1.159   genblock[131].mod/genblock[255].ri/Mshreg_out_11
    SLICE_X52Y35.CLK     Tds                   0.442   genblock[131].mod/genblock[255].ri/Mshreg_out_13
                                                       genblock[131].mod/genblock[255].ri/Mshreg_out_12/SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      5.184ns (4.025ns logic, 1.159ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------

Paths for end point genblock[131].mod/genblock[255].ri/Mshreg_out_1732/SRLC16E (SLICE_X6Y89.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genblock[131].mod/genblock[255].ri/Mshreg_out_1731/SRLC16E (FF)
  Destination:          genblock[131].mod/genblock[255].ri/Mshreg_out_1732/SRLC16E (FF)
  Requirement:          5.300ns
  Data Path Delay:      5.062ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.050 - 0.066)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.300ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: genblock[131].mod/genblock[255].ri/Mshreg_out_1731/SRLC16E to genblock[131].mod/genblock[255].ri/Mshreg_out_1732/SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y90.XB       Tregxb                3.583   genblock[131].mod/genblock[255].ri/Mshreg_out_1731
                                                       genblock[131].mod/genblock[255].ri/Mshreg_out_1731/SRLC16E.CE
                                                       genblock[131].mod/genblock[255].ri/Mshreg_out_1731/SRLC16E
    SLICE_X6Y89.BY       net (fanout=1)        1.037   genblock[131].mod/genblock[255].ri/Mshreg_out_1731
    SLICE_X6Y89.CLK      Tds                   0.442   genblock[131].mod/genblock[255].ri/Mshreg_out_1733
                                                       genblock[131].mod/genblock[255].ri/Mshreg_out_1732/SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      5.062ns (4.025ns logic, 1.037ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 5.3 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point genblock[131].mod/genblock[255].ri/Mshreg_out_2042/SRLC16E (SLICE_X50Y54.SHIFTIN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.264ns (requirement - (clock path skew + uncertainty - data path))
  Source:               genblock[131].mod/genblock[255].ri/Mshreg_out_2041/SRLC16E (FF)
  Destination:          genblock[131].mod/genblock[255].ri/Mshreg_out_2042/SRLC16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.264ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 5.300ns
  Destination Clock:    clk_BUFGP rising at 5.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: genblock[131].mod/genblock[255].ri/Mshreg_out_2041/SRLC16E to genblock[131].mod/genblock[255].ri/Mshreg_out_2042/SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y55.SHIFTOUTTcksh                 2.610   genblock[131].mod/genblock[255].ri/Mshreg_out_2041
                                                       genblock[131].mod/genblock[255].ri/Mshreg_out_2041/SRLC16E.CE
                                                       genblock[131].mod/genblock[255].ri/Mshreg_out_2041/SRLC16E
    SLICE_X50Y54.SHIFTIN net (fanout=1)        0.000   genblock[131].mod/genblock[255].ri/Mshreg_out_2041
    SLICE_X50Y54.CLK                 (-Th)     0.346   genblock[131].mod/genblock[255].ri/Mshreg_out_2043
                                                       genblock[131].mod/genblock[255].ri/Mshreg_out_2042/SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      2.264ns (2.264ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Paths for end point genblock[131].mod/genblock[255].ri/Mshreg_out_2046/SRLC16E (SLICE_X50Y56.SHIFTIN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.264ns (requirement - (clock path skew + uncertainty - data path))
  Source:               genblock[131].mod/genblock[255].ri/Mshreg_out_2045/SRLC16E (FF)
  Destination:          genblock[131].mod/genblock[255].ri/Mshreg_out_2046/SRLC16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.264ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 5.300ns
  Destination Clock:    clk_BUFGP rising at 5.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: genblock[131].mod/genblock[255].ri/Mshreg_out_2045/SRLC16E to genblock[131].mod/genblock[255].ri/Mshreg_out_2046/SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y57.SHIFTOUTTcksh                 2.610   genblock[131].mod/genblock[255].ri/Mshreg_out_2045
                                                       genblock[131].mod/genblock[255].ri/Mshreg_out_2045/SRLC16E.CE
                                                       genblock[131].mod/genblock[255].ri/Mshreg_out_2045/SRLC16E
    SLICE_X50Y56.SHIFTIN net (fanout=1)        0.000   genblock[131].mod/genblock[255].ri/Mshreg_out_2045
    SLICE_X50Y56.CLK                 (-Th)     0.346   genblock[131].mod/genblock[255].ri/Mshreg_out_2047
                                                       genblock[131].mod/genblock[255].ri/Mshreg_out_2046/SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      2.264ns (2.264ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Paths for end point genblock[131].mod/genblock[255].ri/Mshreg_out_2050/SRLC16E (SLICE_X52Y56.SHIFTIN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.264ns (requirement - (clock path skew + uncertainty - data path))
  Source:               genblock[131].mod/genblock[255].ri/Mshreg_out_2049/SRLC16E (FF)
  Destination:          genblock[131].mod/genblock[255].ri/Mshreg_out_2050/SRLC16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.264ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 5.300ns
  Destination Clock:    clk_BUFGP rising at 5.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: genblock[131].mod/genblock[255].ri/Mshreg_out_2049/SRLC16E to genblock[131].mod/genblock[255].ri/Mshreg_out_2050/SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y57.SHIFTOUTTcksh                 2.610   genblock[131].mod/genblock[255].ri/Mshreg_out_2049
                                                       genblock[131].mod/genblock[255].ri/Mshreg_out_2049/SRLC16E.CE
                                                       genblock[131].mod/genblock[255].ri/Mshreg_out_2049/SRLC16E
    SLICE_X52Y56.SHIFTIN net (fanout=1)        0.000   genblock[131].mod/genblock[255].ri/Mshreg_out_2049
    SLICE_X52Y56.CLK                 (-Th)     0.346   genblock[131].mod/genblock[255].ri/Mshreg_out_2051
                                                       genblock[131].mod/genblock[255].ri/Mshreg_out_2050/SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      2.264ns (2.264ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 5.3 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.286ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.300ns
  Low pulse: 2.650ns
  Low pulse limit: 1.007ns (Twpl)
  Physical resource: genblock[131].mod/genblock[255].ri/Mshreg_out_2043/CLK
  Logical resource: genblock[131].mod/genblock[255].ri/Mshreg_out_2043/SRLC16E/WS
  Location pin: SLICE_X50Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 3.286ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.300ns
  High pulse: 2.650ns
  High pulse limit: 1.007ns (Twph)
  Physical resource: genblock[131].mod/genblock[255].ri/Mshreg_out_2043/CLK
  Logical resource: genblock[131].mod/genblock[255].ri/Mshreg_out_2043/SRLC16E/WS
  Location pin: SLICE_X50Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 3.286ns (period - min period limit)
  Period: 5.300ns
  Min period limit: 2.014ns (496.524MHz) (Tcp)
  Physical resource: genblock[131].mod/genblock[255].ri/Mshreg_out_2043/CLK
  Logical resource: genblock[131].mod/genblock[255].ri/Mshreg_out_2043/SRLC16E/WS
  Location pin: SLICE_X50Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "in" OFFSET = IN 5 ns VALID 5 ns BEFORE COMP "clk" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   3.688ns.
--------------------------------------------------------------------------------

Paths for end point genblock[131].mod/genblock[255].ri/Mshreg_out_0/SRLC16E (SLICE_X64Y33.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.312ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               in (PAD)
  Destination:          genblock[131].mod/genblock[255].ri/Mshreg_out_0/SRLC16E (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      6.074ns (Levels of Logic = 2)
  Clock Path Delay:     2.386ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: in to genblock[131].mod/genblock[255].ri/Mshreg_out_0/SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.300   in
                                                       in
                                                       in_IBUF
    SLICE_X64Y33.BY      net (fanout=1)        4.332   in_IBUF
    SLICE_X64Y33.CLK     Tds                   0.442   genblock[131].mod/genblock[255].ri/Mshreg_out_1
                                                       genblock[131].mod/genblock[255].ri/Mshreg_out_0/SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      6.074ns (1.742ns logic, 4.332ns route)
                                                       (28.7% logic, 71.3% route)

  Minimum Clock Path: clk to genblock[131].mod/genblock[255].ri/Mshreg_out_0/SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B8.I                 Tiopi                 1.040   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.036   clk_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 1.166   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG.GCLKMUX
                                                       clk_BUFGP/BUFG
    SLICE_X64Y33.CLK     net (fanout=1056)     0.144   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.386ns (2.206ns logic, 0.180ns route)
                                                       (92.5% logic, 7.5% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "in" OFFSET = IN 5 ns VALID 5 ns BEFORE COMP "clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point genblock[131].mod/genblock[255].ri/Mshreg_out_0/SRLC16E (SLICE_X64Y33.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.406ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               in (PAD)
  Destination:          genblock[131].mod/genblock[255].ri/Mshreg_out_0/SRLC16E (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      4.379ns (Levels of Logic = 2)
  Clock Path Delay:     2.973ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: in to genblock[131].mod/genblock[255].ri/Mshreg_out_0/SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.040   in
                                                       in
                                                       in_IBUF
    SLICE_X64Y33.BY      net (fanout=1)        3.466   in_IBUF
    SLICE_X64Y33.CLK     Tdh         (-Th)     0.127   genblock[131].mod/genblock[255].ri/Mshreg_out_1
                                                       genblock[131].mod/genblock[255].ri/Mshreg_out_0/SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      4.379ns (0.913ns logic, 3.466ns route)
                                                       (20.8% logic, 79.2% route)

  Maximum Clock Path: clk to genblock[131].mod/genblock[255].ri/Mshreg_out_0/SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B8.I                 Tiopi                 1.300   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.046   clk_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 1.457   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG.GCLKMUX
                                                       clk_BUFGP/BUFG
    SLICE_X64Y33.CLK     net (fanout=1056)     0.170   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.973ns (2.757ns logic, 0.216ns route)
                                                       (92.7% logic, 7.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "out" OFFSET = OUT 7.7 ns AFTER COMP "clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.151ns.
--------------------------------------------------------------------------------

Paths for end point out (L17.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.549ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               genblock[131].mod/genblock[255].ri/out (FF)
  Destination:          out (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Requirement:          7.700ns
  Data Path Delay:      4.172ns (Levels of Logic = 1)
  Clock Path Delay:     2.979ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clk to genblock[131].mod/genblock[255].ri/out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B8.I                 Tiopi                 1.300   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.046   clk_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 1.457   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG.GCLKMUX
                                                       clk_BUFGP/BUFG
    SLICE_X66Y34.CLK     net (fanout=1056)     0.176   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.979ns (2.757ns logic, 0.222ns route)
                                                       (92.5% logic, 7.5% route)

  Maximum Data Path: genblock[131].mod/genblock[255].ri/out to out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y34.XQ      Tcko                  0.592   genblock[131].mod/genblock[255].ri/out
                                                       genblock[131].mod/genblock[255].ri/out
    L17.O1               net (fanout=1)        0.332   genblock[131].mod/genblock[255].ri/out
    L17.PAD              Tioop                 3.248   out
                                                       out_OBUF
                                                       out
    -------------------------------------------------  ---------------------------
    Total                                      4.172ns (3.840ns logic, 0.332ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "out" OFFSET = OUT 7.7 ns AFTER COMP "clk";
--------------------------------------------------------------------------------

Paths for end point out (L17.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.865ns (clock arrival + clock path + data path - uncertainty)
  Source:               genblock[131].mod/genblock[255].ri/out (FF)
  Destination:          out (PAD)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Data Path Delay:      3.473ns (Levels of Logic = 1)
  Clock Path Delay:     2.392ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: clk to genblock[131].mod/genblock[255].ri/out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B8.I                 Tiopi                 1.040   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.036   clk_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 1.166   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG.GCLKMUX
                                                       clk_BUFGP/BUFG
    SLICE_X66Y34.CLK     net (fanout=1056)     0.150   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.392ns (2.206ns logic, 0.186ns route)
                                                       (92.2% logic, 7.8% route)

  Minimum Data Path: genblock[131].mod/genblock[255].ri/out to out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y34.XQ      Tcko                  0.474   genblock[131].mod/genblock[255].ri/out
                                                       genblock[131].mod/genblock[255].ri/out
    L17.O1               net (fanout=1)        0.265   genblock[131].mod/genblock[255].ri/out
    L17.PAD              Tioop                 2.734   out
                                                       out_OBUF
                                                       out
    -------------------------------------------------  ---------------------------
    Total                                      3.473ns (3.208ns logic, 0.265ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
in          |    3.688(R)|   -1.406(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
out         |    7.151(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.259|         |         |         |
---------------+---------+---------+---------+---------+

COMP "in" OFFSET = IN 5 ns VALID 5 ns BEFORE COMP "clk" "RISING";
Worst Case Data Window 2.282; Ideal Clock Offset To Actual Clock 0.047; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
in                |    3.688(R)|   -1.406(R)|    1.312|    1.406|       -0.047|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       3.688|      -1.406|    1.312|    1.406|             |
------------------+------------+------------+---------+---------+-------------+

COMP "out" OFFSET = OUT 7.7 ns AFTER COMP "clk";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
out                                            |        7.151|         0.000|
-----------------------------------------------+-------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1057 paths, 0 nets, and 2114 connections

Design statistics:
   Minimum period:   5.259ns{1}   (Maximum frequency: 190.150MHz)
   Minimum input required time before clock:   3.688ns
   Minimum output required time after clock:   7.151ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec  1 21:37:51 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 384 MB



