   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 2
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"lpc177x_8x_clkpwr.c"
  12              		.text
  13              		.align	1
  14              		.p2align 2,,3
  15              		.global	CLKPWR_SetCLKDiv
  16              		.syntax unified
  17              		.thumb
  18              		.thumb_func
  19              		.fpu softvfp
  21              	CLKPWR_SetCLKDiv:
  22              		@ args = 0, pretend = 0, frame = 0
  23              		@ frame_needed = 0, uses_anonymous_args = 0
  24              		@ link register save eliminated.
  25 0000 0328     		cmp	r0, #3
  26 0002 42D8     		bhi	.L9
  27 0004 DFE800F0 		tbb	[pc, r0]
  28              	.L4:
  29 0008 31       		.byte	(.L3-.L4)/2
  30 0009 21       		.byte	(.L5-.L4)/2
  31 000a 11       		.byte	(.L6-.L4)/2
  32 000b 02       		.byte	(.L7-.L4)/2
  33              		.p2align 1
  34              	.L7:
  35 000c 1F4A     		ldr	r2, .L12
  36 000e 01F01F03 		and	r3, r1, #31
  37 0012 D2F80811 		ldr	r1, [r2, #264]
  38 0016 21F01F01 		bic	r1, r1, #31
  39 001a C2F80811 		str	r1, [r2, #264]
  40 001e D2F80811 		ldr	r1, [r2, #264]
  41 0022 0B43     		orrs	r3, r3, r1
  42 0024 C2F80831 		str	r3, [r2, #264]
  43 0028 7047     		bx	lr
  44              	.L6:
  45 002a 184A     		ldr	r2, .L12
  46 002c 01F00103 		and	r3, r1, #1
  47 0030 D2F80011 		ldr	r1, [r2, #256]
  48 0034 21F00101 		bic	r1, r1, #1
  49 0038 C2F80011 		str	r1, [r2, #256]
  50 003c D2F80011 		ldr	r1, [r2, #256]
  51 0040 0B43     		orrs	r3, r3, r1
  52 0042 C2F80031 		str	r3, [r2, #256]
  53 0046 FFF7FEBF 		b	SystemCoreClockUpdate
  54              	.L5:
  55 004a 104A     		ldr	r2, .L12
  56 004c 01F01F03 		and	r3, r1, #31
  57 0050 D2F8A811 		ldr	r1, [r2, #424]
  58 0054 21F01F01 		bic	r1, r1, #31
  59 0058 C2F8A811 		str	r1, [r2, #424]
  60 005c D2F8A811 		ldr	r1, [r2, #424]
  61 0060 0B43     		orrs	r3, r3, r1
  62 0062 C2F8A831 		str	r3, [r2, #424]
  63 0066 FFF7FEBF 		b	SystemCoreClockUpdate
  64              	.L3:
  65 006a 084A     		ldr	r2, .L12
  66 006c 01F01F03 		and	r3, r1, #31
  67 0070 D2F80411 		ldr	r1, [r2, #260]
  68 0074 21F01F01 		bic	r1, r1, #31
  69 0078 C2F80411 		str	r1, [r2, #260]
  70 007c D2F80411 		ldr	r1, [r2, #260]
  71 0080 0B43     		orrs	r3, r3, r1
  72 0082 C2F80431 		str	r3, [r2, #260]
  73 0086 FFF7FEBF 		b	SystemCoreClockUpdate
  74              	.L9:
  75              	.L2:
  76 008a FEE7     		b	.L2
  77              	.L13:
  78              		.align	2
  79              	.L12:
  80 008c 00C00F40 		.word	1074774016
  82              		.align	1
  83              		.p2align 2,,3
  84              		.global	CLKPWR_GetCLK
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  88              		.fpu softvfp
  90              	CLKPWR_GetCLK:
  91              		@ args = 0, pretend = 0, frame = 0
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		@ link register save eliminated.
  94 0090 0328     		cmp	r0, #3
  95 0092 0FD8     		bhi	.L22
  96 0094 DFE800F0 		tbb	[pc, r0]
  97              	.L17:
  98 0098 0B       		.byte	(.L16-.L17)/2
  99 0099 08       		.byte	(.L18-.L17)/2
 100 009a 05       		.byte	(.L19-.L17)/2
 101 009b 02       		.byte	(.L20-.L17)/2
 102              		.p2align 1
 103              	.L20:
 104 009c 064B     		ldr	r3, .L23
 105 009e 1868     		ldr	r0, [r3]
 106 00a0 7047     		bx	lr
 107              	.L19:
 108 00a2 064B     		ldr	r3, .L23+4
 109 00a4 1868     		ldr	r0, [r3]
 110 00a6 7047     		bx	lr
 111              	.L18:
 112 00a8 054B     		ldr	r3, .L23+8
 113 00aa 1868     		ldr	r0, [r3]
 114 00ac 7047     		bx	lr
 115              	.L16:
 116 00ae 054B     		ldr	r3, .L23+12
 117 00b0 1868     		ldr	r0, [r3]
 118 00b2 7047     		bx	lr
 119              	.L22:
 120              	.L15:
 121 00b4 FEE7     		b	.L15
 122              	.L24:
 123 00b6 00BF     		.align	2
 124              	.L23:
 125 00b8 00000000 		.word	USBClock
 126 00bc 00000000 		.word	EMCClock
 127 00c0 00000000 		.word	PeripheralClock
 128 00c4 00000000 		.word	SystemCoreClock
 130              		.align	1
 131              		.p2align 2,,3
 132              		.global	CLKPWR_ConfigPPWR
 133              		.syntax unified
 134              		.thumb
 135              		.thumb_func
 136              		.fpu softvfp
 138              	CLKPWR_ConfigPPWR:
 139              		@ args = 0, pretend = 0, frame = 0
 140              		@ frame_needed = 0, uses_anonymous_args = 0
 141              		@ link register save eliminated.
 142 00c8 0129     		cmp	r1, #1
 143 00ca 08D0     		beq	.L28
 144 00cc 31B9     		cbnz	r1, .L25
 145 00ce 074A     		ldr	r2, .L29
 146 00d0 D2F8C430 		ldr	r3, [r2, #196]
 147 00d4 23EA0000 		bic	r0, r3, r0
 148 00d8 C2F8C400 		str	r0, [r2, #196]
 149              	.L25:
 150 00dc 7047     		bx	lr
 151              	.L28:
 152 00de 034A     		ldr	r2, .L29
 153 00e0 D2F8C430 		ldr	r3, [r2, #196]
 154 00e4 1843     		orrs	r0, r0, r3
 155 00e6 C2F8C400 		str	r0, [r2, #196]
 156 00ea 7047     		bx	lr
 157              	.L30:
 158              		.align	2
 159              	.L29:
 160 00ec 00C00F40 		.word	1074774016
 162              		.align	1
 163              		.p2align 2,,3
 164              		.global	CLKPWR_Sleep
 165              		.syntax unified
 166              		.thumb
 167              		.thumb_func
 168              		.fpu softvfp
 170              	CLKPWR_Sleep:
 171              		@ args = 0, pretend = 0, frame = 0
 172              		@ frame_needed = 0, uses_anonymous_args = 0
 173              		@ link register save eliminated.
 174 00f0 0022     		movs	r2, #0
 175 00f2 024B     		ldr	r3, .L32
 176 00f4 C3F8C020 		str	r2, [r3, #192]
 177              		.syntax unified
 178              	@ 283 "./nxp-lpc/CMSISv2p00_LPC177x_8x/inc/core_cmInstr.h" 1
 179 00f8 30BF     		wfi
 180              	@ 0 "" 2
 181              		.thumb
 182              		.syntax unified
 183 00fa 7047     		bx	lr
 184              	.L33:
 185              		.align	2
 186              	.L32:
 187 00fc 00C00F40 		.word	1074774016
 189              		.align	1
 190              		.p2align 2,,3
 191              		.global	CLKPWR_DeepSleep
 192              		.syntax unified
 193              		.thumb
 194              		.thumb_func
 195              		.fpu softvfp
 197              	CLKPWR_DeepSleep:
 198              		@ args = 0, pretend = 0, frame = 0
 199              		@ frame_needed = 0, uses_anonymous_args = 0
 200              		@ link register save eliminated.
 201 0100 0420     		movs	r0, #4
 202 0102 0822     		movs	r2, #8
 203 0104 0349     		ldr	r1, .L35
 204 0106 044B     		ldr	r3, .L35+4
 205 0108 0861     		str	r0, [r1, #16]
 206 010a C3F8C020 		str	r2, [r3, #192]
 207              		.syntax unified
 208              	@ 283 "./nxp-lpc/CMSISv2p00_LPC177x_8x/inc/core_cmInstr.h" 1
 209 010e 30BF     		wfi
 210              	@ 0 "" 2
 211              		.thumb
 212              		.syntax unified
 213 0110 7047     		bx	lr
 214              	.L36:
 215 0112 00BF     		.align	2
 216              	.L35:
 217 0114 00ED00E0 		.word	-536810240
 218 0118 00C00F40 		.word	1074774016
 220              		.align	1
 221              		.p2align 2,,3
 222              		.global	CLKPWR_PowerDown
 223              		.syntax unified
 224              		.thumb
 225              		.thumb_func
 226              		.fpu softvfp
 228              	CLKPWR_PowerDown:
 229              		@ args = 0, pretend = 0, frame = 0
 230              		@ frame_needed = 0, uses_anonymous_args = 0
 231              		@ link register save eliminated.
 232 011c 0420     		movs	r0, #4
 233 011e 0922     		movs	r2, #9
 234 0120 0349     		ldr	r1, .L38
 235 0122 044B     		ldr	r3, .L38+4
 236 0124 0861     		str	r0, [r1, #16]
 237 0126 C3F8C020 		str	r2, [r3, #192]
 238              		.syntax unified
 239              	@ 283 "./nxp-lpc/CMSISv2p00_LPC177x_8x/inc/core_cmInstr.h" 1
 240 012a 30BF     		wfi
 241              	@ 0 "" 2
 242              		.thumb
 243              		.syntax unified
 244 012c 7047     		bx	lr
 245              	.L39:
 246 012e 00BF     		.align	2
 247              	.L38:
 248 0130 00ED00E0 		.word	-536810240
 249 0134 00C00F40 		.word	1074774016
 251              		.align	1
 252              		.p2align 2,,3
 253              		.global	CLKPWR_DeepPowerDown
 254              		.syntax unified
 255              		.thumb
 256              		.thumb_func
 257              		.fpu softvfp
 259              	CLKPWR_DeepPowerDown:
 260              		@ args = 0, pretend = 0, frame = 0
 261              		@ frame_needed = 0, uses_anonymous_args = 0
 262              		@ link register save eliminated.
 263 0138 0420     		movs	r0, #4
 264 013a 0322     		movs	r2, #3
 265 013c 0349     		ldr	r1, .L41
 266 013e 044B     		ldr	r3, .L41+4
 267 0140 0861     		str	r0, [r1, #16]
 268 0142 C3F8C020 		str	r2, [r3, #192]
 269              		.syntax unified
 270              	@ 283 "./nxp-lpc/CMSISv2p00_LPC177x_8x/inc/core_cmInstr.h" 1
 271 0146 30BF     		wfi
 272              	@ 0 "" 2
 273              		.thumb
 274              		.syntax unified
 275 0148 7047     		bx	lr
 276              	.L42:
 277 014a 00BF     		.align	2
 278              	.L41:
 279 014c 00ED00E0 		.word	-536810240
 280 0150 00C00F40 		.word	1074774016
 282              		.global	USBFrequency
 283              		.bss
 284              		.align	2
 287              	USBFrequency:
 288 0000 00000000 		.space	4
 289              		.ident	"GCC: (GNU Tools for Arm Embedded Processors 7-2018-q3-update) 7.3.1 20180622 (release) [AR
DEFINED SYMBOLS
                            *ABS*:0000000000000000 lpc177x_8x_clkpwr.c
     /tmp/cc6c18ef.s:13     .text:0000000000000000 $t
     /tmp/cc6c18ef.s:21     .text:0000000000000000 CLKPWR_SetCLKDiv
     /tmp/cc6c18ef.s:29     .text:0000000000000008 $d
     /tmp/cc6c18ef.s:33     .text:000000000000000c $t
     /tmp/cc6c18ef.s:80     .text:000000000000008c $d
     /tmp/cc6c18ef.s:82     .text:0000000000000090 $t
     /tmp/cc6c18ef.s:90     .text:0000000000000090 CLKPWR_GetCLK
     /tmp/cc6c18ef.s:98     .text:0000000000000098 $d
     /tmp/cc6c18ef.s:102    .text:000000000000009c $t
     /tmp/cc6c18ef.s:125    .text:00000000000000b8 $d
     /tmp/cc6c18ef.s:130    .text:00000000000000c8 $t
     /tmp/cc6c18ef.s:138    .text:00000000000000c8 CLKPWR_ConfigPPWR
     /tmp/cc6c18ef.s:160    .text:00000000000000ec $d
     /tmp/cc6c18ef.s:162    .text:00000000000000f0 $t
     /tmp/cc6c18ef.s:170    .text:00000000000000f0 CLKPWR_Sleep
     /tmp/cc6c18ef.s:187    .text:00000000000000fc $d
     /tmp/cc6c18ef.s:189    .text:0000000000000100 $t
     /tmp/cc6c18ef.s:197    .text:0000000000000100 CLKPWR_DeepSleep
     /tmp/cc6c18ef.s:217    .text:0000000000000114 $d
     /tmp/cc6c18ef.s:220    .text:000000000000011c $t
     /tmp/cc6c18ef.s:228    .text:000000000000011c CLKPWR_PowerDown
     /tmp/cc6c18ef.s:248    .text:0000000000000130 $d
     /tmp/cc6c18ef.s:251    .text:0000000000000138 $t
     /tmp/cc6c18ef.s:259    .text:0000000000000138 CLKPWR_DeepPowerDown
     /tmp/cc6c18ef.s:279    .text:000000000000014c $d
     /tmp/cc6c18ef.s:287    .bss:0000000000000000 USBFrequency
     /tmp/cc6c18ef.s:284    .bss:0000000000000000 $d

UNDEFINED SYMBOLS
SystemCoreClockUpdate
USBClock
EMCClock
PeripheralClock
SystemCoreClock
