 ****************************************************
 * SESSION INFO
 ****************************************************
 * QVMR: 2.10.2
 * Flow: tbx
 * Goals: sim
 * Flags: 
 * Platform: LINUX64
 * Host: vl-xiaoshao-gridsdcb
 * Process ID: 20637
 * Makefile: /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/verif/tool_setup/qvmr/Makefile
 * Session started: Mon Mar 13 11:22:40 PDT 2017
 * Host Uptime:  11:22am  up 9 days 23:12,  2 users,  load average: 0.19, 0.09, 0.09
 ****************************************************
 * TOOL INFO
 ****************************************************
 * Modelsim: 6.6g ($MODELTECH_VERSION)
 * DVT: 3.0.6.1 (DEFAULT)
 ****************************************************
 
[qbar.mk] Warning: DVT_VERSION environment variable definition detected from improper origin: undefined.  DVT_VERSION should be defined in the environment prior to invoking qbar.

 ****************************************************
[Mon Mar 13 11:22:41 PDT 2017] Make: Generate TB makefile (hier) ...
[Mon Mar 13 11:22:41 PDT 2017] Make:  cd /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64 && /pkg/qvmr/bin/qbar_cs2mk    -ignore_missing -ignore_src_filter_spec_err -type hvl -task sim -top uvc_pcounter_tb -tool modelsim -mode hier -disable_global_libs -spec_path /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/libs/verification/quvm -spec_path /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/verif -spec_path /usr/local/projects/qct/evals/veloce/software/iSolveTransactors/xl_vip2.4.0.2b  -disable_global_libs -phony -prefix tb -block 'uvc_pcounter_tb' -output_dir /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64 -default_work tb_work -gen_output 1
[INFO]  03/13/2017 11:22:41 Invoking QDistiller API
[INFO]  03/13/2017 11:22:41 Processed 131 environment variables [00s]
[INFO]  03/13/2017 11:22:41 Scanning directory '${WORKSPACE}/libs/verification/quvm'.
[INFO]  03/13/2017 11:22:42 Scanning directory '${WORKSPACE}/verif'.
[INFO]  03/13/2017 11:22:42 Scanning directory '/prj/qct/evals/veloce/software/iSolveTransactors/xl_vip2.4.0.2b'.
[INFO]  03/13/2017 11:22:43 Examining CompileSpec 1 of 8: uvm (/usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/libs/verification/quvm/release/compile.xml)
[INFO]  03/13/2017 11:22:43 Processed CompileSpec 1 of 8: uvm [00s]
[INFO]  03/13/2017 11:22:43 Examining CompileSpec 2 of 8: quvm_addons (/usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/libs/verification/quvm/addons/src/compile.xml)
[INFO]  03/13/2017 11:22:43 Processed CompileSpec 2 of 8: quvm_addons [00s]
[INFO]  03/13/2017 11:22:43 Examining CompileSpec 3 of 8: xl_vip_hvl_sysv_open_kit (/prj/qct/evals/veloce/software/iSolveTransactors/xl_vip2.4.0.2b/qcom_spec/hvl/sysv/compile_open_kit.xml)
[INFO]  03/13/2017 11:22:43 Processed CompileSpec 3 of 8: xl_vip_hvl_sysv_open_kit [00s]
[INFO]  03/13/2017 11:22:43 Examining CompileSpec 4 of 8: uvc_qclk_dpi (/usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/verif/sim/env/agents/qclk/env/src/DPI/compile.xml)
[INFO]  03/13/2017 11:22:43 Processed CompileSpec 4 of 8: uvc_qclk_dpi [00s]
[INFO]  03/13/2017 11:22:43 Examining CompileSpec 5 of 8: uvc_qclk (/usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/verif/sim/env/agents/qclk/env/src/compile.xml)
[INFO]  03/13/2017 11:22:43 Processed CompileSpec 5 of 8: uvc_qclk [00s]
[INFO]  03/13/2017 11:22:43 Examining CompileSpec 6 of 8: uvc_pcounter (/usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/verif/sim/env/src/compile.xml)
[INFO]  03/13/2017 11:22:43 Processed CompileSpec 6 of 8: uvc_pcounter [00s]
[INFO]  03/13/2017 11:22:43 Examining CompileSpec 7 of 8: uvc_pcounter_test (/usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/verif/sim/tests/src/compile.xml)
[INFO]  03/13/2017 11:22:43 Processed CompileSpec 7 of 8: uvc_pcounter_test [00s]
[INFO]  03/13/2017 11:22:43 Examining CompileSpec 8 of 8: uvc_pcounter_tb (/usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/verif/sim/tb/src/compile.xml)
[INFO]  03/13/2017 11:22:43 Processed CompileSpec 8 of 8: uvc_pcounter_tb [00s]
[INFO]  03/13/2017 11:22:43 QDistiller API returned
[INFO]  03/13/2017 11:22:43 Processing contents for 'uvm' first needed by 'uvc_qclk' (tb)
[INFO]  03/13/2017 11:22:43 Processing contents for 'quvm_addons' first needed by 'uvc_qclk' (tb)
[INFO]  03/13/2017 11:22:43 Processing contents for 'xl_vip_hvl_sysv_open_kit' first needed by 'uvc_qclk' (tb)
[INFO]  03/13/2017 11:22:43 Processing contents for 'uvc_qclk_dpi' first needed by 'uvc_qclk' (tb)
[INFO]  03/13/2017 11:22:43 Processing contents for 'uvc_qclk' first needed by 'uvc_pcounter' (tb)
[INFO]  03/13/2017 11:22:43 Processing contents for 'uvc_pcounter' first needed by 'uvc_pcounter_tb' (tb)
[INFO]  03/13/2017 11:22:43 Processing contents for 'uvc_pcounter_test' first needed by 'uvc_pcounter_tb' (tb)
[INFO]  03/13/2017 11:22:43 Processing contents for 'uvc_pcounter_tb'  (tb)
[INFO]  03/13/2017 11:22:43 /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64/uvc_pcounter_tb_hier_tb.mk
[INFO]  03/13/2017 11:22:43 /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64/uvc_pcounter_tb_tb.info

[Mon Mar 13 11:22:47 PDT 2017] Make: Create modelsim.ini for modelsim (tb) ...
[Mon Mar 13 11:22:47 PDT 2017] Make: /bin/cp -rLf /pkg/qvmr/2.10.2/qbar/templates/modelsim/modelsim.ini /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64/modelsim.ini
[Mon Mar 13 11:22:47 PDT 2017] Make:  cd /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64 && /pkg/qvmr/2.10.2/qbar/scripts/internal/AddModelsimIniOption "[sccom]CppPath=/pkg/modeltech/6.6g/gcc-4.1.2-linux_x86_64/bin/gcc" "[vsim]CppPath=/pkg/modeltech/6.6g/gcc-4.1.2-linux_x86_64/bin/gcc" "[vsim]DpiCppPath=/pkg/modeltech/6.6g/gcc-4.1.2-linux_x86_64/bin/gcc" "[vsim]SolveArrayResizeMax=20000" "[Library]work=/usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64/sim_top_work"

[Mon Mar 13 11:22:47 PDT 2017] Make: Mapping hdl_work for modelsim (sim_top) ...
[Mon Mar 13 11:22:47 PDT 2017] Make: cd /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64 && /pkg/qvmr/bin/Vmap -qc_standalone    -quiet    hdl_work /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/unmanaged/qvmr/xiaoshao/libs/default/hdl/modelsim/6.6g/LINUX64/hdl_work

[Mon Mar 13 11:22:48 PDT 2017] Make: Creating tb_work work library ...
[Mon Mar 13 11:22:48 PDT 2017] Make: cd /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64 && /pkg/qvmr/bin/Vlib -qc_standalone       tb_work

[Mon Mar 13 11:22:48 PDT 2017] Make: Mapping tb_work for modelsim (tb) ...
[Mon Mar 13 11:22:48 PDT 2017] Make: cd /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64 && /pkg/qvmr/bin/Vmap -qc_standalone    -quiet    tb_work /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64/tb_work

[Mon Mar 13 11:22:49 PDT 2017] Make: Compiling uvm for modelsim 1/1 (tb block 1 of 8) ...
[Mon Mar 13 11:22:49 PDT 2017] Make:  cd /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64 && /pkg/qvmr/bin/Vlog -qc_standalone    +incdir+/usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/libs/verification/quvm/release/src -mfcu -timescale 1ns/1ps   -sv -incr               +incdir+/usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/libs/verification/quvm/release/src/. /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/libs/verification/quvm/release/src/uvm_pkg.sv -work tb_work   
QuestaSim-64 vlog 6.6g Compiler 2012.05 May 23 2012
-- Compiling package uvm_pkg

Top level modules:
	--none--

[Mon Mar 13 11:22:50 PDT 2017] Make: Compiling quvm_addons for modelsim 1/1 (tb block 2 of 8) ...
[Mon Mar 13 11:22:50 PDT 2017] Make:  cd /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64 && /pkg/qvmr/bin/Vlog -qc_standalone    +incdir+/usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/libs/verification/quvm/release/src -mfcu -timescale 1ns/1ps   -sv -incr               +incdir+/usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/libs/verification/quvm/addons/src/. /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/libs/verification/quvm/addons/src/quvm_addons_pkg.sv -work tb_work   
QuestaSim-64 vlog 6.6g Compiler 2012.05 May 23 2012
-- Compiling package quvm_addons_pkg

Top level modules:
	--none--

[Mon Mar 13 11:22:51 PDT 2017] Make: Compiling xl_vip_hvl_sysv_open_kit for modelsim 1/1 (tb block 3 of 8) ...
[Mon Mar 13 11:22:51 PDT 2017] Make:  cd /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64 && /pkg/qvmr/bin/Vlog -qc_standalone    +incdir+/usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/libs/verification/quvm/release/src -mfcu -timescale 1ns/1ps   -sv -incr               +incdir+/pkg/qct/software/mentor/tbx/tbx_v2.4.3.0/questa/hdl +incdir+/pkg/qct/software/mentor/tbx/tbx_v2.4.3.0/questa/hdl/xtlm +incdir+/usr/local/projects/qct/evals/veloce/software/iSolveTransactors/xl_vip2.4.0.2b/xl_vip/lib -f ./xl_vip_hvl_sysv_open_kit_hier_tb_sv.f -work tb_work   
QuestaSim-64 vlog 6.6g Compiler 2012.05 May 23 2012
-- Compiling package tbx_event_pkg
-- Compiling package xtlm_base_pkg
-- Compiling package xtlm_pkg
-- Compiling package XlSvPkg
-- Compiling package XlSvTimeAdvancerPkg
-- Compiling package XlSvResetGeneratorPkg
-- Compiling package XlSvMemoryTransactorPkg
-- Compiling package XlSvGpioTransactorPkg
-- Compiling package XlSvEdgeDetectorPkg

Top level modules:
	--none--

[Mon Mar 13 11:22:52 PDT 2017] Make: Compiling uvc_qclk_dpi for modelsim 1/1 (tb block 4 of 8) ...
[Mon Mar 13 11:22:52 PDT 2017] Make:  cd /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64 && /pkg/qvmr/bin/Sccom -qc_standalone    -fPIC -DQUESTA -I/pkg/qct/software/modeltech/6.6g/include                  -g -Wall -fPIC -DSC_INCLUDE_DYNAMIC_PROCESSES -I. -I/pkg/qct/software/modeltech/6.6g/include -I/usr/local/projects/qct/evals/veloce/software/iSolveTransactors/xl_vip2.4.0.2b/xl_vip/lib /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/verif/sim/env/agents/qclk/env/src/DPI/qclk_proxy_dpi.cpp -work tb_work   

QuestaSim-64 sccom 6.6g compiler 2012.05 May 23 2012

[Mon Mar 13 11:22:52 PDT 2017] Make: Compiling uvc_qclk for modelsim 1/1 (tb block 5 of 8) ...
[Mon Mar 13 11:22:52 PDT 2017] Make:  cd /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64 && /pkg/qvmr/bin/Vlog -qc_standalone    +incdir+/usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/libs/verification/quvm/release/src -mfcu -timescale 1ns/1ps   -sv -incr               +incdir+/usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/verif/sim/env/agents/qclk/env/src/. +incdir+/usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/verif/sim/env/agents/qclk/env/src/../sequence_lib/src +incdir+/usr/local/projects/qct/evals/veloce/software/iSolveTransactors/xl_vip2.4.0.2b/xl_vip/lib /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/verif/sim/env/agents/qclk/env/src/qclk_pkg.sv -work tb_work   
QuestaSim-64 vlog 6.6g Compiler 2012.05 May 23 2012
-- Compiling package qclk_pkg

Top level modules:
	--none--

[Mon Mar 13 11:22:53 PDT 2017] Make: Compiling uvc_pcounter for modelsim 1/1 (tb block 6 of 8) ...
[Mon Mar 13 11:22:53 PDT 2017] Make:  cd /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64 && /pkg/qvmr/bin/Vlog -qc_standalone    +incdir+/usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/libs/verification/quvm/release/src -mfcu -timescale 1ns/1ps   -sv -incr               +incdir+/usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/libs/verification/uvcs/qclk/env/src +incdir+/usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/verif/sim/env/src/. +incdir+/usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/verif/sim/env/src/../sequence_lib/src /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/verif/sim/env/src/pcounter_pkg.sv -work tb_work   
QuestaSim-64 vlog 6.6g Compiler 2012.05 May 23 2012
-- Compiling package pcounter_pkg

Top level modules:
	--none--

[Mon Mar 13 11:22:54 PDT 2017] Make: Compiling uvc_pcounter_test for modelsim 1/1 (tb block 7 of 8) ...
[Mon Mar 13 11:22:54 PDT 2017] Make:  cd /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64 && /pkg/qvmr/bin/Vlog -qc_standalone    +incdir+/usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/libs/verification/quvm/release/src -mfcu -timescale 1ns/1ps   -sv -incr               +incdir+/usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/verif/sim/tests/src/. /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/verif/sim/tests/src/pcounter_test_pkg.sv -work tb_work   
QuestaSim-64 vlog 6.6g Compiler 2012.05 May 23 2012
-- Compiling package pcounter_test_pkg

Top level modules:
	--none--

[Mon Mar 13 11:22:55 PDT 2017] Make: Compiling uvc_pcounter_tb for modelsim 1/1 (tb block 8 of 8) ...
[Mon Mar 13 11:22:55 PDT 2017] Make:  cd /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64 && /pkg/qvmr/bin/Vlog -qc_standalone    +incdir+/usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/libs/verification/quvm/release/src -mfcu -timescale 1ns/1ps   -sv -incr               +incdir+/usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/verif/sim/tb/src/. /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/verif/sim/tb/src/tb_top.sv -work tb_work   
QuestaSim-64 vlog 6.6g Compiler 2012.05 May 23 2012
-- Compiling module tb_top

Top level modules:
	tb_top

[Mon Mar 13 11:22:55 PDT 2017] Make: Sccom linking ...
[Mon Mar 13 11:22:55 PDT 2017] Make:  cd /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64 && /pkg/qvmr/bin/Sccom -qc_standalone    -link             -lib tb_work -work tb_work

QuestaSim-64 sccom 6.6g compiler 2012.05 May 23 2012

[Mon Mar 13 11:22:56 PDT 2017] Make: Export DPI ...
[Mon Mar 13 11:22:56 PDT 2017] Make:  cd /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64 && /pkg/qvmr/bin/Vsim -qc_standalone    -permit_unmatched_virtual_intf -cpppath /pkg/modeltech/6.6g/gcc-4.1.2-linux_x86_64/bin/gcc -t ns   -dpiexportobj dpi -L hdl_work -L tb_work hdl_work.test_bench tb_work.tb_top -c
Reading /afs/localcell/cm/GV2/sysname/pkg.@sys/qct/software/modeltech/6.6g/tcl/vsim/pref.tcl 

# 6.6g

# vsim -L hdl_work -L tb_work -dpiexportobj dpi -permit_unmatched_virtual_intf -c -t ns hdl_work.test_bench tb_work.tb_top 
# Loading sv_std.std
# Loading hdl_work.test_bench
# Loading hdl_work.clock_bfm
# Loading hdl_work.ClkRstDriver
# Loading hdl_work.XlClockAdvancer
# Loading hdl_work.XlResetGenerator
# Loading hdl_work.ProgClockGater
# Loading hdl_work.pcounter_wrapper
# Loading hdl_work.pcounter
# Loading tb_work.XlSvPkg
# Loading tb_work.uvm_pkg
# Loading tb_work.quvm_addons_pkg
# Loading tb_work.qclk_pkg
# Loading tb_work.pcounter_pkg
# Loading tb_work.pcounter_test_pkg
# Loading tb_work.tb_top
# Loading hdl_work.ProgClkDriver_INIT0_WithInitialDelay
# ** Warning: (vsim-3017) /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/pcounter/src/clock_bfm.sv(613): [TFMPC] - Too few port connections. Expected 3, found 2.
#         Region: /test_bench/u_clock/intf1
# ** Warning: (vsim-3722) /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/pcounter/src/clock_bfm.sv(613): [TFMPC] - Missing connection for port 'clock'.
# Compiling /var/tmp/xiaoshao@vl-xiaoshao-gridsdcb_dpi_21783/exportwrapper.c
# Successfully generated DPI export object 'dpi.so'.

