#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x624bd35d5110 .scope module, "tb_predictive_phase" "tb_predictive_phase" 2 26;
 .timescale -9 -12;
v0x624bd3633550_0 .var "clk", 0 0;
v0x624bd3633610_0 .var "cur", 7 0;
v0x624bd36336d0_0 .var/i "cyc_cnt", 31 0;
v0x624bd36337a0_0 .net "cyc_start", 0 0, v0x624bd3633280_0;  1 drivers
v0x624bd36338d0_0 .net "err_mag", 7 0, v0x624bd3631f20_0;  1 drivers
v0x624bd3633990_0 .net "err_sign", 0 0, v0x624bd3632000_0;  1 drivers
v0x624bd3633a60_0 .net "err_valid", 0 0, v0x624bd36320c0_0;  1 drivers
v0x624bd3633b30_0 .net "fired_l1", 0 0, v0x624bd35cf8f0_0;  1 drivers
v0x624bd3633bd0_0 .net "gphase", 7 0, v0x624bd3633340_0;  1 drivers
v0x624bd3633d00_0 .net "phase_l1", 7 0, v0x624bd3606290_0;  1 drivers
v0x624bd3633df0_0 .net "pred_out", 7 0, v0x624bd3632950_0;  1 drivers
v0x624bd3633e90_0 .var "rst_n", 0 0;
v0x624bd3633fc0_0 .net "spk_l1", 0 0, v0x624bd362de30_0;  1 drivers
v0x624bd3634060_0 .net "syn_weight", 7 0, v0x624bd3630650_0;  1 drivers
E_0x624bd35fd940 .event posedge, v0x624bd360fbc0_0;
S_0x624bd35f5c10 .scope module, "l1" "phase_neuron" 2 46, 3 32 0, S_0x624bd35d5110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "global_phase";
    .port_info 3 /INPUT 1 "cycle_start";
    .port_info 4 /INPUT 8 "input_current";
    .port_info 5 /OUTPUT 1 "spike_out";
    .port_info 6 /OUTPUT 8 "phase_lock";
    .port_info 7 /OUTPUT 1 "fired_this_cycle";
P_0x624bd35f5da0 .param/l "CYCLE_LEN" 0 3 35, C4<11111111>;
P_0x624bd35f5de0 .param/l "LEAK" 0 3 34, C4<00000000>;
P_0x624bd35f5e20 .param/l "THRESHOLD" 0 3 33, C4<11001000>;
v0x624bd360fbc0_0 .net "clk", 0 0, v0x624bd3633550_0;  1 drivers
v0x624bd35cf820_0 .net "cycle_start", 0 0, v0x624bd3633280_0;  alias, 1 drivers
v0x624bd35cf8f0_0 .var "fired_this_cycle", 0 0;
v0x624bd360bdf0_0 .net "global_phase", 7 0, v0x624bd3633340_0;  alias, 1 drivers
v0x624bd360be90_0 .var "has_fired", 0 0;
v0x624bd36061f0_0 .net "input_current", 7 0, v0x624bd3633610_0;  1 drivers
v0x624bd3606290_0 .var "phase_lock", 7 0;
v0x624bd362dd70_0 .net "rst_n", 0 0, v0x624bd3633e90_0;  1 drivers
v0x624bd362de30_0 .var "spike_out", 0 0;
v0x624bd362def0_0 .var "v_mem", 7 0;
v0x624bd362dfd0_0 .var "v_next", 8 0;
E_0x624bd35fe2f0/0 .event negedge, v0x624bd362dd70_0;
E_0x624bd35fe2f0/1 .event posedge, v0x624bd360fbc0_0;
E_0x624bd35fe2f0 .event/or E_0x624bd35fe2f0/0, E_0x624bd35fe2f0/1;
S_0x624bd362e1b0 .scope module, "l2" "predictive_phase" 2 67, 4 50 0, S_0x624bd35d5110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cycle_start";
    .port_info 3 /INPUT 8 "actual_phase";
    .port_info 4 /INPUT 1 "fired_actual";
    .port_info 5 /INPUT 8 "pred_phase_in";
    .port_info 6 /INPUT 1 "pred_valid";
    .port_info 7 /OUTPUT 8 "error_mag";
    .port_info 8 /OUTPUT 1 "error_sign";
    .port_info 9 /OUTPUT 1 "error_valid";
    .port_info 10 /OUTPUT 8 "pred_phase_out";
    .port_info 11 /OUTPUT 8 "weight";
P_0x624bd362e360 .param/l "ETA_LTD" 0 4 53, C4<00000011>;
P_0x624bd362e3a0 .param/l "ETA_LTP" 0 4 52, C4<00000100>;
P_0x624bd362e3e0 .param/l "PRED_GAIN" 0 4 55, C4<00000001>;
P_0x624bd362e420 .param/l "WINDOW" 0 4 54, C4<00011110>;
P_0x624bd362e460 .param/l "W_INIT" 0 4 51, C4<10000000>;
L_0x76831e7420a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x624bd35cf6c0 .functor XNOR 1, L_0x624bd3634720, L_0x76831e7420a8, C4<0>, C4<0>;
L_0x624bd360bc90 .functor AND 1, L_0x624bd35cf6c0, L_0x624bd3634880, C4<1>, C4<1>;
L_0x76831e742498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x624bd3635b90 .functor AND 1, v0x624bd35cf8f0_0, L_0x76831e742498, C4<1>, C4<1>;
L_0x624bd3635c00 .functor AND 1, L_0x624bd3635b90, L_0x624bd3634a60, C4<1>, C4<1>;
L_0x624bd3635cf0 .functor AND 1, v0x624bd35cf8f0_0, L_0x76831e742498, C4<1>, C4<1>;
L_0x624bd3635df0 .functor AND 1, L_0x624bd3635cf0, L_0x624bd3634a60, C4<1>, C4<1>;
v0x624bd36308d0_0 .net *"_ivl_10", 0 0, L_0x624bd3634480;  1 drivers
v0x624bd36309b0_0 .net *"_ivl_15", 0 0, L_0x624bd3634720;  1 drivers
v0x624bd3630a90_0 .net/2u *"_ivl_16", 0 0, L_0x76831e7420a8;  1 drivers
v0x624bd3630b50_0 .net *"_ivl_18", 0 0, L_0x624bd35cf6c0;  1 drivers
L_0x76831e742018 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x624bd3630c10_0 .net/2u *"_ivl_2", 7 0, L_0x76831e742018;  1 drivers
L_0x76831e7420f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x624bd3630cf0_0 .net/2u *"_ivl_20", 7 0, L_0x76831e7420f0;  1 drivers
v0x624bd3630dd0_0 .net *"_ivl_22", 0 0, L_0x624bd3634880;  1 drivers
L_0x76831e742138 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0x624bd3630e90_0 .net/2u *"_ivl_26", 7 0, L_0x76831e742138;  1 drivers
v0x624bd3630f70_0 .net *"_ivl_35", 0 0, L_0x624bd3635b90;  1 drivers
v0x624bd3631030_0 .net *"_ivl_39", 0 0, L_0x624bd3635cf0;  1 drivers
v0x624bd36310f0_0 .net *"_ivl_4", 7 0, L_0x624bd36341d0;  1 drivers
v0x624bd36311d0_0 .net *"_ivl_43", 5 0, L_0x624bd3635ef0;  1 drivers
v0x624bd36312b0_0 .net *"_ivl_44", 7 0, L_0x624bd3635f90;  1 drivers
L_0x76831e742330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x624bd3631390_0 .net *"_ivl_47", 1 0, L_0x76831e742330;  1 drivers
L_0x76831e742378 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x624bd3631470_0 .net/2u *"_ivl_48", 7 0, L_0x76831e742378;  1 drivers
v0x624bd3631550_0 .net *"_ivl_50", 0 0, L_0x624bd3636140;  1 drivers
v0x624bd3631610_0 .net *"_ivl_53", 5 0, L_0x624bd3636280;  1 drivers
v0x624bd36316f0_0 .net *"_ivl_54", 7 0, L_0x624bd3636430;  1 drivers
L_0x76831e7423c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x624bd36317d0_0 .net *"_ivl_57", 1 0, L_0x76831e7423c0;  1 drivers
L_0x76831e742408 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x624bd36318b0_0 .net/2u *"_ivl_58", 7 0, L_0x76831e742408;  1 drivers
L_0x76831e742060 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x624bd3631990_0 .net/2u *"_ivl_6", 7 0, L_0x76831e742060;  1 drivers
v0x624bd3631a70_0 .net "act_fast", 0 0, L_0x624bd360bc90;  1 drivers
v0x624bd3631b30_0 .net "actual_phase", 7 0, v0x624bd3606290_0;  alias, 1 drivers
v0x624bd3631bf0_0 .net "adapt_step", 7 0, L_0x624bd3636520;  1 drivers
v0x624bd3631cb0_0 .net "clk", 0 0, v0x624bd3633550_0;  alias, 1 drivers
v0x624bd3631d50_0 .net "cycle_start", 0 0, v0x624bd3633280_0;  alias, 1 drivers
v0x624bd3631e40_0 .net "err_abs", 7 0, L_0x624bd36345a0;  1 drivers
v0x624bd3631f20_0 .var "error_mag", 7 0;
v0x624bd3632000_0 .var "error_sign", 0 0;
v0x624bd36320c0_0 .var "error_valid", 0 0;
v0x624bd3632180_0 .net "fired_actual", 0 0, v0x624bd35cf8f0_0;  alias, 1 drivers
v0x624bd3632220_0 .net "inv_err", 7 0, L_0x624bd3634340;  1 drivers
v0x624bd36322e0_0 .net "ltd_ev", 0 0, v0x624bd362ff50_0;  1 drivers
v0x624bd3632590_0 .net "ltp_ev", 0 0, v0x624bd3630010_0;  1 drivers
v0x624bd3632630_0 .var "my_pred", 7 0;
v0x624bd36326d0_0 .net "pred_err_valid", 0 0, L_0x624bd3634a60;  1 drivers
v0x624bd3632790_0 .var "pred_next", 8 0;
L_0x76831e742450 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v0x624bd3632870_0 .net "pred_phase_in", 7 0, L_0x76831e742450;  1 drivers
v0x624bd3632950_0 .var "pred_phase_out", 7 0;
v0x624bd3632a30_0 .net "pred_valid", 0 0, L_0x76831e742498;  1 drivers
v0x624bd3632af0_0 .net "raw_err", 7 0, L_0x624bd3634100;  1 drivers
v0x624bd3632bd0_0 .net "rst_n", 0 0, v0x624bd3633e90_0;  alias, 1 drivers
v0x624bd3632cc0_0 .net "weight", 7 0, v0x624bd3630650_0;  alias, 1 drivers
L_0x624bd3634100 .arith/sub 8, v0x624bd3606290_0, v0x624bd3632630_0;
L_0x624bd36341d0 .arith/sub 8, L_0x76831e742018, L_0x624bd3634100;
L_0x624bd3634340 .arith/sum 8, L_0x624bd36341d0, L_0x76831e742060;
L_0x624bd3634480 .cmp/ge 8, L_0x624bd3634340, L_0x624bd3634100;
L_0x624bd36345a0 .functor MUXZ 8, L_0x624bd3634340, L_0x624bd3634100, L_0x624bd3634480, C4<>;
L_0x624bd3634720 .part L_0x624bd3634100, 7, 1;
L_0x624bd3634880 .cmp/ne 8, L_0x624bd3634100, L_0x76831e7420f0;
L_0x624bd3634a60 .cmp/gt 8, L_0x624bd36345a0, L_0x76831e742138;
L_0x624bd3635900 .functor MUXZ 8, v0x624bd3632630_0, v0x624bd3606290_0, L_0x624bd360bc90, C4<>;
L_0x624bd3635a90 .functor MUXZ 8, v0x624bd3606290_0, v0x624bd3632630_0, L_0x624bd360bc90, C4<>;
L_0x624bd3635ef0 .part L_0x624bd36345a0, 2, 6;
L_0x624bd3635f90 .concat [ 6 2 0 0], L_0x624bd3635ef0, L_0x76831e742330;
L_0x624bd3636140 .cmp/gt 8, L_0x624bd3635f90, L_0x76831e742378;
L_0x624bd3636280 .part L_0x624bd36345a0, 2, 6;
L_0x624bd3636430 .concat [ 6 2 0 0], L_0x624bd3636280, L_0x76831e7423c0;
L_0x624bd3636520 .functor MUXZ 8, L_0x76831e742408, L_0x624bd3636430, L_0x624bd3636140, C4<>;
S_0x624bd362e7f0 .scope module, "syn" "phase_stdp" 4 109, 5 46 0, S_0x624bd362e1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cycle_start";
    .port_info 3 /INPUT 8 "phase_pre";
    .port_info 4 /INPUT 8 "phase_post";
    .port_info 5 /INPUT 1 "fired_pre";
    .port_info 6 /INPUT 1 "fired_post";
    .port_info 7 /OUTPUT 8 "weight";
    .port_info 8 /OUTPUT 1 "ltp_event";
    .port_info 9 /OUTPUT 1 "ltd_event";
P_0x624bd362e9f0 .param/l "ETA_LTD" 0 5 51, C4<00000011>;
P_0x624bd362ea30 .param/l "ETA_LTP" 0 5 50, C4<00000100>;
P_0x624bd362ea70 .param/l "WINDOW" 0 5 52, C4<00011110>;
P_0x624bd362eab0 .param/l "W_INIT" 0 5 47, C4<10000000>;
P_0x624bd362eaf0 .param/l "W_MAX" 0 5 48, C4<11111111>;
P_0x624bd362eb30 .param/l "W_MIN" 0 5 49, C4<00000001>;
L_0x76831e742210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x624bd3606090 .functor XNOR 1, L_0x624bd3635210, L_0x76831e742210, C4<0>, C4<0>;
L_0x624bd35e3530 .functor AND 1, L_0x624bd3606090, L_0x624bd36353d0, C4<1>, C4<1>;
L_0x76831e7422a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x624bd3610a30 .functor XNOR 1, L_0x624bd3635510, L_0x76831e7422a0, C4<0>, C4<0>;
L_0x624bd36357c0 .functor AND 1, L_0x624bd3610a30, L_0x624bd36356d0, C4<1>, C4<1>;
v0x624bd362ef20_0 .net *"_ivl_10", 0 0, L_0x624bd3634f70;  1 drivers
v0x624bd362f000_0 .net *"_ivl_15", 0 0, L_0x624bd3635210;  1 drivers
v0x624bd362f0e0_0 .net/2u *"_ivl_16", 0 0, L_0x76831e742210;  1 drivers
v0x624bd362f1a0_0 .net *"_ivl_18", 0 0, L_0x624bd3606090;  1 drivers
L_0x76831e742180 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x624bd362f260_0 .net/2u *"_ivl_2", 7 0, L_0x76831e742180;  1 drivers
L_0x76831e742258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x624bd362f390_0 .net/2u *"_ivl_20", 7 0, L_0x76831e742258;  1 drivers
v0x624bd362f470_0 .net *"_ivl_22", 0 0, L_0x624bd36353d0;  1 drivers
v0x624bd362f530_0 .net *"_ivl_27", 0 0, L_0x624bd3635510;  1 drivers
v0x624bd362f610_0 .net/2u *"_ivl_28", 0 0, L_0x76831e7422a0;  1 drivers
v0x624bd362f6f0_0 .net *"_ivl_30", 0 0, L_0x624bd3610a30;  1 drivers
L_0x76831e7422e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x624bd362f7b0_0 .net/2u *"_ivl_32", 7 0, L_0x76831e7422e8;  1 drivers
v0x624bd362f890_0 .net *"_ivl_34", 0 0, L_0x624bd36356d0;  1 drivers
v0x624bd362f950_0 .net *"_ivl_4", 7 0, L_0x624bd3634cc0;  1 drivers
L_0x76831e7421c8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x624bd362fa30_0 .net/2u *"_ivl_6", 7 0, L_0x76831e7421c8;  1 drivers
v0x624bd362fb10_0 .net "clk", 0 0, v0x624bd3633550_0;  alias, 1 drivers
v0x624bd362fbb0_0 .net "cycle_start", 0 0, v0x624bd3633280_0;  alias, 1 drivers
v0x624bd362fc50_0 .net "diff_abs", 7 0, L_0x624bd3635090;  1 drivers
v0x624bd362fcf0_0 .net "fired_post", 0 0, L_0x624bd3635df0;  1 drivers
v0x624bd362fdb0_0 .net "fired_pre", 0 0, L_0x624bd3635c00;  1 drivers
v0x624bd362fe70_0 .net "inv_diff", 7 0, L_0x624bd3634e30;  1 drivers
v0x624bd362ff50_0 .var "ltd_event", 0 0;
v0x624bd3630010_0 .var "ltp_event", 0 0;
v0x624bd36300d0_0 .net "phase_post", 7 0, L_0x624bd3635a90;  1 drivers
v0x624bd36301b0_0 .net "phase_pre", 7 0, L_0x624bd3635900;  1 drivers
v0x624bd3630290_0 .net "post_first", 0 0, L_0x624bd36357c0;  1 drivers
v0x624bd3630350_0 .net "pre_first", 0 0, L_0x624bd35e3530;  1 drivers
v0x624bd3630410_0 .net "raw_diff", 7 0, L_0x624bd3634bf0;  1 drivers
v0x624bd36304f0_0 .net "rst_n", 0 0, v0x624bd3633e90_0;  alias, 1 drivers
v0x624bd3630590_0 .var "w_next", 8 0;
v0x624bd3630650_0 .var "weight", 7 0;
L_0x624bd3634bf0 .arith/sub 8, L_0x624bd3635900, L_0x624bd3635a90;
L_0x624bd3634cc0 .arith/sub 8, L_0x76831e742180, L_0x624bd3634bf0;
L_0x624bd3634e30 .arith/sum 8, L_0x624bd3634cc0, L_0x76831e7421c8;
L_0x624bd3634f70 .cmp/ge 8, L_0x624bd3634e30, L_0x624bd3634bf0;
L_0x624bd3635090 .functor MUXZ 8, L_0x624bd3634e30, L_0x624bd3634bf0, L_0x624bd3634f70, C4<>;
L_0x624bd3635210 .part L_0x624bd3634bf0, 7, 1;
L_0x624bd36353d0 .cmp/ne 8, L_0x624bd3634bf0, L_0x76831e742258;
L_0x624bd3635510 .part L_0x624bd3634bf0, 7, 1;
L_0x624bd36356d0 .cmp/ne 8, L_0x624bd3634bf0, L_0x76831e7422e8;
S_0x624bd3632ee0 .scope module, "osc" "gamma_oscillator" 2 35, 6 23 0, S_0x624bd35d5110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 8 "phase_out";
    .port_info 3 /OUTPUT 1 "cycle_start";
P_0x624bd36330f0 .param/l "CYCLE_LEN" 0 6 24, C4<100000000>;
v0x624bd36331c0_0 .net "clk", 0 0, v0x624bd3633550_0;  alias, 1 drivers
v0x624bd3633280_0 .var "cycle_start", 0 0;
v0x624bd3633340_0 .var "phase_out", 7 0;
v0x624bd3633440_0 .net "rst_n", 0 0, v0x624bd3633e90_0;  alias, 1 drivers
    .scope S_0x624bd3632ee0;
T_0 ;
    %wait E_0x624bd35fe2f0;
    %load/vec4 v0x624bd3633440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x624bd3633340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x624bd3633280_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x624bd3633340_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x624bd3633340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x624bd3633280_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x624bd3633340_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x624bd3633340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x624bd3633280_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x624bd35f5c10;
T_1 ;
    %wait E_0x624bd35fe2f0;
    %load/vec4 v0x624bd362dd70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x624bd362def0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x624bd362de30_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x624bd3606290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x624bd35cf8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x624bd360be90_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x624bd362dfd0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x624bd362de30_0, 0;
    %load/vec4 v0x624bd35cf820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x624bd362def0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x624bd360be90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x624bd35cf8f0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x624bd360be90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x624bd362def0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x624bd36061f0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x624bd362dfd0_0, 0, 9;
    %load/vec4 v0x624bd362dfd0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_1.6, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %load/vec4 v0x624bd362dfd0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %assign/vec4 v0x624bd362def0_0, 0;
    %load/vec4 v0x624bd362dfd0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %load/vec4 v0x624bd362dfd0_0;
    %parti/s 8, 0, 2;
    %cmpi/u 200, 0, 8;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %jmp/0xz  T_1.8, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x624bd362de30_0, 0;
    %load/vec4 v0x624bd360bdf0_0;
    %assign/vec4 v0x624bd3606290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x624bd35cf8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x624bd360be90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x624bd362def0_0, 0;
T_1.8 ;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x624bd362e7f0;
T_2 ;
    %wait E_0x624bd35fe2f0;
    %load/vec4 v0x624bd36304f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x624bd3630650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x624bd3630010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x624bd362ff50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x624bd362fbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x624bd3630010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x624bd362ff50_0, 0;
    %load/vec4 v0x624bd362fdb0_0;
    %load/vec4 v0x624bd362fcf0_0;
    %and;
    %load/vec4 v0x624bd362fc50_0;
    %cmpi/u 30, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x624bd3630350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x624bd3630650_0;
    %concat/vec4; draw_concat_vec4
    %addi 4, 0, 9;
    %store/vec4 v0x624bd3630590_0, 0, 9;
    %load/vec4 v0x624bd3630590_0;
    %cmpi/u 255, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %load/vec4 v0x624bd3630590_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %assign/vec4 v0x624bd3630650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x624bd3630010_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x624bd3630290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v0x624bd3630650_0;
    %cmpi/u 4, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.12, 5;
    %load/vec4 v0x624bd3630650_0;
    %subi 3, 0, 8;
    %assign/vec4 v0x624bd3630650_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x624bd3630650_0, 0;
T_2.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x624bd362ff50_0, 0;
T_2.10 ;
T_2.7 ;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x624bd362e1b0;
T_3 ;
    %wait E_0x624bd35fe2f0;
    %load/vec4 v0x624bd3632bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x624bd3632630_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x624bd3632950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x624bd3631f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x624bd3632000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x624bd36320c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x624bd3631d50_0;
    %load/vec4 v0x624bd3632180_0;
    %and;
    %load/vec4 v0x624bd3632a30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x624bd3631e40_0;
    %assign/vec4 v0x624bd3631f20_0, 0;
    %load/vec4 v0x624bd3631a70_0;
    %inv;
    %assign/vec4 v0x624bd3632000_0, 0;
    %pushi/vec4 2, 0, 8;
    %load/vec4 v0x624bd3631e40_0;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v0x624bd36320c0_0, 0;
    %load/vec4 v0x624bd3631e40_0;
    %cmpi/u 2, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.4, 5;
    %load/vec4 v0x624bd3631a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x624bd3631bf0_0;
    %load/vec4 v0x624bd3632630_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.8, 5;
    %load/vec4 v0x624bd3632630_0;
    %load/vec4 v0x624bd3631bf0_0;
    %sub;
    %assign/vec4 v0x624bd3632630_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x624bd3632630_0, 0;
T_3.9 ;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x624bd3632630_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x624bd3631bf0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x624bd3632790_0, 0, 9;
    %load/vec4 v0x624bd3632790_0;
    %cmpi/u 255, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %load/vec4 v0x624bd3632790_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %assign/vec4 v0x624bd3632630_0, 0;
T_3.7 ;
T_3.4 ;
    %load/vec4 v0x624bd3632630_0;
    %assign/vec4 v0x624bd3632950_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x624bd3631d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x624bd36320c0_0, 0;
T_3.12 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x624bd35d5110;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x624bd3633550_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x624bd35d5110;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v0x624bd3633550_0;
    %inv;
    %store/vec4 v0x624bd3633550_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x624bd35d5110;
T_6 ;
    %wait E_0x624bd35fd940;
    %load/vec4 v0x624bd36337a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x624bd36336d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x624bd36336d0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x624bd36337a0_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x624bd36336d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x624bd3633990_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.4, 8;
    %pushi/vec4 1936486263, 0, 32; draw_string_vec4
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %pushi/vec4 1717662580, 0, 32; draw_string_vec4
    %jmp/0 T_6.5, 8;
 ; End of false expr.
    %blend;
T_6.5;
    %vpi_call 2 88 "$display", "  [Cycle%3d] cur=%3d actual_ph=%3d pred_ph=%3d err=%3d(%s) W=%3d", v0x624bd36336d0_0, v0x624bd3633610_0, v0x624bd3633d00_0, v0x624bd3633df0_0, v0x624bd36338d0_0, S<0,vec4,u32>, v0x624bd3634060_0 {1 0 0};
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x624bd35d5110;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x624bd3633e90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x624bd36336d0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x624bd3633610_0, 0, 8;
    %pushi/vec4 3, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x624bd35fd940;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x624bd3633e90_0, 0, 1;
    %vpi_call 2 103 "$display", "=== [Phase A] cur=50 \353\260\230\353\263\265 \355\225\231\354\212\265 (phase\342\211\2104) ===" {0 0 0};
    %vpi_call 2 104 "$display", "    \352\270\260\353\214\200: pred_phase 4\353\241\234 \354\210\230\353\240\264, error \352\260\220\354\206\214" {0 0 0};
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x624bd3633610_0, 0, 8;
    %pushi/vec4 8192, 0, 32;
T_7.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.3, 5;
    %jmp/1 T_7.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x624bd35fd940;
    %jmp T_7.2;
T_7.3 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 112 "$display", "\012=== [Phase B] cur=50\342\206\22220 \353\263\200\352\262\275 (phase\342\211\21010) ===" {0 0 0};
    %vpi_call 2 113 "$display", "    \352\270\260\353\214\200: error \352\270\211\354\246\235(\353\263\200\355\231\224 \352\260\220\354\247\200) \355\233\204 \352\260\220\354\206\214(\354\236\254\355\225\231\354\212\265)" {0 0 0};
    %pushi/vec4 20, 0, 8;
    %store/vec4 v0x624bd3633610_0, 0, 8;
    %pushi/vec4 8192, 0, 32;
T_7.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.5, 5;
    %jmp/1 T_7.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x624bd35fd940;
    %jmp T_7.4;
T_7.5 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 121 "$display", "\012=== [Phase C] cur=50 \353\263\265\354\233\220 ===" {0 0 0};
    %vpi_call 2 122 "$display", "    \352\270\260\353\214\200: \353\271\240\353\245\270 \354\236\254\354\210\230\353\240\264(\354\235\264\354\240\204 \355\225\231\354\212\265 \355\231\234\354\232\251)" {0 0 0};
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x624bd3633610_0, 0, 8;
    %pushi/vec4 8192, 0, 32;
T_7.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.7, 5;
    %jmp/1 T_7.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x624bd35fd940;
    %jmp T_7.6;
T_7.7 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 126 "$display", "\012=== DONE ===" {0 0 0};
    %vpi_call 2 127 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tb_predictive_phase.v";
    "phase_neuron.v";
    "predictive_phase.v";
    "phase_stdp.v";
    "gamma_oscillator.v";
