
NUCLEO-G474RET6-Inverter_Pinout.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009708  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000280  080098e8  080098e8  000198e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009b68  08009b68  00020124  2**0
                  CONTENTS
  4 .ARM          00000008  08009b68  08009b68  00019b68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009b70  08009b70  00020124  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009b70  08009b70  00019b70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009b74  08009b74  00019b74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000124  20000000  08009b78  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000514  20000124  08009c9c  00020124  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000638  08009c9c  00020638  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020124  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020154  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001aa63  00000000  00000000  00020197  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003692  00000000  00000000  0003abfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015f8  00000000  00000000  0003e290  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010fc  00000000  00000000  0003f888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a326  00000000  00000000  00040984  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b401  00000000  00000000  0006acaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001145cc  00000000  00000000  000860ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000068e0  00000000  00000000  0019a678  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  001a0f58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000124 	.word	0x20000124
 80001fc:	00000000 	.word	0x00000000
 8000200:	080098d0 	.word	0x080098d0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000128 	.word	0x20000128
 800021c:	080098d0 	.word	0x080098d0

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr

08000234 <strlen>:
 8000234:	4603      	mov	r3, r0
 8000236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023a:	2a00      	cmp	r2, #0
 800023c:	d1fb      	bne.n	8000236 <strlen+0x2>
 800023e:	1a18      	subs	r0, r3, r0
 8000240:	3801      	subs	r0, #1
 8000242:	4770      	bx	lr
	...

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b970 	b.w	80005e8 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	460d      	mov	r5, r1
 8000328:	4604      	mov	r4, r0
 800032a:	460f      	mov	r7, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4694      	mov	ip, r2
 8000334:	d965      	bls.n	8000402 <__udivmoddi4+0xe2>
 8000336:	fab2 f382 	clz	r3, r2
 800033a:	b143      	cbz	r3, 800034e <__udivmoddi4+0x2e>
 800033c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000340:	f1c3 0220 	rsb	r2, r3, #32
 8000344:	409f      	lsls	r7, r3
 8000346:	fa20 f202 	lsr.w	r2, r0, r2
 800034a:	4317      	orrs	r7, r2
 800034c:	409c      	lsls	r4, r3
 800034e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000352:	fa1f f58c 	uxth.w	r5, ip
 8000356:	fbb7 f1fe 	udiv	r1, r7, lr
 800035a:	0c22      	lsrs	r2, r4, #16
 800035c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000360:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000364:	fb01 f005 	mul.w	r0, r1, r5
 8000368:	4290      	cmp	r0, r2
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x62>
 800036c:	eb1c 0202 	adds.w	r2, ip, r2
 8000370:	f101 37ff 	add.w	r7, r1, #4294967295
 8000374:	f080 811c 	bcs.w	80005b0 <__udivmoddi4+0x290>
 8000378:	4290      	cmp	r0, r2
 800037a:	f240 8119 	bls.w	80005b0 <__udivmoddi4+0x290>
 800037e:	3902      	subs	r1, #2
 8000380:	4462      	add	r2, ip
 8000382:	1a12      	subs	r2, r2, r0
 8000384:	b2a4      	uxth	r4, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000392:	fb00 f505 	mul.w	r5, r0, r5
 8000396:	42a5      	cmp	r5, r4
 8000398:	d90a      	bls.n	80003b0 <__udivmoddi4+0x90>
 800039a:	eb1c 0404 	adds.w	r4, ip, r4
 800039e:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a2:	f080 8107 	bcs.w	80005b4 <__udivmoddi4+0x294>
 80003a6:	42a5      	cmp	r5, r4
 80003a8:	f240 8104 	bls.w	80005b4 <__udivmoddi4+0x294>
 80003ac:	4464      	add	r4, ip
 80003ae:	3802      	subs	r0, #2
 80003b0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b4:	1b64      	subs	r4, r4, r5
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11e      	cbz	r6, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40dc      	lsrs	r4, r3
 80003bc:	2300      	movs	r3, #0
 80003be:	e9c6 4300 	strd	r4, r3, [r6]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0xbc>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80ed 	beq.w	80005aa <__udivmoddi4+0x28a>
 80003d0:	2100      	movs	r1, #0
 80003d2:	e9c6 0500 	strd	r0, r5, [r6]
 80003d6:	4608      	mov	r0, r1
 80003d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003dc:	fab3 f183 	clz	r1, r3
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d149      	bne.n	8000478 <__udivmoddi4+0x158>
 80003e4:	42ab      	cmp	r3, r5
 80003e6:	d302      	bcc.n	80003ee <__udivmoddi4+0xce>
 80003e8:	4282      	cmp	r2, r0
 80003ea:	f200 80f8 	bhi.w	80005de <__udivmoddi4+0x2be>
 80003ee:	1a84      	subs	r4, r0, r2
 80003f0:	eb65 0203 	sbc.w	r2, r5, r3
 80003f4:	2001      	movs	r0, #1
 80003f6:	4617      	mov	r7, r2
 80003f8:	2e00      	cmp	r6, #0
 80003fa:	d0e2      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	e9c6 4700 	strd	r4, r7, [r6]
 8000400:	e7df      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000402:	b902      	cbnz	r2, 8000406 <__udivmoddi4+0xe6>
 8000404:	deff      	udf	#255	; 0xff
 8000406:	fab2 f382 	clz	r3, r2
 800040a:	2b00      	cmp	r3, #0
 800040c:	f040 8090 	bne.w	8000530 <__udivmoddi4+0x210>
 8000410:	1a8a      	subs	r2, r1, r2
 8000412:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000416:	fa1f fe8c 	uxth.w	lr, ip
 800041a:	2101      	movs	r1, #1
 800041c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000420:	fb07 2015 	mls	r0, r7, r5, r2
 8000424:	0c22      	lsrs	r2, r4, #16
 8000426:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800042a:	fb0e f005 	mul.w	r0, lr, r5
 800042e:	4290      	cmp	r0, r2
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x124>
 8000432:	eb1c 0202 	adds.w	r2, ip, r2
 8000436:	f105 38ff 	add.w	r8, r5, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4290      	cmp	r0, r2
 800043e:	f200 80cb 	bhi.w	80005d8 <__udivmoddi4+0x2b8>
 8000442:	4645      	mov	r5, r8
 8000444:	1a12      	subs	r2, r2, r0
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb2 f0f7 	udiv	r0, r2, r7
 800044c:	fb07 2210 	mls	r2, r7, r0, r2
 8000450:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000454:	fb0e fe00 	mul.w	lr, lr, r0
 8000458:	45a6      	cmp	lr, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x14e>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f100 32ff 	add.w	r2, r0, #4294967295
 8000464:	d202      	bcs.n	800046c <__udivmoddi4+0x14c>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f200 80bb 	bhi.w	80005e2 <__udivmoddi4+0x2c2>
 800046c:	4610      	mov	r0, r2
 800046e:	eba4 040e 	sub.w	r4, r4, lr
 8000472:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000476:	e79f      	b.n	80003b8 <__udivmoddi4+0x98>
 8000478:	f1c1 0720 	rsb	r7, r1, #32
 800047c:	408b      	lsls	r3, r1
 800047e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000482:	ea4c 0c03 	orr.w	ip, ip, r3
 8000486:	fa05 f401 	lsl.w	r4, r5, r1
 800048a:	fa20 f307 	lsr.w	r3, r0, r7
 800048e:	40fd      	lsrs	r5, r7
 8000490:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000494:	4323      	orrs	r3, r4
 8000496:	fbb5 f8f9 	udiv	r8, r5, r9
 800049a:	fa1f fe8c 	uxth.w	lr, ip
 800049e:	fb09 5518 	mls	r5, r9, r8, r5
 80004a2:	0c1c      	lsrs	r4, r3, #16
 80004a4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80004a8:	fb08 f50e 	mul.w	r5, r8, lr
 80004ac:	42a5      	cmp	r5, r4
 80004ae:	fa02 f201 	lsl.w	r2, r2, r1
 80004b2:	fa00 f001 	lsl.w	r0, r0, r1
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f108 3aff 	add.w	sl, r8, #4294967295
 80004c0:	f080 8088 	bcs.w	80005d4 <__udivmoddi4+0x2b4>
 80004c4:	42a5      	cmp	r5, r4
 80004c6:	f240 8085 	bls.w	80005d4 <__udivmoddi4+0x2b4>
 80004ca:	f1a8 0802 	sub.w	r8, r8, #2
 80004ce:	4464      	add	r4, ip
 80004d0:	1b64      	subs	r4, r4, r5
 80004d2:	b29d      	uxth	r5, r3
 80004d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004d8:	fb09 4413 	mls	r4, r9, r3, r4
 80004dc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004e0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004e4:	45a6      	cmp	lr, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ec:	f103 35ff 	add.w	r5, r3, #4294967295
 80004f0:	d26c      	bcs.n	80005cc <__udivmoddi4+0x2ac>
 80004f2:	45a6      	cmp	lr, r4
 80004f4:	d96a      	bls.n	80005cc <__udivmoddi4+0x2ac>
 80004f6:	3b02      	subs	r3, #2
 80004f8:	4464      	add	r4, ip
 80004fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004fe:	fba3 9502 	umull	r9, r5, r3, r2
 8000502:	eba4 040e 	sub.w	r4, r4, lr
 8000506:	42ac      	cmp	r4, r5
 8000508:	46c8      	mov	r8, r9
 800050a:	46ae      	mov	lr, r5
 800050c:	d356      	bcc.n	80005bc <__udivmoddi4+0x29c>
 800050e:	d053      	beq.n	80005b8 <__udivmoddi4+0x298>
 8000510:	b156      	cbz	r6, 8000528 <__udivmoddi4+0x208>
 8000512:	ebb0 0208 	subs.w	r2, r0, r8
 8000516:	eb64 040e 	sbc.w	r4, r4, lr
 800051a:	fa04 f707 	lsl.w	r7, r4, r7
 800051e:	40ca      	lsrs	r2, r1
 8000520:	40cc      	lsrs	r4, r1
 8000522:	4317      	orrs	r7, r2
 8000524:	e9c6 7400 	strd	r7, r4, [r6]
 8000528:	4618      	mov	r0, r3
 800052a:	2100      	movs	r1, #0
 800052c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000530:	f1c3 0120 	rsb	r1, r3, #32
 8000534:	fa02 fc03 	lsl.w	ip, r2, r3
 8000538:	fa20 f201 	lsr.w	r2, r0, r1
 800053c:	fa25 f101 	lsr.w	r1, r5, r1
 8000540:	409d      	lsls	r5, r3
 8000542:	432a      	orrs	r2, r5
 8000544:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000548:	fa1f fe8c 	uxth.w	lr, ip
 800054c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000550:	fb07 1510 	mls	r5, r7, r0, r1
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800055a:	fb00 f50e 	mul.w	r5, r0, lr
 800055e:	428d      	cmp	r5, r1
 8000560:	fa04 f403 	lsl.w	r4, r4, r3
 8000564:	d908      	bls.n	8000578 <__udivmoddi4+0x258>
 8000566:	eb1c 0101 	adds.w	r1, ip, r1
 800056a:	f100 38ff 	add.w	r8, r0, #4294967295
 800056e:	d22f      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 8000570:	428d      	cmp	r5, r1
 8000572:	d92d      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 8000574:	3802      	subs	r0, #2
 8000576:	4461      	add	r1, ip
 8000578:	1b49      	subs	r1, r1, r5
 800057a:	b292      	uxth	r2, r2
 800057c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000580:	fb07 1115 	mls	r1, r7, r5, r1
 8000584:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000588:	fb05 f10e 	mul.w	r1, r5, lr
 800058c:	4291      	cmp	r1, r2
 800058e:	d908      	bls.n	80005a2 <__udivmoddi4+0x282>
 8000590:	eb1c 0202 	adds.w	r2, ip, r2
 8000594:	f105 38ff 	add.w	r8, r5, #4294967295
 8000598:	d216      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 800059a:	4291      	cmp	r1, r2
 800059c:	d914      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800059e:	3d02      	subs	r5, #2
 80005a0:	4462      	add	r2, ip
 80005a2:	1a52      	subs	r2, r2, r1
 80005a4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80005a8:	e738      	b.n	800041c <__udivmoddi4+0xfc>
 80005aa:	4631      	mov	r1, r6
 80005ac:	4630      	mov	r0, r6
 80005ae:	e708      	b.n	80003c2 <__udivmoddi4+0xa2>
 80005b0:	4639      	mov	r1, r7
 80005b2:	e6e6      	b.n	8000382 <__udivmoddi4+0x62>
 80005b4:	4610      	mov	r0, r2
 80005b6:	e6fb      	b.n	80003b0 <__udivmoddi4+0x90>
 80005b8:	4548      	cmp	r0, r9
 80005ba:	d2a9      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005bc:	ebb9 0802 	subs.w	r8, r9, r2
 80005c0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005c4:	3b01      	subs	r3, #1
 80005c6:	e7a3      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c8:	4645      	mov	r5, r8
 80005ca:	e7ea      	b.n	80005a2 <__udivmoddi4+0x282>
 80005cc:	462b      	mov	r3, r5
 80005ce:	e794      	b.n	80004fa <__udivmoddi4+0x1da>
 80005d0:	4640      	mov	r0, r8
 80005d2:	e7d1      	b.n	8000578 <__udivmoddi4+0x258>
 80005d4:	46d0      	mov	r8, sl
 80005d6:	e77b      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d8:	3d02      	subs	r5, #2
 80005da:	4462      	add	r2, ip
 80005dc:	e732      	b.n	8000444 <__udivmoddi4+0x124>
 80005de:	4608      	mov	r0, r1
 80005e0:	e70a      	b.n	80003f8 <__udivmoddi4+0xd8>
 80005e2:	4464      	add	r4, ip
 80005e4:	3802      	subs	r0, #2
 80005e6:	e742      	b.n	800046e <__udivmoddi4+0x14e>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b08c      	sub	sp, #48	; 0x30
 80005f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80005f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80005f6:	2200      	movs	r2, #0
 80005f8:	601a      	str	r2, [r3, #0]
 80005fa:	605a      	str	r2, [r3, #4]
 80005fc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80005fe:	1d3b      	adds	r3, r7, #4
 8000600:	2220      	movs	r2, #32
 8000602:	2100      	movs	r1, #0
 8000604:	4618      	mov	r0, r3
 8000606:	f008 f8ae 	bl	8008766 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800060a:	4b32      	ldr	r3, [pc, #200]	; (80006d4 <MX_ADC1_Init+0xe8>)
 800060c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000610:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000612:	4b30      	ldr	r3, [pc, #192]	; (80006d4 <MX_ADC1_Init+0xe8>)
 8000614:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000618:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800061a:	4b2e      	ldr	r3, [pc, #184]	; (80006d4 <MX_ADC1_Init+0xe8>)
 800061c:	2200      	movs	r2, #0
 800061e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000620:	4b2c      	ldr	r3, [pc, #176]	; (80006d4 <MX_ADC1_Init+0xe8>)
 8000622:	2200      	movs	r2, #0
 8000624:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000626:	4b2b      	ldr	r3, [pc, #172]	; (80006d4 <MX_ADC1_Init+0xe8>)
 8000628:	2200      	movs	r2, #0
 800062a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800062c:	4b29      	ldr	r3, [pc, #164]	; (80006d4 <MX_ADC1_Init+0xe8>)
 800062e:	2200      	movs	r2, #0
 8000630:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000632:	4b28      	ldr	r3, [pc, #160]	; (80006d4 <MX_ADC1_Init+0xe8>)
 8000634:	2204      	movs	r2, #4
 8000636:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000638:	4b26      	ldr	r3, [pc, #152]	; (80006d4 <MX_ADC1_Init+0xe8>)
 800063a:	2200      	movs	r2, #0
 800063c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800063e:	4b25      	ldr	r3, [pc, #148]	; (80006d4 <MX_ADC1_Init+0xe8>)
 8000640:	2200      	movs	r2, #0
 8000642:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000644:	4b23      	ldr	r3, [pc, #140]	; (80006d4 <MX_ADC1_Init+0xe8>)
 8000646:	2201      	movs	r2, #1
 8000648:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800064a:	4b22      	ldr	r3, [pc, #136]	; (80006d4 <MX_ADC1_Init+0xe8>)
 800064c:	2200      	movs	r2, #0
 800064e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000652:	4b20      	ldr	r3, [pc, #128]	; (80006d4 <MX_ADC1_Init+0xe8>)
 8000654:	2200      	movs	r2, #0
 8000656:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000658:	4b1e      	ldr	r3, [pc, #120]	; (80006d4 <MX_ADC1_Init+0xe8>)
 800065a:	2200      	movs	r2, #0
 800065c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800065e:	4b1d      	ldr	r3, [pc, #116]	; (80006d4 <MX_ADC1_Init+0xe8>)
 8000660:	2200      	movs	r2, #0
 8000662:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000666:	4b1b      	ldr	r3, [pc, #108]	; (80006d4 <MX_ADC1_Init+0xe8>)
 8000668:	2200      	movs	r2, #0
 800066a:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800066c:	4b19      	ldr	r3, [pc, #100]	; (80006d4 <MX_ADC1_Init+0xe8>)
 800066e:	2200      	movs	r2, #0
 8000670:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000674:	4817      	ldr	r0, [pc, #92]	; (80006d4 <MX_ADC1_Init+0xe8>)
 8000676:	f001 fbcd 	bl	8001e14 <HAL_ADC_Init>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	d001      	beq.n	8000684 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000680:	f000 fab6 	bl	8000bf0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000684:	2300      	movs	r3, #0
 8000686:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000688:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800068c:	4619      	mov	r1, r3
 800068e:	4811      	ldr	r0, [pc, #68]	; (80006d4 <MX_ADC1_Init+0xe8>)
 8000690:	f002 fc42 	bl	8002f18 <HAL_ADCEx_MultiModeConfigChannel>
 8000694:	4603      	mov	r3, r0
 8000696:	2b00      	cmp	r3, #0
 8000698:	d001      	beq.n	800069e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800069a:	f000 faa9 	bl	8000bf0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800069e:	4b0e      	ldr	r3, [pc, #56]	; (80006d8 <MX_ADC1_Init+0xec>)
 80006a0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006a2:	2306      	movs	r3, #6
 80006a4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80006a6:	2300      	movs	r3, #0
 80006a8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80006aa:	237f      	movs	r3, #127	; 0x7f
 80006ac:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80006ae:	2304      	movs	r3, #4
 80006b0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80006b2:	2300      	movs	r3, #0
 80006b4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006b6:	1d3b      	adds	r3, r7, #4
 80006b8:	4619      	mov	r1, r3
 80006ba:	4806      	ldr	r0, [pc, #24]	; (80006d4 <MX_ADC1_Init+0xe8>)
 80006bc:	f001 ff64 	bl	8002588 <HAL_ADC_ConfigChannel>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d001      	beq.n	80006ca <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80006c6:	f000 fa93 	bl	8000bf0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006ca:	bf00      	nop
 80006cc:	3730      	adds	r7, #48	; 0x30
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	20000140 	.word	0x20000140
 80006d8:	21800100 	.word	0x21800100

080006dc <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b088      	sub	sp, #32
 80006e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006e2:	463b      	mov	r3, r7
 80006e4:	2220      	movs	r2, #32
 80006e6:	2100      	movs	r1, #0
 80006e8:	4618      	mov	r0, r3
 80006ea:	f008 f83c 	bl	8008766 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80006ee:	4b2b      	ldr	r3, [pc, #172]	; (800079c <MX_ADC2_Init+0xc0>)
 80006f0:	4a2b      	ldr	r2, [pc, #172]	; (80007a0 <MX_ADC2_Init+0xc4>)
 80006f2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80006f4:	4b29      	ldr	r3, [pc, #164]	; (800079c <MX_ADC2_Init+0xc0>)
 80006f6:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80006fa:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80006fc:	4b27      	ldr	r3, [pc, #156]	; (800079c <MX_ADC2_Init+0xc0>)
 80006fe:	2200      	movs	r2, #0
 8000700:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000702:	4b26      	ldr	r3, [pc, #152]	; (800079c <MX_ADC2_Init+0xc0>)
 8000704:	2200      	movs	r2, #0
 8000706:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000708:	4b24      	ldr	r3, [pc, #144]	; (800079c <MX_ADC2_Init+0xc0>)
 800070a:	2200      	movs	r2, #0
 800070c:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800070e:	4b23      	ldr	r3, [pc, #140]	; (800079c <MX_ADC2_Init+0xc0>)
 8000710:	2200      	movs	r2, #0
 8000712:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000714:	4b21      	ldr	r3, [pc, #132]	; (800079c <MX_ADC2_Init+0xc0>)
 8000716:	2204      	movs	r2, #4
 8000718:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800071a:	4b20      	ldr	r3, [pc, #128]	; (800079c <MX_ADC2_Init+0xc0>)
 800071c:	2200      	movs	r2, #0
 800071e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000720:	4b1e      	ldr	r3, [pc, #120]	; (800079c <MX_ADC2_Init+0xc0>)
 8000722:	2200      	movs	r2, #0
 8000724:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8000726:	4b1d      	ldr	r3, [pc, #116]	; (800079c <MX_ADC2_Init+0xc0>)
 8000728:	2201      	movs	r2, #1
 800072a:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800072c:	4b1b      	ldr	r3, [pc, #108]	; (800079c <MX_ADC2_Init+0xc0>)
 800072e:	2200      	movs	r2, #0
 8000730:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000734:	4b19      	ldr	r3, [pc, #100]	; (800079c <MX_ADC2_Init+0xc0>)
 8000736:	2200      	movs	r2, #0
 8000738:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800073a:	4b18      	ldr	r3, [pc, #96]	; (800079c <MX_ADC2_Init+0xc0>)
 800073c:	2200      	movs	r2, #0
 800073e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000740:	4b16      	ldr	r3, [pc, #88]	; (800079c <MX_ADC2_Init+0xc0>)
 8000742:	2200      	movs	r2, #0
 8000744:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000748:	4b14      	ldr	r3, [pc, #80]	; (800079c <MX_ADC2_Init+0xc0>)
 800074a:	2200      	movs	r2, #0
 800074c:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800074e:	4b13      	ldr	r3, [pc, #76]	; (800079c <MX_ADC2_Init+0xc0>)
 8000750:	2200      	movs	r2, #0
 8000752:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000756:	4811      	ldr	r0, [pc, #68]	; (800079c <MX_ADC2_Init+0xc0>)
 8000758:	f001 fb5c 	bl	8001e14 <HAL_ADC_Init>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8000762:	f000 fa45 	bl	8000bf0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000766:	4b0f      	ldr	r3, [pc, #60]	; (80007a4 <MX_ADC2_Init+0xc8>)
 8000768:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800076a:	2306      	movs	r3, #6
 800076c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800076e:	2300      	movs	r3, #0
 8000770:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000772:	237f      	movs	r3, #127	; 0x7f
 8000774:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000776:	2304      	movs	r3, #4
 8000778:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800077a:	2300      	movs	r3, #0
 800077c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800077e:	463b      	mov	r3, r7
 8000780:	4619      	mov	r1, r3
 8000782:	4806      	ldr	r0, [pc, #24]	; (800079c <MX_ADC2_Init+0xc0>)
 8000784:	f001 ff00 	bl	8002588 <HAL_ADC_ConfigChannel>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d001      	beq.n	8000792 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 800078e:	f000 fa2f 	bl	8000bf0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000792:	bf00      	nop
 8000794:	3720      	adds	r7, #32
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	200001ac 	.word	0x200001ac
 80007a0:	50000100 	.word	0x50000100
 80007a4:	19200040 	.word	0x19200040

080007a8 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b0a4      	sub	sp, #144	; 0x90
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b0:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80007b4:	2200      	movs	r2, #0
 80007b6:	601a      	str	r2, [r3, #0]
 80007b8:	605a      	str	r2, [r3, #4]
 80007ba:	609a      	str	r2, [r3, #8]
 80007bc:	60da      	str	r2, [r3, #12]
 80007be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007c0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80007c4:	2254      	movs	r2, #84	; 0x54
 80007c6:	2100      	movs	r1, #0
 80007c8:	4618      	mov	r0, r3
 80007ca:	f007 ffcc 	bl	8008766 <memset>
  if(adcHandle->Instance==ADC1)
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80007d6:	d174      	bne.n	80008c2 <HAL_ADC_MspInit+0x11a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80007d8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80007dc:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80007de:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80007e2:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007e4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80007e8:	4618      	mov	r0, r3
 80007ea:	f003 fe15 	bl	8004418 <HAL_RCCEx_PeriphCLKConfig>
 80007ee:	4603      	mov	r3, r0
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d001      	beq.n	80007f8 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80007f4:	f000 f9fc 	bl	8000bf0 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80007f8:	4b63      	ldr	r3, [pc, #396]	; (8000988 <HAL_ADC_MspInit+0x1e0>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	3301      	adds	r3, #1
 80007fe:	4a62      	ldr	r2, [pc, #392]	; (8000988 <HAL_ADC_MspInit+0x1e0>)
 8000800:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000802:	4b61      	ldr	r3, [pc, #388]	; (8000988 <HAL_ADC_MspInit+0x1e0>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	2b01      	cmp	r3, #1
 8000808:	d10b      	bne.n	8000822 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800080a:	4b60      	ldr	r3, [pc, #384]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 800080c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800080e:	4a5f      	ldr	r2, [pc, #380]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000810:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000814:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000816:	4b5d      	ldr	r3, [pc, #372]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000818:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800081a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800081e:	627b      	str	r3, [r7, #36]	; 0x24
 8000820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000822:	4b5a      	ldr	r3, [pc, #360]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000824:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000826:	4a59      	ldr	r2, [pc, #356]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000828:	f043 0304 	orr.w	r3, r3, #4
 800082c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800082e:	4b57      	ldr	r3, [pc, #348]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000830:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000832:	f003 0304 	and.w	r3, r3, #4
 8000836:	623b      	str	r3, [r7, #32]
 8000838:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800083a:	4b54      	ldr	r3, [pc, #336]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 800083c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800083e:	4a53      	ldr	r2, [pc, #332]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000840:	f043 0301 	orr.w	r3, r3, #1
 8000844:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000846:	4b51      	ldr	r3, [pc, #324]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000848:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800084a:	f003 0301 	and.w	r3, r3, #1
 800084e:	61fb      	str	r3, [r7, #28]
 8000850:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000852:	4b4e      	ldr	r3, [pc, #312]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000854:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000856:	4a4d      	ldr	r2, [pc, #308]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000858:	f043 0302 	orr.w	r3, r3, #2
 800085c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800085e:	4b4b      	ldr	r3, [pc, #300]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000862:	f003 0302 	and.w	r3, r3, #2
 8000866:	61bb      	str	r3, [r7, #24]
 8000868:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> ADC1_IN8
    PA1     ------> ADC1_IN2
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = Bus_Imes_Pin;
 800086a:	2304      	movs	r3, #4
 800086c:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800086e:	2303      	movs	r3, #3
 8000870:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000874:	2300      	movs	r3, #0
 8000876:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(Bus_Imes_GPIO_Port, &GPIO_InitStruct);
 800087a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800087e:	4619      	mov	r1, r3
 8000880:	4843      	ldr	r0, [pc, #268]	; (8000990 <HAL_ADC_MspInit+0x1e8>)
 8000882:	f002 fdf1 	bl	8003468 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_Imes_Pin;
 8000886:	2302      	movs	r3, #2
 8000888:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800088a:	2303      	movs	r3, #3
 800088c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000890:	2300      	movs	r3, #0
 8000892:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(U_Imes_GPIO_Port, &GPIO_InitStruct);
 8000896:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800089a:	4619      	mov	r1, r3
 800089c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008a0:	f002 fde2 	bl	8003468 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80008a4:	2303      	movs	r3, #3
 80008a6:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008a8:	2303      	movs	r3, #3
 80008aa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ae:	2300      	movs	r3, #0
 80008b0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008b4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80008b8:	4619      	mov	r1, r3
 80008ba:	4836      	ldr	r0, [pc, #216]	; (8000994 <HAL_ADC_MspInit+0x1ec>)
 80008bc:	f002 fdd4 	bl	8003468 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80008c0:	e05e      	b.n	8000980 <HAL_ADC_MspInit+0x1d8>
  else if(adcHandle->Instance==ADC2)
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	4a34      	ldr	r2, [pc, #208]	; (8000998 <HAL_ADC_MspInit+0x1f0>)
 80008c8:	4293      	cmp	r3, r2
 80008ca:	d159      	bne.n	8000980 <HAL_ADC_MspInit+0x1d8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80008cc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80008d0:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80008d2:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80008d6:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008d8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80008dc:	4618      	mov	r0, r3
 80008de:	f003 fd9b 	bl	8004418 <HAL_RCCEx_PeriphCLKConfig>
 80008e2:	4603      	mov	r3, r0
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d001      	beq.n	80008ec <HAL_ADC_MspInit+0x144>
      Error_Handler();
 80008e8:	f000 f982 	bl	8000bf0 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80008ec:	4b26      	ldr	r3, [pc, #152]	; (8000988 <HAL_ADC_MspInit+0x1e0>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	3301      	adds	r3, #1
 80008f2:	4a25      	ldr	r2, [pc, #148]	; (8000988 <HAL_ADC_MspInit+0x1e0>)
 80008f4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80008f6:	4b24      	ldr	r3, [pc, #144]	; (8000988 <HAL_ADC_MspInit+0x1e0>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	2b01      	cmp	r3, #1
 80008fc:	d10b      	bne.n	8000916 <HAL_ADC_MspInit+0x16e>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80008fe:	4b23      	ldr	r3, [pc, #140]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000900:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000902:	4a22      	ldr	r2, [pc, #136]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000904:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000908:	64d3      	str	r3, [r2, #76]	; 0x4c
 800090a:	4b20      	ldr	r3, [pc, #128]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 800090c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800090e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000912:	617b      	str	r3, [r7, #20]
 8000914:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000916:	4b1d      	ldr	r3, [pc, #116]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000918:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800091a:	4a1c      	ldr	r2, [pc, #112]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 800091c:	f043 0304 	orr.w	r3, r3, #4
 8000920:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000922:	4b1a      	ldr	r3, [pc, #104]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000924:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000926:	f003 0304 	and.w	r3, r3, #4
 800092a:	613b      	str	r3, [r7, #16]
 800092c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800092e:	4b17      	ldr	r3, [pc, #92]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000930:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000932:	4a16      	ldr	r2, [pc, #88]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 8000934:	f043 0301 	orr.w	r3, r3, #1
 8000938:	64d3      	str	r3, [r2, #76]	; 0x4c
 800093a:	4b14      	ldr	r3, [pc, #80]	; (800098c <HAL_ADC_MspInit+0x1e4>)
 800093c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800093e:	f003 0301 	and.w	r3, r3, #1
 8000942:	60fb      	str	r3, [r7, #12]
 8000944:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = U_VPh_Pin|W_VPh_Pin|V_VPh_Pin;
 8000946:	230b      	movs	r3, #11
 8000948:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800094a:	2303      	movs	r3, #3
 800094c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000950:	2300      	movs	r3, #0
 8000952:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000956:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800095a:	4619      	mov	r1, r3
 800095c:	480c      	ldr	r0, [pc, #48]	; (8000990 <HAL_ADC_MspInit+0x1e8>)
 800095e:	f002 fd83 	bl	8003468 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Bus_V_Pin;
 8000962:	2301      	movs	r3, #1
 8000964:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000966:	2303      	movs	r3, #3
 8000968:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096c:	2300      	movs	r3, #0
 800096e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(Bus_V_GPIO_Port, &GPIO_InitStruct);
 8000972:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8000976:	4619      	mov	r1, r3
 8000978:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800097c:	f002 fd74 	bl	8003468 <HAL_GPIO_Init>
}
 8000980:	bf00      	nop
 8000982:	3790      	adds	r7, #144	; 0x90
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}
 8000988:	20000218 	.word	0x20000218
 800098c:	40021000 	.word	0x40021000
 8000990:	48000800 	.word	0x48000800
 8000994:	48000400 	.word	0x48000400
 8000998:	50000100 	.word	0x50000100

0800099c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b08a      	sub	sp, #40	; 0x28
 80009a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009a2:	f107 0314 	add.w	r3, r7, #20
 80009a6:	2200      	movs	r2, #0
 80009a8:	601a      	str	r2, [r3, #0]
 80009aa:	605a      	str	r2, [r3, #4]
 80009ac:	609a      	str	r2, [r3, #8]
 80009ae:	60da      	str	r2, [r3, #12]
 80009b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009b2:	4b3f      	ldr	r3, [pc, #252]	; (8000ab0 <MX_GPIO_Init+0x114>)
 80009b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009b6:	4a3e      	ldr	r2, [pc, #248]	; (8000ab0 <MX_GPIO_Init+0x114>)
 80009b8:	f043 0304 	orr.w	r3, r3, #4
 80009bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009be:	4b3c      	ldr	r3, [pc, #240]	; (8000ab0 <MX_GPIO_Init+0x114>)
 80009c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009c2:	f003 0304 	and.w	r3, r3, #4
 80009c6:	613b      	str	r3, [r7, #16]
 80009c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009ca:	4b39      	ldr	r3, [pc, #228]	; (8000ab0 <MX_GPIO_Init+0x114>)
 80009cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009ce:	4a38      	ldr	r2, [pc, #224]	; (8000ab0 <MX_GPIO_Init+0x114>)
 80009d0:	f043 0320 	orr.w	r3, r3, #32
 80009d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009d6:	4b36      	ldr	r3, [pc, #216]	; (8000ab0 <MX_GPIO_Init+0x114>)
 80009d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009da:	f003 0320 	and.w	r3, r3, #32
 80009de:	60fb      	str	r3, [r7, #12]
 80009e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009e2:	4b33      	ldr	r3, [pc, #204]	; (8000ab0 <MX_GPIO_Init+0x114>)
 80009e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009e6:	4a32      	ldr	r2, [pc, #200]	; (8000ab0 <MX_GPIO_Init+0x114>)
 80009e8:	f043 0301 	orr.w	r3, r3, #1
 80009ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009ee:	4b30      	ldr	r3, [pc, #192]	; (8000ab0 <MX_GPIO_Init+0x114>)
 80009f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009f2:	f003 0301 	and.w	r3, r3, #1
 80009f6:	60bb      	str	r3, [r7, #8]
 80009f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009fa:	4b2d      	ldr	r3, [pc, #180]	; (8000ab0 <MX_GPIO_Init+0x114>)
 80009fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009fe:	4a2c      	ldr	r2, [pc, #176]	; (8000ab0 <MX_GPIO_Init+0x114>)
 8000a00:	f043 0302 	orr.w	r3, r3, #2
 8000a04:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a06:	4b2a      	ldr	r3, [pc, #168]	; (8000ab0 <MX_GPIO_Init+0x114>)
 8000a08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a0a:	f003 0302 	and.w	r3, r3, #2
 8000a0e:	607b      	str	r3, [r7, #4]
 8000a10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a12:	4b27      	ldr	r3, [pc, #156]	; (8000ab0 <MX_GPIO_Init+0x114>)
 8000a14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a16:	4a26      	ldr	r2, [pc, #152]	; (8000ab0 <MX_GPIO_Init+0x114>)
 8000a18:	f043 0308 	orr.w	r3, r3, #8
 8000a1c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a1e:	4b24      	ldr	r3, [pc, #144]	; (8000ab0 <MX_GPIO_Init+0x114>)
 8000a20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a22:	f003 0308 	and.w	r3, r3, #8
 8000a26:	603b      	str	r3, [r7, #0]
 8000a28:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	2120      	movs	r1, #32
 8000a2e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a32:	f002 fe9b 	bl	800376c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRST_SafetyUC_GPIO_Port, NRST_SafetyUC_Pin, GPIO_PIN_RESET);
 8000a36:	2200      	movs	r2, #0
 8000a38:	2104      	movs	r1, #4
 8000a3a:	481e      	ldr	r0, [pc, #120]	; (8000ab4 <MX_GPIO_Init+0x118>)
 8000a3c:	f002 fe96 	bl	800376c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USR_BTN_Pin;
 8000a40:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a46:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000a4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USR_BTN_GPIO_Port, &GPIO_InitStruct);
 8000a50:	f107 0314 	add.w	r3, r7, #20
 8000a54:	4619      	mov	r1, r3
 8000a56:	4818      	ldr	r0, [pc, #96]	; (8000ab8 <MX_GPIO_Init+0x11c>)
 8000a58:	f002 fd06 	bl	8003468 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USR_LED_Pin;
 8000a5c:	2320      	movs	r3, #32
 8000a5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a60:	2301      	movs	r3, #1
 8000a62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a64:	2300      	movs	r3, #0
 8000a66:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USR_LED_GPIO_Port, &GPIO_InitStruct);
 8000a6c:	f107 0314 	add.w	r3, r7, #20
 8000a70:	4619      	mov	r1, r3
 8000a72:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a76:	f002 fcf7 	bl	8003468 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRST_SafetyUC_Pin;
 8000a7a:	2304      	movs	r3, #4
 8000a7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a7e:	2301      	movs	r3, #1
 8000a80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a82:	2300      	movs	r3, #0
 8000a84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a86:	2300      	movs	r3, #0
 8000a88:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRST_SafetyUC_GPIO_Port, &GPIO_InitStruct);
 8000a8a:	f107 0314 	add.w	r3, r7, #20
 8000a8e:	4619      	mov	r1, r3
 8000a90:	4808      	ldr	r0, [pc, #32]	; (8000ab4 <MX_GPIO_Init+0x118>)
 8000a92:	f002 fce9 	bl	8003468 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000a96:	2200      	movs	r2, #0
 8000a98:	2100      	movs	r1, #0
 8000a9a:	2028      	movs	r0, #40	; 0x28
 8000a9c:	f002 fbfc 	bl	8003298 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000aa0:	2028      	movs	r0, #40	; 0x28
 8000aa2:	f002 fc13 	bl	80032cc <HAL_NVIC_EnableIRQ>

}
 8000aa6:	bf00      	nop
 8000aa8:	3728      	adds	r7, #40	; 0x28
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	40021000 	.word	0x40021000
 8000ab4:	48000c00 	.word	0x48000c00
 8000ab8:	48000800 	.word	0x48000800

08000abc <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000ac0:	f000 ff41 	bl	8001946 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000ac4:	f000 f838 	bl	8000b38 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000ac8:	f7ff ff68 	bl	800099c <MX_GPIO_Init>
	MX_ADC2_Init();
 8000acc:	f7ff fe06 	bl	80006dc <MX_ADC2_Init>
	MX_ADC1_Init();
 8000ad0:	f7ff fd8c 	bl	80005ec <MX_ADC1_Init>
	MX_TIM1_Init();
 8000ad4:	f000 fa4c 	bl	8000f70 <MX_TIM1_Init>
	MX_TIM3_Init();
 8000ad8:	f000 fafc 	bl	80010d4 <MX_TIM3_Init>
	MX_USART2_UART_Init();
 8000adc:	f000 fc30 	bl	8001340 <MX_USART2_UART_Init>
	MX_USART3_UART_Init();
 8000ae0:	f000 fc7a 	bl	80013d8 <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */
	Shell_Init();
 8000ae4:	f000 fd6c 	bl	80015c0 <Shell_Init>
	HAL_TIM_PWM_Start (&htim1, TIM_CHANNEL_1);
 8000ae8:	2100      	movs	r1, #0
 8000aea:	4810      	ldr	r0, [pc, #64]	; (8000b2c <main+0x70>)
 8000aec:	f004 f814 	bl	8004b18 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start (&htim1, TIM_CHANNEL_1);
 8000af0:	2100      	movs	r1, #0
 8000af2:	480e      	ldr	r0, [pc, #56]	; (8000b2c <main+0x70>)
 8000af4:	f005 f994 	bl	8005e20 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start (&htim1, TIM_CHANNEL_2);
 8000af8:	2104      	movs	r1, #4
 8000afa:	480c      	ldr	r0, [pc, #48]	; (8000b2c <main+0x70>)
 8000afc:	f004 f80c 	bl	8004b18 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start (&htim1, TIM_CHANNEL_2);
 8000b00:	2104      	movs	r1, #4
 8000b02:	480a      	ldr	r0, [pc, #40]	; (8000b2c <main+0x70>)
 8000b04:	f005 f98c 	bl	8005e20 <HAL_TIMEx_PWMN_Start>
	HAL_ADC_Start(&hadc1);
 8000b08:	4809      	ldr	r0, [pc, #36]	; (8000b30 <main+0x74>)
 8000b0a:	f001 fb45 	bl	8002198 <HAL_ADC_Start>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000b0e:	f04f 31ff 	mov.w	r1, #4294967295
 8000b12:	4807      	ldr	r0, [pc, #28]	; (8000b30 <main+0x74>)
 8000b14:	f001 fc24 	bl	8002360 <HAL_ADC_PollForConversion>
		u_imes = HAL_ADC_GetValue(&hadc1);
 8000b18:	4805      	ldr	r0, [pc, #20]	; (8000b30 <main+0x74>)
 8000b1a:	f001 fd27 	bl	800256c <HAL_ADC_GetValue>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	b2da      	uxtb	r2, r3
 8000b22:	4b04      	ldr	r3, [pc, #16]	; (8000b34 <main+0x78>)
 8000b24:	701a      	strb	r2, [r3, #0]
		Shell_Loop();
 8000b26:	f000 fd8b 	bl	8001640 <Shell_Loop>
	{
 8000b2a:	e7f0      	b.n	8000b0e <main+0x52>
 8000b2c:	20000270 	.word	0x20000270
 8000b30:	20000140 	.word	0x20000140
 8000b34:	2000021c 	.word	0x2000021c

08000b38 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b094      	sub	sp, #80	; 0x50
 8000b3c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b3e:	f107 0318 	add.w	r3, r7, #24
 8000b42:	2238      	movs	r2, #56	; 0x38
 8000b44:	2100      	movs	r1, #0
 8000b46:	4618      	mov	r0, r3
 8000b48:	f007 fe0d 	bl	8008766 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b4c:	1d3b      	adds	r3, r7, #4
 8000b4e:	2200      	movs	r2, #0
 8000b50:	601a      	str	r2, [r3, #0]
 8000b52:	605a      	str	r2, [r3, #4]
 8000b54:	609a      	str	r2, [r3, #8]
 8000b56:	60da      	str	r2, [r3, #12]
 8000b58:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000b5a:	2000      	movs	r0, #0
 8000b5c:	f002 fe42 	bl	80037e4 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b60:	2301      	movs	r3, #1
 8000b62:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b64:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b68:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b6a:	2302      	movs	r3, #2
 8000b6c:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b6e:	2303      	movs	r3, #3
 8000b70:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8000b72:	2306      	movs	r3, #6
 8000b74:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 8000b76:	2355      	movs	r3, #85	; 0x55
 8000b78:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b7a:	2302      	movs	r3, #2
 8000b7c:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000b7e:	2302      	movs	r3, #2
 8000b80:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000b82:	2302      	movs	r3, #2
 8000b84:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b86:	f107 0318 	add.w	r3, r7, #24
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f002 fede 	bl	800394c <HAL_RCC_OscConfig>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d001      	beq.n	8000b9a <SystemClock_Config+0x62>
	{
		Error_Handler();
 8000b96:	f000 f82b 	bl	8000bf0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b9a:	230f      	movs	r3, #15
 8000b9c:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b9e:	2303      	movs	r3, #3
 8000ba0:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000baa:	2300      	movs	r3, #0
 8000bac:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000bae:	1d3b      	adds	r3, r7, #4
 8000bb0:	2104      	movs	r1, #4
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f003 f9e2 	bl	8003f7c <HAL_RCC_ClockConfig>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d001      	beq.n	8000bc2 <SystemClock_Config+0x8a>
	{
		Error_Handler();
 8000bbe:	f000 f817 	bl	8000bf0 <Error_Handler>
	}
}
 8000bc2:	bf00      	nop
 8000bc4:	3750      	adds	r7, #80	; 0x50
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
	...

08000bcc <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b082      	sub	sp, #8
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6) {
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	4a04      	ldr	r2, [pc, #16]	; (8000bec <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000bda:	4293      	cmp	r3, r2
 8000bdc:	d101      	bne.n	8000be2 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8000bde:	f000 fecb 	bl	8001978 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8000be2:	bf00      	nop
 8000be4:	3708      	adds	r7, #8
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	40001000 	.word	0x40001000

08000bf0 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bf4:	b672      	cpsid	i
}
 8000bf6:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000bf8:	e7fe      	b.n	8000bf8 <Error_Handler+0x8>
	...

08000bfc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c02:	4b0f      	ldr	r3, [pc, #60]	; (8000c40 <HAL_MspInit+0x44>)
 8000c04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c06:	4a0e      	ldr	r2, [pc, #56]	; (8000c40 <HAL_MspInit+0x44>)
 8000c08:	f043 0301 	orr.w	r3, r3, #1
 8000c0c:	6613      	str	r3, [r2, #96]	; 0x60
 8000c0e:	4b0c      	ldr	r3, [pc, #48]	; (8000c40 <HAL_MspInit+0x44>)
 8000c10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c12:	f003 0301 	and.w	r3, r3, #1
 8000c16:	607b      	str	r3, [r7, #4]
 8000c18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c1a:	4b09      	ldr	r3, [pc, #36]	; (8000c40 <HAL_MspInit+0x44>)
 8000c1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c1e:	4a08      	ldr	r2, [pc, #32]	; (8000c40 <HAL_MspInit+0x44>)
 8000c20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c24:	6593      	str	r3, [r2, #88]	; 0x58
 8000c26:	4b06      	ldr	r3, [pc, #24]	; (8000c40 <HAL_MspInit+0x44>)
 8000c28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c2e:	603b      	str	r3, [r7, #0]
 8000c30:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000c32:	f002 fe7b 	bl	800392c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c36:	bf00      	nop
 8000c38:	3708      	adds	r7, #8
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	40021000 	.word	0x40021000

08000c44 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b08c      	sub	sp, #48	; 0x30
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              uwPrescalerValue = 0;
 8000c50:	2300      	movs	r3, #0
 8000c52:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000c54:	4b2c      	ldr	r3, [pc, #176]	; (8000d08 <HAL_InitTick+0xc4>)
 8000c56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c58:	4a2b      	ldr	r2, [pc, #172]	; (8000d08 <HAL_InitTick+0xc4>)
 8000c5a:	f043 0310 	orr.w	r3, r3, #16
 8000c5e:	6593      	str	r3, [r2, #88]	; 0x58
 8000c60:	4b29      	ldr	r3, [pc, #164]	; (8000d08 <HAL_InitTick+0xc4>)
 8000c62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c64:	f003 0310 	and.w	r3, r3, #16
 8000c68:	60bb      	str	r3, [r7, #8]
 8000c6a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c6c:	f107 020c 	add.w	r2, r7, #12
 8000c70:	f107 0310 	add.w	r3, r7, #16
 8000c74:	4611      	mov	r1, r2
 8000c76:	4618      	mov	r0, r3
 8000c78:	f003 fb56 	bl	8004328 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000c7c:	f003 fb28 	bl	80042d0 <HAL_RCC_GetPCLK1Freq>
 8000c80:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c84:	4a21      	ldr	r2, [pc, #132]	; (8000d0c <HAL_InitTick+0xc8>)
 8000c86:	fba2 2303 	umull	r2, r3, r2, r3
 8000c8a:	0c9b      	lsrs	r3, r3, #18
 8000c8c:	3b01      	subs	r3, #1
 8000c8e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000c90:	4b1f      	ldr	r3, [pc, #124]	; (8000d10 <HAL_InitTick+0xcc>)
 8000c92:	4a20      	ldr	r2, [pc, #128]	; (8000d14 <HAL_InitTick+0xd0>)
 8000c94:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000c96:	4b1e      	ldr	r3, [pc, #120]	; (8000d10 <HAL_InitTick+0xcc>)
 8000c98:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000c9c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000c9e:	4a1c      	ldr	r2, [pc, #112]	; (8000d10 <HAL_InitTick+0xcc>)
 8000ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ca2:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000ca4:	4b1a      	ldr	r3, [pc, #104]	; (8000d10 <HAL_InitTick+0xcc>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000caa:	4b19      	ldr	r3, [pc, #100]	; (8000d10 <HAL_InitTick+0xcc>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8000cb0:	4817      	ldr	r0, [pc, #92]	; (8000d10 <HAL_InitTick+0xcc>)
 8000cb2:	f003 fdff 	bl	80048b4 <HAL_TIM_Base_Init>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8000cbc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d11b      	bne.n	8000cfc <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000cc4:	4812      	ldr	r0, [pc, #72]	; (8000d10 <HAL_InitTick+0xcc>)
 8000cc6:	f003 fe57 	bl	8004978 <HAL_TIM_Base_Start_IT>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8000cd0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d111      	bne.n	8000cfc <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000cd8:	2036      	movs	r0, #54	; 0x36
 8000cda:	f002 faf7 	bl	80032cc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	2b0f      	cmp	r3, #15
 8000ce2:	d808      	bhi.n	8000cf6 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	6879      	ldr	r1, [r7, #4]
 8000ce8:	2036      	movs	r0, #54	; 0x36
 8000cea:	f002 fad5 	bl	8003298 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000cee:	4a0a      	ldr	r2, [pc, #40]	; (8000d18 <HAL_InitTick+0xd4>)
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	6013      	str	r3, [r2, #0]
 8000cf4:	e002      	b.n	8000cfc <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000cfc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000d00:	4618      	mov	r0, r3
 8000d02:	3730      	adds	r7, #48	; 0x30
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	40021000 	.word	0x40021000
 8000d0c:	431bde83 	.word	0x431bde83
 8000d10:	20000220 	.word	0x20000220
 8000d14:	40001000 	.word	0x40001000
 8000d18:	200000c0 	.word	0x200000c0

08000d1c <NMI_Handler>:
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN NonMaskableInt_IRQn 0 */

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 8000d20:	e7fe      	b.n	8000d20 <NMI_Handler+0x4>

08000d22 <HardFault_Handler>:

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void)
{
 8000d22:	b480      	push	{r7}
 8000d24:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1)
 8000d26:	e7fe      	b.n	8000d26 <HardFault_Handler+0x4>

08000d28 <MemManage_Handler>:

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1)
 8000d2c:	e7fe      	b.n	8000d2c <MemManage_Handler+0x4>

08000d2e <BusFault_Handler>:

/**
 * @brief This function handles Prefetch fault, memory access fault.
 */
void BusFault_Handler(void)
{
 8000d2e:	b480      	push	{r7}
 8000d30:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1)
 8000d32:	e7fe      	b.n	8000d32 <BusFault_Handler+0x4>

08000d34 <UsageFault_Handler>:

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1)
 8000d38:	e7fe      	b.n	8000d38 <UsageFault_Handler+0x4>

08000d3a <SVC_Handler>:

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void)
{
 8000d3a:	b480      	push	{r7}
 8000d3c:	af00      	add	r7, sp, #0

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 8000d3e:	bf00      	nop
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr

08000d48 <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d4c:	bf00      	nop
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d54:	4770      	bx	lr

08000d56 <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void)
{
 8000d56:	b480      	push	{r7}
 8000d58:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 8000d5a:	bf00      	nop
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d62:	4770      	bx	lr

08000d64 <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0
	/* USER CODE END SysTick_IRQn 0 */

	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 8000d68:	bf00      	nop
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d70:	4770      	bx	lr
	...

08000d74 <USART2_IRQHandler>:

/**
 * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
 */
void USART2_IRQHandler(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	af00      	add	r7, sp, #0
			printf("nope\r\n");
		}

	}*/
	/* USER CODE END USART2_IRQn 0 */
	HAL_UART_IRQHandler(&huart2);
 8000d78:	4802      	ldr	r0, [pc, #8]	; (8000d84 <USART2_IRQHandler+0x10>)
 8000d7a:	f005 fc03 	bl	8006584 <HAL_UART_IRQHandler>
	/* USER CODE BEGIN USART2_IRQn 1 */

	/* USER CODE END USART2_IRQn 1 */
}
 8000d7e:	bf00      	nop
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	20000308 	.word	0x20000308

08000d88 <USART3_IRQHandler>:

/**
 * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
 */
void USART3_IRQHandler(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART3_IRQn 0 */

	/* USER CODE END USART3_IRQn 0 */
	HAL_UART_IRQHandler(&huart3);
 8000d8c:	4802      	ldr	r0, [pc, #8]	; (8000d98 <USART3_IRQHandler+0x10>)
 8000d8e:	f005 fbf9 	bl	8006584 <HAL_UART_IRQHandler>
	/* USER CODE BEGIN USART3_IRQn 1 */

	/* USER CODE END USART3_IRQn 1 */
}
 8000d92:	bf00      	nop
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	20000398 	.word	0x20000398

08000d9c <EXTI15_10_IRQHandler>:

/**
 * @brief This function handles EXTI line[15:10] interrupts.
 */
void EXTI15_10_IRQHandler(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN EXTI15_10_IRQn 0 */

	/* USER CODE END EXTI15_10_IRQn 0 */
	HAL_GPIO_EXTI_IRQHandler(USR_BTN_Pin);
 8000da0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000da4:	f002 fcfa 	bl	800379c <HAL_GPIO_EXTI_IRQHandler>
	/* USER CODE BEGIN EXTI15_10_IRQn 1 */

	/* USER CODE END EXTI15_10_IRQn 1 */
}
 8000da8:	bf00      	nop
 8000daa:	bd80      	pop	{r7, pc}

08000dac <TIM6_DAC_IRQHandler>:

/**
 * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
 */
void TIM6_DAC_IRQHandler(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN TIM6_DAC_IRQn 0 */

	/* USER CODE END TIM6_DAC_IRQn 0 */
	HAL_TIM_IRQHandler(&htim6);
 8000db0:	4802      	ldr	r0, [pc, #8]	; (8000dbc <TIM6_DAC_IRQHandler+0x10>)
 8000db2:	f004 f85f 	bl	8004e74 <HAL_TIM_IRQHandler>
	/* USER CODE BEGIN TIM6_DAC_IRQn 1 */

	/* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000db6:	bf00      	nop
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	20000220 	.word	0x20000220

08000dc0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	af00      	add	r7, sp, #0
  return 1;
 8000dc4:	2301      	movs	r3, #1
}
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dce:	4770      	bx	lr

08000dd0 <_kill>:

int _kill(int pid, int sig)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b082      	sub	sp, #8
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
 8000dd8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000dda:	f007 fd6f 	bl	80088bc <__errno>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2216      	movs	r2, #22
 8000de2:	601a      	str	r2, [r3, #0]
  return -1;
 8000de4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000de8:	4618      	mov	r0, r3
 8000dea:	3708      	adds	r7, #8
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}

08000df0 <_exit>:

void _exit (int status)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b082      	sub	sp, #8
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000df8:	f04f 31ff 	mov.w	r1, #4294967295
 8000dfc:	6878      	ldr	r0, [r7, #4]
 8000dfe:	f7ff ffe7 	bl	8000dd0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000e02:	e7fe      	b.n	8000e02 <_exit+0x12>

08000e04 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b086      	sub	sp, #24
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	60f8      	str	r0, [r7, #12]
 8000e0c:	60b9      	str	r1, [r7, #8]
 8000e0e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e10:	2300      	movs	r3, #0
 8000e12:	617b      	str	r3, [r7, #20]
 8000e14:	e00a      	b.n	8000e2c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e16:	f3af 8000 	nop.w
 8000e1a:	4601      	mov	r1, r0
 8000e1c:	68bb      	ldr	r3, [r7, #8]
 8000e1e:	1c5a      	adds	r2, r3, #1
 8000e20:	60ba      	str	r2, [r7, #8]
 8000e22:	b2ca      	uxtb	r2, r1
 8000e24:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e26:	697b      	ldr	r3, [r7, #20]
 8000e28:	3301      	adds	r3, #1
 8000e2a:	617b      	str	r3, [r7, #20]
 8000e2c:	697a      	ldr	r2, [r7, #20]
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	429a      	cmp	r2, r3
 8000e32:	dbf0      	blt.n	8000e16 <_read+0x12>
  }

  return len;
 8000e34:	687b      	ldr	r3, [r7, #4]
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	3718      	adds	r7, #24
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}

08000e3e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e3e:	b580      	push	{r7, lr}
 8000e40:	b086      	sub	sp, #24
 8000e42:	af00      	add	r7, sp, #0
 8000e44:	60f8      	str	r0, [r7, #12]
 8000e46:	60b9      	str	r1, [r7, #8]
 8000e48:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	617b      	str	r3, [r7, #20]
 8000e4e:	e009      	b.n	8000e64 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	1c5a      	adds	r2, r3, #1
 8000e54:	60ba      	str	r2, [r7, #8]
 8000e56:	781b      	ldrb	r3, [r3, #0]
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e5e:	697b      	ldr	r3, [r7, #20]
 8000e60:	3301      	adds	r3, #1
 8000e62:	617b      	str	r3, [r7, #20]
 8000e64:	697a      	ldr	r2, [r7, #20]
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	429a      	cmp	r2, r3
 8000e6a:	dbf1      	blt.n	8000e50 <_write+0x12>
  }
  return len;
 8000e6c:	687b      	ldr	r3, [r7, #4]
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	3718      	adds	r7, #24
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}

08000e76 <_close>:

int _close(int file)
{
 8000e76:	b480      	push	{r7}
 8000e78:	b083      	sub	sp, #12
 8000e7a:	af00      	add	r7, sp, #0
 8000e7c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e7e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	370c      	adds	r7, #12
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr

08000e8e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e8e:	b480      	push	{r7}
 8000e90:	b083      	sub	sp, #12
 8000e92:	af00      	add	r7, sp, #0
 8000e94:	6078      	str	r0, [r7, #4]
 8000e96:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000e9e:	605a      	str	r2, [r3, #4]
  return 0;
 8000ea0:	2300      	movs	r3, #0
}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	370c      	adds	r7, #12
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eac:	4770      	bx	lr

08000eae <_isatty>:

int _isatty(int file)
{
 8000eae:	b480      	push	{r7}
 8000eb0:	b083      	sub	sp, #12
 8000eb2:	af00      	add	r7, sp, #0
 8000eb4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000eb6:	2301      	movs	r3, #1
}
 8000eb8:	4618      	mov	r0, r3
 8000eba:	370c      	adds	r7, #12
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr

08000ec4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b085      	sub	sp, #20
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	60f8      	str	r0, [r7, #12]
 8000ecc:	60b9      	str	r1, [r7, #8]
 8000ece:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ed0:	2300      	movs	r3, #0
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3714      	adds	r7, #20
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr
	...

08000ee0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b086      	sub	sp, #24
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ee8:	4a14      	ldr	r2, [pc, #80]	; (8000f3c <_sbrk+0x5c>)
 8000eea:	4b15      	ldr	r3, [pc, #84]	; (8000f40 <_sbrk+0x60>)
 8000eec:	1ad3      	subs	r3, r2, r3
 8000eee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ef4:	4b13      	ldr	r3, [pc, #76]	; (8000f44 <_sbrk+0x64>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d102      	bne.n	8000f02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000efc:	4b11      	ldr	r3, [pc, #68]	; (8000f44 <_sbrk+0x64>)
 8000efe:	4a12      	ldr	r2, [pc, #72]	; (8000f48 <_sbrk+0x68>)
 8000f00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f02:	4b10      	ldr	r3, [pc, #64]	; (8000f44 <_sbrk+0x64>)
 8000f04:	681a      	ldr	r2, [r3, #0]
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	4413      	add	r3, r2
 8000f0a:	693a      	ldr	r2, [r7, #16]
 8000f0c:	429a      	cmp	r2, r3
 8000f0e:	d207      	bcs.n	8000f20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f10:	f007 fcd4 	bl	80088bc <__errno>
 8000f14:	4603      	mov	r3, r0
 8000f16:	220c      	movs	r2, #12
 8000f18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f1a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f1e:	e009      	b.n	8000f34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f20:	4b08      	ldr	r3, [pc, #32]	; (8000f44 <_sbrk+0x64>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f26:	4b07      	ldr	r3, [pc, #28]	; (8000f44 <_sbrk+0x64>)
 8000f28:	681a      	ldr	r2, [r3, #0]
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	4413      	add	r3, r2
 8000f2e:	4a05      	ldr	r2, [pc, #20]	; (8000f44 <_sbrk+0x64>)
 8000f30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f32:	68fb      	ldr	r3, [r7, #12]
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	3718      	adds	r7, #24
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	20020000 	.word	0x20020000
 8000f40:	00000400 	.word	0x00000400
 8000f44:	2000026c 	.word	0x2000026c
 8000f48:	20000638 	.word	0x20000638

08000f4c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000f50:	4b06      	ldr	r3, [pc, #24]	; (8000f6c <SystemInit+0x20>)
 8000f52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f56:	4a05      	ldr	r2, [pc, #20]	; (8000f6c <SystemInit+0x20>)
 8000f58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f60:	bf00      	nop
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop
 8000f6c:	e000ed00 	.word	0xe000ed00

08000f70 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b098      	sub	sp, #96	; 0x60
 8000f74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f76:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	601a      	str	r2, [r3, #0]
 8000f7e:	605a      	str	r2, [r3, #4]
 8000f80:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f82:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000f86:	2200      	movs	r2, #0
 8000f88:	601a      	str	r2, [r3, #0]
 8000f8a:	605a      	str	r2, [r3, #4]
 8000f8c:	609a      	str	r2, [r3, #8]
 8000f8e:	60da      	str	r2, [r3, #12]
 8000f90:	611a      	str	r2, [r3, #16]
 8000f92:	615a      	str	r2, [r3, #20]
 8000f94:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000f96:	1d3b      	adds	r3, r7, #4
 8000f98:	2234      	movs	r2, #52	; 0x34
 8000f9a:	2100      	movs	r1, #0
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f007 fbe2 	bl	8008766 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000fa2:	4b4a      	ldr	r3, [pc, #296]	; (80010cc <MX_TIM1_Init+0x15c>)
 8000fa4:	4a4a      	ldr	r2, [pc, #296]	; (80010d0 <MX_TIM1_Init+0x160>)
 8000fa6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000fa8:	4b48      	ldr	r3, [pc, #288]	; (80010cc <MX_TIM1_Init+0x15c>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8000fae:	4b47      	ldr	r3, [pc, #284]	; (80010cc <MX_TIM1_Init+0x15c>)
 8000fb0:	2220      	movs	r2, #32
 8000fb2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4249;
 8000fb4:	4b45      	ldr	r3, [pc, #276]	; (80010cc <MX_TIM1_Init+0x15c>)
 8000fb6:	f241 0299 	movw	r2, #4249	; 0x1099
 8000fba:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fbc:	4b43      	ldr	r3, [pc, #268]	; (80010cc <MX_TIM1_Init+0x15c>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000fc2:	4b42      	ldr	r3, [pc, #264]	; (80010cc <MX_TIM1_Init+0x15c>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fc8:	4b40      	ldr	r3, [pc, #256]	; (80010cc <MX_TIM1_Init+0x15c>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000fce:	483f      	ldr	r0, [pc, #252]	; (80010cc <MX_TIM1_Init+0x15c>)
 8000fd0:	f003 fd4a 	bl	8004a68 <HAL_TIM_PWM_Init>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d001      	beq.n	8000fde <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000fda:	f7ff fe09 	bl	8000bf0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000fea:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000fee:	4619      	mov	r1, r3
 8000ff0:	4836      	ldr	r0, [pc, #216]	; (80010cc <MX_TIM1_Init+0x15c>)
 8000ff2:	f004 ffd7 	bl	8005fa4 <HAL_TIMEx_MasterConfigSynchronization>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d001      	beq.n	8001000 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000ffc:	f7ff fdf8 	bl	8000bf0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001000:	2360      	movs	r3, #96	; 0x60
 8001002:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 2550;
 8001004:	f640 13f6 	movw	r3, #2550	; 0x9f6
 8001008:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800100a:	2300      	movs	r3, #0
 800100c:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800100e:	2300      	movs	r3, #0
 8001010:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001012:	2300      	movs	r3, #0
 8001014:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001016:	2300      	movs	r3, #0
 8001018:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800101a:	2300      	movs	r3, #0
 800101c:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800101e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001022:	2200      	movs	r2, #0
 8001024:	4619      	mov	r1, r3
 8001026:	4829      	ldr	r0, [pc, #164]	; (80010cc <MX_TIM1_Init+0x15c>)
 8001028:	f004 f8a4 	bl	8005174 <HAL_TIM_PWM_ConfigChannel>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d001      	beq.n	8001036 <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 8001032:	f7ff fddd 	bl	8000bf0 <Error_Handler>
  }
  sConfigOC.Pulse = 1750;
 8001036:	f240 63d6 	movw	r3, #1750	; 0x6d6
 800103a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800103c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001040:	2204      	movs	r2, #4
 8001042:	4619      	mov	r1, r3
 8001044:	4821      	ldr	r0, [pc, #132]	; (80010cc <MX_TIM1_Init+0x15c>)
 8001046:	f004 f895 	bl	8005174 <HAL_TIM_PWM_ConfigChannel>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d001      	beq.n	8001054 <MX_TIM1_Init+0xe4>
  {
    Error_Handler();
 8001050:	f7ff fdce 	bl	8000bf0 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8001054:	2300      	movs	r3, #0
 8001056:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001058:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800105c:	2208      	movs	r2, #8
 800105e:	4619      	mov	r1, r3
 8001060:	481a      	ldr	r0, [pc, #104]	; (80010cc <MX_TIM1_Init+0x15c>)
 8001062:	f004 f887 	bl	8005174 <HAL_TIM_PWM_ConfigChannel>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 800106c:	f7ff fdc0 	bl	8000bf0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001070:	2300      	movs	r3, #0
 8001072:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001074:	2300      	movs	r3, #0
 8001076:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001078:	2300      	movs	r3, #0
 800107a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 34;
 800107c:	2322      	movs	r3, #34	; 0x22
 800107e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001080:	2300      	movs	r3, #0
 8001082:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001084:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001088:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800108a:	2300      	movs	r3, #0
 800108c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800108e:	2300      	movs	r3, #0
 8001090:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001092:	2300      	movs	r3, #0
 8001094:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001096:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800109a:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800109c:	2300      	movs	r3, #0
 800109e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80010a0:	2300      	movs	r3, #0
 80010a2:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80010a4:	2300      	movs	r3, #0
 80010a6:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80010a8:	1d3b      	adds	r3, r7, #4
 80010aa:	4619      	mov	r1, r3
 80010ac:	4807      	ldr	r0, [pc, #28]	; (80010cc <MX_TIM1_Init+0x15c>)
 80010ae:	f005 f80f 	bl	80060d0 <HAL_TIMEx_ConfigBreakDeadTime>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <MX_TIM1_Init+0x14c>
  {
    Error_Handler();
 80010b8:	f7ff fd9a 	bl	8000bf0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80010bc:	4803      	ldr	r0, [pc, #12]	; (80010cc <MX_TIM1_Init+0x15c>)
 80010be:	f000 f8d7 	bl	8001270 <HAL_TIM_MspPostInit>

}
 80010c2:	bf00      	nop
 80010c4:	3760      	adds	r7, #96	; 0x60
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	20000270 	.word	0x20000270
 80010d0:	40012c00 	.word	0x40012c00

080010d4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b088      	sub	sp, #32
 80010d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_HallSensor_InitTypeDef sConfig = {0};
 80010da:	f107 0310 	add.w	r3, r7, #16
 80010de:	2200      	movs	r2, #0
 80010e0:	601a      	str	r2, [r3, #0]
 80010e2:	605a      	str	r2, [r3, #4]
 80010e4:	609a      	str	r2, [r3, #8]
 80010e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010e8:	1d3b      	adds	r3, r7, #4
 80010ea:	2200      	movs	r2, #0
 80010ec:	601a      	str	r2, [r3, #0]
 80010ee:	605a      	str	r2, [r3, #4]
 80010f0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80010f2:	4b1c      	ldr	r3, [pc, #112]	; (8001164 <MX_TIM3_Init+0x90>)
 80010f4:	4a1c      	ldr	r2, [pc, #112]	; (8001168 <MX_TIM3_Init+0x94>)
 80010f6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80010f8:	4b1a      	ldr	r3, [pc, #104]	; (8001164 <MX_TIM3_Init+0x90>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010fe:	4b19      	ldr	r3, [pc, #100]	; (8001164 <MX_TIM3_Init+0x90>)
 8001100:	2200      	movs	r2, #0
 8001102:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001104:	4b17      	ldr	r3, [pc, #92]	; (8001164 <MX_TIM3_Init+0x90>)
 8001106:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800110a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800110c:	4b15      	ldr	r3, [pc, #84]	; (8001164 <MX_TIM3_Init+0x90>)
 800110e:	2200      	movs	r2, #0
 8001110:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001112:	4b14      	ldr	r3, [pc, #80]	; (8001164 <MX_TIM3_Init+0x90>)
 8001114:	2200      	movs	r2, #0
 8001116:	619a      	str	r2, [r3, #24]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001118:	2300      	movs	r3, #0
 800111a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800111c:	2300      	movs	r3, #0
 800111e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Filter = 0;
 8001120:	2300      	movs	r3, #0
 8001122:	61bb      	str	r3, [r7, #24]
  sConfig.Commutation_Delay = 0;
 8001124:	2300      	movs	r3, #0
 8001126:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_HallSensor_Init(&htim3, &sConfig) != HAL_OK)
 8001128:	f107 0310 	add.w	r3, r7, #16
 800112c:	4619      	mov	r1, r3
 800112e:	480d      	ldr	r0, [pc, #52]	; (8001164 <MX_TIM3_Init+0x90>)
 8001130:	f004 fdc7 	bl	8005cc2 <HAL_TIMEx_HallSensor_Init>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 800113a:	f7ff fd59 	bl	8000bf0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 800113e:	2350      	movs	r3, #80	; 0x50
 8001140:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001142:	2300      	movs	r3, #0
 8001144:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001146:	1d3b      	adds	r3, r7, #4
 8001148:	4619      	mov	r1, r3
 800114a:	4806      	ldr	r0, [pc, #24]	; (8001164 <MX_TIM3_Init+0x90>)
 800114c:	f004 ff2a 	bl	8005fa4 <HAL_TIMEx_MasterConfigSynchronization>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 8001156:	f7ff fd4b 	bl	8000bf0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800115a:	bf00      	nop
 800115c:	3720      	adds	r7, #32
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	200002bc 	.word	0x200002bc
 8001168:	40000400 	.word	0x40000400

0800116c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800116c:	b480      	push	{r7}
 800116e:	b085      	sub	sp, #20
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a0a      	ldr	r2, [pc, #40]	; (80011a4 <HAL_TIM_PWM_MspInit+0x38>)
 800117a:	4293      	cmp	r3, r2
 800117c:	d10b      	bne.n	8001196 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800117e:	4b0a      	ldr	r3, [pc, #40]	; (80011a8 <HAL_TIM_PWM_MspInit+0x3c>)
 8001180:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001182:	4a09      	ldr	r2, [pc, #36]	; (80011a8 <HAL_TIM_PWM_MspInit+0x3c>)
 8001184:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001188:	6613      	str	r3, [r2, #96]	; 0x60
 800118a:	4b07      	ldr	r3, [pc, #28]	; (80011a8 <HAL_TIM_PWM_MspInit+0x3c>)
 800118c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800118e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001192:	60fb      	str	r3, [r7, #12]
 8001194:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001196:	bf00      	nop
 8001198:	3714      	adds	r7, #20
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop
 80011a4:	40012c00 	.word	0x40012c00
 80011a8:	40021000 	.word	0x40021000

080011ac <HAL_TIMEx_HallSensor_MspInit>:

void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef* timex_hallsensorHandle)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b08a      	sub	sp, #40	; 0x28
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011b4:	f107 0314 	add.w	r3, r7, #20
 80011b8:	2200      	movs	r2, #0
 80011ba:	601a      	str	r2, [r3, #0]
 80011bc:	605a      	str	r2, [r3, #4]
 80011be:	609a      	str	r2, [r3, #8]
 80011c0:	60da      	str	r2, [r3, #12]
 80011c2:	611a      	str	r2, [r3, #16]
  if(timex_hallsensorHandle->Instance==TIM3)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a26      	ldr	r2, [pc, #152]	; (8001264 <HAL_TIMEx_HallSensor_MspInit+0xb8>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d145      	bne.n	800125a <HAL_TIMEx_HallSensor_MspInit+0xae>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80011ce:	4b26      	ldr	r3, [pc, #152]	; (8001268 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011d2:	4a25      	ldr	r2, [pc, #148]	; (8001268 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011d4:	f043 0302 	orr.w	r3, r3, #2
 80011d8:	6593      	str	r3, [r2, #88]	; 0x58
 80011da:	4b23      	ldr	r3, [pc, #140]	; (8001268 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011de:	f003 0302 	and.w	r3, r3, #2
 80011e2:	613b      	str	r3, [r7, #16]
 80011e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011e6:	4b20      	ldr	r3, [pc, #128]	; (8001268 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ea:	4a1f      	ldr	r2, [pc, #124]	; (8001268 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011ec:	f043 0301 	orr.w	r3, r3, #1
 80011f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011f2:	4b1d      	ldr	r3, [pc, #116]	; (8001268 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011f6:	f003 0301 	and.w	r3, r3, #1
 80011fa:	60fb      	str	r3, [r7, #12]
 80011fc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011fe:	4b1a      	ldr	r3, [pc, #104]	; (8001268 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001200:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001202:	4a19      	ldr	r2, [pc, #100]	; (8001268 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001204:	f043 0304 	orr.w	r3, r3, #4
 8001208:	64d3      	str	r3, [r2, #76]	; 0x4c
 800120a:	4b17      	ldr	r3, [pc, #92]	; (8001268 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 800120c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800120e:	f003 0304 	and.w	r3, r3, #4
 8001212:	60bb      	str	r3, [r7, #8]
 8001214:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8001216:	2350      	movs	r3, #80	; 0x50
 8001218:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800121a:	2302      	movs	r3, #2
 800121c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121e:	2300      	movs	r3, #0
 8001220:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001222:	2300      	movs	r3, #0
 8001224:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001226:	2302      	movs	r3, #2
 8001228:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800122a:	f107 0314 	add.w	r3, r7, #20
 800122e:	4619      	mov	r1, r3
 8001230:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001234:	f002 f918 	bl	8003468 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001238:	f44f 7380 	mov.w	r3, #256	; 0x100
 800123c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800123e:	2302      	movs	r3, #2
 8001240:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001242:	2300      	movs	r3, #0
 8001244:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001246:	2300      	movs	r3, #0
 8001248:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800124a:	2302      	movs	r3, #2
 800124c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800124e:	f107 0314 	add.w	r3, r7, #20
 8001252:	4619      	mov	r1, r3
 8001254:	4805      	ldr	r0, [pc, #20]	; (800126c <HAL_TIMEx_HallSensor_MspInit+0xc0>)
 8001256:	f002 f907 	bl	8003468 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800125a:	bf00      	nop
 800125c:	3728      	adds	r7, #40	; 0x28
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	40000400 	.word	0x40000400
 8001268:	40021000 	.word	0x40021000
 800126c:	48000800 	.word	0x48000800

08001270 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b08a      	sub	sp, #40	; 0x28
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001278:	f107 0314 	add.w	r3, r7, #20
 800127c:	2200      	movs	r2, #0
 800127e:	601a      	str	r2, [r3, #0]
 8001280:	605a      	str	r2, [r3, #4]
 8001282:	609a      	str	r2, [r3, #8]
 8001284:	60da      	str	r2, [r3, #12]
 8001286:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a29      	ldr	r2, [pc, #164]	; (8001334 <HAL_TIM_MspPostInit+0xc4>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d14b      	bne.n	800132a <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001292:	4b29      	ldr	r3, [pc, #164]	; (8001338 <HAL_TIM_MspPostInit+0xc8>)
 8001294:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001296:	4a28      	ldr	r2, [pc, #160]	; (8001338 <HAL_TIM_MspPostInit+0xc8>)
 8001298:	f043 0302 	orr.w	r3, r3, #2
 800129c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800129e:	4b26      	ldr	r3, [pc, #152]	; (8001338 <HAL_TIM_MspPostInit+0xc8>)
 80012a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012a2:	f003 0302 	and.w	r3, r3, #2
 80012a6:	613b      	str	r3, [r7, #16]
 80012a8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012aa:	4b23      	ldr	r3, [pc, #140]	; (8001338 <HAL_TIM_MspPostInit+0xc8>)
 80012ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ae:	4a22      	ldr	r2, [pc, #136]	; (8001338 <HAL_TIM_MspPostInit+0xc8>)
 80012b0:	f043 0301 	orr.w	r3, r3, #1
 80012b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012b6:	4b20      	ldr	r3, [pc, #128]	; (8001338 <HAL_TIM_MspPostInit+0xc8>)
 80012b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ba:	f003 0301 	and.w	r3, r3, #1
 80012be:	60fb      	str	r3, [r7, #12]
 80012c0:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = U_PWM_L_Pin|V_PWM_L_Pin;
 80012c2:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80012c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c8:	2302      	movs	r3, #2
 80012ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012cc:	2300      	movs	r3, #0
 80012ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d0:	2300      	movs	r3, #0
 80012d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80012d4:	2306      	movs	r3, #6
 80012d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012d8:	f107 0314 	add.w	r3, r7, #20
 80012dc:	4619      	mov	r1, r3
 80012de:	4817      	ldr	r0, [pc, #92]	; (800133c <HAL_TIM_MspPostInit+0xcc>)
 80012e0:	f002 f8c2 	bl	8003468 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = W_PWM_L_Pin;
 80012e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80012e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ea:	2302      	movs	r3, #2
 80012ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ee:	2300      	movs	r3, #0
 80012f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f2:	2300      	movs	r3, #0
 80012f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 80012f6:	2304      	movs	r3, #4
 80012f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(W_PWM_L_GPIO_Port, &GPIO_InitStruct);
 80012fa:	f107 0314 	add.w	r3, r7, #20
 80012fe:	4619      	mov	r1, r3
 8001300:	480e      	ldr	r0, [pc, #56]	; (800133c <HAL_TIM_MspPostInit+0xcc>)
 8001302:	f002 f8b1 	bl	8003468 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_PWM_H_Pin|V_PWM_H_Pin|W_PWM_H_Pin;
 8001306:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800130a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800130c:	2302      	movs	r3, #2
 800130e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001310:	2300      	movs	r3, #0
 8001312:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001314:	2300      	movs	r3, #0
 8001316:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001318:	2306      	movs	r3, #6
 800131a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800131c:	f107 0314 	add.w	r3, r7, #20
 8001320:	4619      	mov	r1, r3
 8001322:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001326:	f002 f89f 	bl	8003468 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800132a:	bf00      	nop
 800132c:	3728      	adds	r7, #40	; 0x28
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	40012c00 	.word	0x40012c00
 8001338:	40021000 	.word	0x40021000
 800133c:	48000400 	.word	0x48000400

08001340 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001344:	4b22      	ldr	r3, [pc, #136]	; (80013d0 <MX_USART2_UART_Init+0x90>)
 8001346:	4a23      	ldr	r2, [pc, #140]	; (80013d4 <MX_USART2_UART_Init+0x94>)
 8001348:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800134a:	4b21      	ldr	r3, [pc, #132]	; (80013d0 <MX_USART2_UART_Init+0x90>)
 800134c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001350:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001352:	4b1f      	ldr	r3, [pc, #124]	; (80013d0 <MX_USART2_UART_Init+0x90>)
 8001354:	2200      	movs	r2, #0
 8001356:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001358:	4b1d      	ldr	r3, [pc, #116]	; (80013d0 <MX_USART2_UART_Init+0x90>)
 800135a:	2200      	movs	r2, #0
 800135c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800135e:	4b1c      	ldr	r3, [pc, #112]	; (80013d0 <MX_USART2_UART_Init+0x90>)
 8001360:	2200      	movs	r2, #0
 8001362:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001364:	4b1a      	ldr	r3, [pc, #104]	; (80013d0 <MX_USART2_UART_Init+0x90>)
 8001366:	220c      	movs	r2, #12
 8001368:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800136a:	4b19      	ldr	r3, [pc, #100]	; (80013d0 <MX_USART2_UART_Init+0x90>)
 800136c:	2200      	movs	r2, #0
 800136e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001370:	4b17      	ldr	r3, [pc, #92]	; (80013d0 <MX_USART2_UART_Init+0x90>)
 8001372:	2200      	movs	r2, #0
 8001374:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001376:	4b16      	ldr	r3, [pc, #88]	; (80013d0 <MX_USART2_UART_Init+0x90>)
 8001378:	2200      	movs	r2, #0
 800137a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800137c:	4b14      	ldr	r3, [pc, #80]	; (80013d0 <MX_USART2_UART_Init+0x90>)
 800137e:	2200      	movs	r2, #0
 8001380:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001382:	4b13      	ldr	r3, [pc, #76]	; (80013d0 <MX_USART2_UART_Init+0x90>)
 8001384:	2200      	movs	r2, #0
 8001386:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001388:	4811      	ldr	r0, [pc, #68]	; (80013d0 <MX_USART2_UART_Init+0x90>)
 800138a:	f004 ffbe 	bl	800630a <HAL_UART_Init>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001394:	f7ff fc2c 	bl	8000bf0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001398:	2100      	movs	r1, #0
 800139a:	480d      	ldr	r0, [pc, #52]	; (80013d0 <MX_USART2_UART_Init+0x90>)
 800139c:	f006 ff61 	bl	8008262 <HAL_UARTEx_SetTxFifoThreshold>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80013a6:	f7ff fc23 	bl	8000bf0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013aa:	2100      	movs	r1, #0
 80013ac:	4808      	ldr	r0, [pc, #32]	; (80013d0 <MX_USART2_UART_Init+0x90>)
 80013ae:	f006 ff96 	bl	80082de <HAL_UARTEx_SetRxFifoThreshold>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80013b8:	f7ff fc1a 	bl	8000bf0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80013bc:	4804      	ldr	r0, [pc, #16]	; (80013d0 <MX_USART2_UART_Init+0x90>)
 80013be:	f006 ff17 	bl	80081f0 <HAL_UARTEx_DisableFifoMode>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d001      	beq.n	80013cc <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80013c8:	f7ff fc12 	bl	8000bf0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013cc:	bf00      	nop
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	20000308 	.word	0x20000308
 80013d4:	40004400 	.word	0x40004400

080013d8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80013dc:	4b22      	ldr	r3, [pc, #136]	; (8001468 <MX_USART3_UART_Init+0x90>)
 80013de:	4a23      	ldr	r2, [pc, #140]	; (800146c <MX_USART3_UART_Init+0x94>)
 80013e0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80013e2:	4b21      	ldr	r3, [pc, #132]	; (8001468 <MX_USART3_UART_Init+0x90>)
 80013e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80013e8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80013ea:	4b1f      	ldr	r3, [pc, #124]	; (8001468 <MX_USART3_UART_Init+0x90>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80013f0:	4b1d      	ldr	r3, [pc, #116]	; (8001468 <MX_USART3_UART_Init+0x90>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80013f6:	4b1c      	ldr	r3, [pc, #112]	; (8001468 <MX_USART3_UART_Init+0x90>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80013fc:	4b1a      	ldr	r3, [pc, #104]	; (8001468 <MX_USART3_UART_Init+0x90>)
 80013fe:	220c      	movs	r2, #12
 8001400:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001402:	4b19      	ldr	r3, [pc, #100]	; (8001468 <MX_USART3_UART_Init+0x90>)
 8001404:	2200      	movs	r2, #0
 8001406:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001408:	4b17      	ldr	r3, [pc, #92]	; (8001468 <MX_USART3_UART_Init+0x90>)
 800140a:	2200      	movs	r2, #0
 800140c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800140e:	4b16      	ldr	r3, [pc, #88]	; (8001468 <MX_USART3_UART_Init+0x90>)
 8001410:	2200      	movs	r2, #0
 8001412:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001414:	4b14      	ldr	r3, [pc, #80]	; (8001468 <MX_USART3_UART_Init+0x90>)
 8001416:	2200      	movs	r2, #0
 8001418:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800141a:	4b13      	ldr	r3, [pc, #76]	; (8001468 <MX_USART3_UART_Init+0x90>)
 800141c:	2200      	movs	r2, #0
 800141e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001420:	4811      	ldr	r0, [pc, #68]	; (8001468 <MX_USART3_UART_Init+0x90>)
 8001422:	f004 ff72 	bl	800630a <HAL_UART_Init>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800142c:	f7ff fbe0 	bl	8000bf0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001430:	2100      	movs	r1, #0
 8001432:	480d      	ldr	r0, [pc, #52]	; (8001468 <MX_USART3_UART_Init+0x90>)
 8001434:	f006 ff15 	bl	8008262 <HAL_UARTEx_SetTxFifoThreshold>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800143e:	f7ff fbd7 	bl	8000bf0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001442:	2100      	movs	r1, #0
 8001444:	4808      	ldr	r0, [pc, #32]	; (8001468 <MX_USART3_UART_Init+0x90>)
 8001446:	f006 ff4a 	bl	80082de <HAL_UARTEx_SetRxFifoThreshold>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001450:	f7ff fbce 	bl	8000bf0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001454:	4804      	ldr	r0, [pc, #16]	; (8001468 <MX_USART3_UART_Init+0x90>)
 8001456:	f006 fecb 	bl	80081f0 <HAL_UARTEx_DisableFifoMode>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d001      	beq.n	8001464 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001460:	f7ff fbc6 	bl	8000bf0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001464:	bf00      	nop
 8001466:	bd80      	pop	{r7, pc}
 8001468:	20000398 	.word	0x20000398
 800146c:	40004800 	.word	0x40004800

08001470 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b0a0      	sub	sp, #128	; 0x80
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001478:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800147c:	2200      	movs	r2, #0
 800147e:	601a      	str	r2, [r3, #0]
 8001480:	605a      	str	r2, [r3, #4]
 8001482:	609a      	str	r2, [r3, #8]
 8001484:	60da      	str	r2, [r3, #12]
 8001486:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001488:	f107 0318 	add.w	r3, r7, #24
 800148c:	2254      	movs	r2, #84	; 0x54
 800148e:	2100      	movs	r1, #0
 8001490:	4618      	mov	r0, r3
 8001492:	f007 f968 	bl	8008766 <memset>
  if(uartHandle->Instance==USART2)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4a45      	ldr	r2, [pc, #276]	; (80015b0 <HAL_UART_MspInit+0x140>)
 800149c:	4293      	cmp	r3, r2
 800149e:	d13f      	bne.n	8001520 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80014a0:	2302      	movs	r3, #2
 80014a2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80014a4:	2300      	movs	r3, #0
 80014a6:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014a8:	f107 0318 	add.w	r3, r7, #24
 80014ac:	4618      	mov	r0, r3
 80014ae:	f002 ffb3 	bl	8004418 <HAL_RCCEx_PeriphCLKConfig>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80014b8:	f7ff fb9a 	bl	8000bf0 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80014bc:	4b3d      	ldr	r3, [pc, #244]	; (80015b4 <HAL_UART_MspInit+0x144>)
 80014be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014c0:	4a3c      	ldr	r2, [pc, #240]	; (80015b4 <HAL_UART_MspInit+0x144>)
 80014c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014c6:	6593      	str	r3, [r2, #88]	; 0x58
 80014c8:	4b3a      	ldr	r3, [pc, #232]	; (80015b4 <HAL_UART_MspInit+0x144>)
 80014ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014d0:	617b      	str	r3, [r7, #20]
 80014d2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d4:	4b37      	ldr	r3, [pc, #220]	; (80015b4 <HAL_UART_MspInit+0x144>)
 80014d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014d8:	4a36      	ldr	r2, [pc, #216]	; (80015b4 <HAL_UART_MspInit+0x144>)
 80014da:	f043 0301 	orr.w	r3, r3, #1
 80014de:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014e0:	4b34      	ldr	r3, [pc, #208]	; (80015b4 <HAL_UART_MspInit+0x144>)
 80014e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014e4:	f003 0301 	and.w	r3, r3, #1
 80014e8:	613b      	str	r3, [r7, #16]
 80014ea:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80014ec:	230c      	movs	r3, #12
 80014ee:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f0:	2302      	movs	r3, #2
 80014f2:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f4:	2300      	movs	r3, #0
 80014f6:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f8:	2300      	movs	r3, #0
 80014fa:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014fc:	2307      	movs	r3, #7
 80014fe:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001500:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001504:	4619      	mov	r1, r3
 8001506:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800150a:	f001 ffad 	bl	8003468 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800150e:	2200      	movs	r2, #0
 8001510:	2100      	movs	r1, #0
 8001512:	2026      	movs	r0, #38	; 0x26
 8001514:	f001 fec0 	bl	8003298 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001518:	2026      	movs	r0, #38	; 0x26
 800151a:	f001 fed7 	bl	80032cc <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800151e:	e043      	b.n	80015a8 <HAL_UART_MspInit+0x138>
  else if(uartHandle->Instance==USART3)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a24      	ldr	r2, [pc, #144]	; (80015b8 <HAL_UART_MspInit+0x148>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d13e      	bne.n	80015a8 <HAL_UART_MspInit+0x138>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800152a:	2304      	movs	r3, #4
 800152c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800152e:	2300      	movs	r3, #0
 8001530:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001532:	f107 0318 	add.w	r3, r7, #24
 8001536:	4618      	mov	r0, r3
 8001538:	f002 ff6e 	bl	8004418 <HAL_RCCEx_PeriphCLKConfig>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <HAL_UART_MspInit+0xd6>
      Error_Handler();
 8001542:	f7ff fb55 	bl	8000bf0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001546:	4b1b      	ldr	r3, [pc, #108]	; (80015b4 <HAL_UART_MspInit+0x144>)
 8001548:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800154a:	4a1a      	ldr	r2, [pc, #104]	; (80015b4 <HAL_UART_MspInit+0x144>)
 800154c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001550:	6593      	str	r3, [r2, #88]	; 0x58
 8001552:	4b18      	ldr	r3, [pc, #96]	; (80015b4 <HAL_UART_MspInit+0x144>)
 8001554:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001556:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800155a:	60fb      	str	r3, [r7, #12]
 800155c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800155e:	4b15      	ldr	r3, [pc, #84]	; (80015b4 <HAL_UART_MspInit+0x144>)
 8001560:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001562:	4a14      	ldr	r2, [pc, #80]	; (80015b4 <HAL_UART_MspInit+0x144>)
 8001564:	f043 0304 	orr.w	r3, r3, #4
 8001568:	64d3      	str	r3, [r2, #76]	; 0x4c
 800156a:	4b12      	ldr	r3, [pc, #72]	; (80015b4 <HAL_UART_MspInit+0x144>)
 800156c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800156e:	f003 0304 	and.w	r3, r3, #4
 8001572:	60bb      	str	r3, [r7, #8]
 8001574:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001576:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800157a:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800157c:	2302      	movs	r3, #2
 800157e:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001580:	2300      	movs	r3, #0
 8001582:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001584:	2300      	movs	r3, #0
 8001586:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001588:	2307      	movs	r3, #7
 800158a:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800158c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001590:	4619      	mov	r1, r3
 8001592:	480a      	ldr	r0, [pc, #40]	; (80015bc <HAL_UART_MspInit+0x14c>)
 8001594:	f001 ff68 	bl	8003468 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001598:	2200      	movs	r2, #0
 800159a:	2100      	movs	r1, #0
 800159c:	2027      	movs	r0, #39	; 0x27
 800159e:	f001 fe7b 	bl	8003298 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80015a2:	2027      	movs	r0, #39	; 0x27
 80015a4:	f001 fe92 	bl	80032cc <HAL_NVIC_EnableIRQ>
}
 80015a8:	bf00      	nop
 80015aa:	3780      	adds	r7, #128	; 0x80
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	40004400 	.word	0x40004400
 80015b4:	40021000 	.word	0x40021000
 80015b8:	40004800 	.word	0x40004800
 80015bc:	48000800 	.word	0x48000800

080015c0 <Shell_Init>:
char* 		argv[MAX_ARGS];
int		 	argc = 0;
char*		token;
int 		newCmdReady = 0;

void Shell_Init(void){
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0
	memset(argv, NULL, MAX_ARGS*sizeof(char*));
 80015c4:	2224      	movs	r2, #36	; 0x24
 80015c6:	2100      	movs	r1, #0
 80015c8:	4816      	ldr	r0, [pc, #88]	; (8001624 <Shell_Init+0x64>)
 80015ca:	f007 f8cc 	bl	8008766 <memset>
	memset(cmdBuffer, NULL, CMD_BUFFER_SIZE*sizeof(char));
 80015ce:	2240      	movs	r2, #64	; 0x40
 80015d0:	2100      	movs	r1, #0
 80015d2:	4815      	ldr	r0, [pc, #84]	; (8001628 <Shell_Init+0x68>)
 80015d4:	f007 f8c7 	bl	8008766 <memset>
 80015d8:	4b14      	ldr	r3, [pc, #80]	; (800162c <Shell_Init+0x6c>)
 80015da:	2200      	movs	r2, #0
 80015dc:	701a      	strb	r2, [r3, #0]
	memset(uartRxBuffer, NULL, UART_RX_BUFFER_SIZE*sizeof(char));
	memset(uartTxBuffer, NULL, UART_TX_BUFFER_SIZE*sizeof(char));
 80015de:	2240      	movs	r2, #64	; 0x40
 80015e0:	2100      	movs	r1, #0
 80015e2:	4813      	ldr	r0, [pc, #76]	; (8001630 <Shell_Init+0x70>)
 80015e4:	f007 f8bf 	bl	8008766 <memset>

	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 80015e8:	2201      	movs	r2, #1
 80015ea:	4910      	ldr	r1, [pc, #64]	; (800162c <Shell_Init+0x6c>)
 80015ec:	4811      	ldr	r0, [pc, #68]	; (8001634 <Shell_Init+0x74>)
 80015ee:	f004 ff73 	bl	80064d8 <HAL_UART_Receive_IT>
	HAL_UART_Transmit(&huart2, started, strlen((char *)started), HAL_MAX_DELAY);
 80015f2:	4811      	ldr	r0, [pc, #68]	; (8001638 <Shell_Init+0x78>)
 80015f4:	f7fe fe1e 	bl	8000234 <strlen>
 80015f8:	4603      	mov	r3, r0
 80015fa:	b29a      	uxth	r2, r3
 80015fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001600:	490d      	ldr	r1, [pc, #52]	; (8001638 <Shell_Init+0x78>)
 8001602:	480c      	ldr	r0, [pc, #48]	; (8001634 <Shell_Init+0x74>)
 8001604:	f004 fed1 	bl	80063aa <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, prompt, strlen((char *)prompt), HAL_MAX_DELAY);
 8001608:	480c      	ldr	r0, [pc, #48]	; (800163c <Shell_Init+0x7c>)
 800160a:	f7fe fe13 	bl	8000234 <strlen>
 800160e:	4603      	mov	r3, r0
 8001610:	b29a      	uxth	r2, r3
 8001612:	f04f 33ff 	mov.w	r3, #4294967295
 8001616:	4909      	ldr	r1, [pc, #36]	; (800163c <Shell_Init+0x7c>)
 8001618:	4806      	ldr	r0, [pc, #24]	; (8001634 <Shell_Init+0x74>)
 800161a:	f004 fec6 	bl	80063aa <HAL_UART_Transmit>
}
 800161e:	bf00      	nop
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	200004b8 	.word	0x200004b8
 8001628:	20000474 	.word	0x20000474
 800162c:	2000042c 	.word	0x2000042c
 8001630:	20000430 	.word	0x20000430
 8001634:	20000308 	.word	0x20000308
 8001638:	20000020 	.word	0x20000020
 800163c:	20000004 	.word	0x20000004

08001640 <Shell_Loop>:

void Shell_Loop(void){
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
	if(uartRxReceived){
 8001646:	4b86      	ldr	r3, [pc, #536]	; (8001860 <Shell_Loop+0x220>)
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d05b      	beq.n	8001706 <Shell_Loop+0xc6>
		switch(uartRxBuffer[0]){
 800164e:	4b85      	ldr	r3, [pc, #532]	; (8001864 <Shell_Loop+0x224>)
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	2b08      	cmp	r3, #8
 8001654:	d034      	beq.n	80016c0 <Shell_Loop+0x80>
 8001656:	2b0d      	cmp	r3, #13
 8001658:	d142      	bne.n	80016e0 <Shell_Loop+0xa0>
		case ASCII_CR: // Nouvelle ligne, instruction  traiter
			HAL_UART_Transmit(&huart2, newline, sizeof(newline), HAL_MAX_DELAY);
 800165a:	f04f 33ff 	mov.w	r3, #4294967295
 800165e:	2203      	movs	r2, #3
 8001660:	4981      	ldr	r1, [pc, #516]	; (8001868 <Shell_Loop+0x228>)
 8001662:	4882      	ldr	r0, [pc, #520]	; (800186c <Shell_Loop+0x22c>)
 8001664:	f004 fea1 	bl	80063aa <HAL_UART_Transmit>
			cmdBuffer[idx_cmd] = '\0';
 8001668:	4b81      	ldr	r3, [pc, #516]	; (8001870 <Shell_Loop+0x230>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a81      	ldr	r2, [pc, #516]	; (8001874 <Shell_Loop+0x234>)
 800166e:	2100      	movs	r1, #0
 8001670:	54d1      	strb	r1, [r2, r3]
			argc = 0;
 8001672:	4b81      	ldr	r3, [pc, #516]	; (8001878 <Shell_Loop+0x238>)
 8001674:	2200      	movs	r2, #0
 8001676:	601a      	str	r2, [r3, #0]
			token = strtok(cmdBuffer, " ");
 8001678:	4980      	ldr	r1, [pc, #512]	; (800187c <Shell_Loop+0x23c>)
 800167a:	487e      	ldr	r0, [pc, #504]	; (8001874 <Shell_Loop+0x234>)
 800167c:	f007 f87c 	bl	8008778 <strtok>
 8001680:	4603      	mov	r3, r0
 8001682:	4a7f      	ldr	r2, [pc, #508]	; (8001880 <Shell_Loop+0x240>)
 8001684:	6013      	str	r3, [r2, #0]
			while(token!=NULL){
 8001686:	e010      	b.n	80016aa <Shell_Loop+0x6a>
				argv[argc++] = token;
 8001688:	4b7b      	ldr	r3, [pc, #492]	; (8001878 <Shell_Loop+0x238>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	1c5a      	adds	r2, r3, #1
 800168e:	497a      	ldr	r1, [pc, #488]	; (8001878 <Shell_Loop+0x238>)
 8001690:	600a      	str	r2, [r1, #0]
 8001692:	4a7b      	ldr	r2, [pc, #492]	; (8001880 <Shell_Loop+0x240>)
 8001694:	6812      	ldr	r2, [r2, #0]
 8001696:	497b      	ldr	r1, [pc, #492]	; (8001884 <Shell_Loop+0x244>)
 8001698:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				token = strtok(NULL, " ");
 800169c:	4977      	ldr	r1, [pc, #476]	; (800187c <Shell_Loop+0x23c>)
 800169e:	2000      	movs	r0, #0
 80016a0:	f007 f86a 	bl	8008778 <strtok>
 80016a4:	4603      	mov	r3, r0
 80016a6:	4a76      	ldr	r2, [pc, #472]	; (8001880 <Shell_Loop+0x240>)
 80016a8:	6013      	str	r3, [r2, #0]
			while(token!=NULL){
 80016aa:	4b75      	ldr	r3, [pc, #468]	; (8001880 <Shell_Loop+0x240>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d1ea      	bne.n	8001688 <Shell_Loop+0x48>
			}
			idx_cmd = 0;
 80016b2:	4b6f      	ldr	r3, [pc, #444]	; (8001870 <Shell_Loop+0x230>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	601a      	str	r2, [r3, #0]
			newCmdReady = 1;
 80016b8:	4b73      	ldr	r3, [pc, #460]	; (8001888 <Shell_Loop+0x248>)
 80016ba:	2201      	movs	r2, #1
 80016bc:	601a      	str	r2, [r3, #0]
			break;
 80016be:	e01f      	b.n	8001700 <Shell_Loop+0xc0>
		case ASCII_BACK: // Suppression du dernier caractre
			cmdBuffer[idx_cmd--] = '\0';
 80016c0:	4b6b      	ldr	r3, [pc, #428]	; (8001870 <Shell_Loop+0x230>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	1e5a      	subs	r2, r3, #1
 80016c6:	496a      	ldr	r1, [pc, #424]	; (8001870 <Shell_Loop+0x230>)
 80016c8:	600a      	str	r2, [r1, #0]
 80016ca:	4a6a      	ldr	r2, [pc, #424]	; (8001874 <Shell_Loop+0x234>)
 80016cc:	2100      	movs	r1, #0
 80016ce:	54d1      	strb	r1, [r2, r3]
			HAL_UART_Transmit(&huart2, backspace, sizeof(backspace), HAL_MAX_DELAY);
 80016d0:	f04f 33ff 	mov.w	r3, #4294967295
 80016d4:	2204      	movs	r2, #4
 80016d6:	496d      	ldr	r1, [pc, #436]	; (800188c <Shell_Loop+0x24c>)
 80016d8:	4864      	ldr	r0, [pc, #400]	; (800186c <Shell_Loop+0x22c>)
 80016da:	f004 fe66 	bl	80063aa <HAL_UART_Transmit>
			break;
 80016de:	e00f      	b.n	8001700 <Shell_Loop+0xc0>

		default: // Nouveau caractre
			cmdBuffer[idx_cmd++] = uartRxBuffer[0];
 80016e0:	4b63      	ldr	r3, [pc, #396]	; (8001870 <Shell_Loop+0x230>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	1c5a      	adds	r2, r3, #1
 80016e6:	4962      	ldr	r1, [pc, #392]	; (8001870 <Shell_Loop+0x230>)
 80016e8:	600a      	str	r2, [r1, #0]
 80016ea:	4a5e      	ldr	r2, [pc, #376]	; (8001864 <Shell_Loop+0x224>)
 80016ec:	7811      	ldrb	r1, [r2, #0]
 80016ee:	4a61      	ldr	r2, [pc, #388]	; (8001874 <Shell_Loop+0x234>)
 80016f0:	54d1      	strb	r1, [r2, r3]
			HAL_UART_Transmit(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE, HAL_MAX_DELAY);
 80016f2:	f04f 33ff 	mov.w	r3, #4294967295
 80016f6:	2201      	movs	r2, #1
 80016f8:	495a      	ldr	r1, [pc, #360]	; (8001864 <Shell_Loop+0x224>)
 80016fa:	485c      	ldr	r0, [pc, #368]	; (800186c <Shell_Loop+0x22c>)
 80016fc:	f004 fe55 	bl	80063aa <HAL_UART_Transmit>
		}
		uartRxReceived = 0;
 8001700:	4b57      	ldr	r3, [pc, #348]	; (8001860 <Shell_Loop+0x220>)
 8001702:	2200      	movs	r2, #0
 8001704:	701a      	strb	r2, [r3, #0]
	}

	if(newCmdReady){
 8001706:	4b60      	ldr	r3, [pc, #384]	; (8001888 <Shell_Loop+0x248>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	2b00      	cmp	r3, #0
 800170c:	f000 80a3 	beq.w	8001856 <Shell_Loop+0x216>
		if(strcmp(argv[0],"WhereisBrian?")==0){
 8001710:	4b5c      	ldr	r3, [pc, #368]	; (8001884 <Shell_Loop+0x244>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	495e      	ldr	r1, [pc, #376]	; (8001890 <Shell_Loop+0x250>)
 8001716:	4618      	mov	r0, r3
 8001718:	f7fe fd82 	bl	8000220 <strcmp>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d107      	bne.n	8001732 <Shell_Loop+0xf2>
			HAL_UART_Transmit(&huart2, brian, sizeof(brian), HAL_MAX_DELAY);
 8001722:	f04f 33ff 	mov.w	r3, #4294967295
 8001726:	221a      	movs	r2, #26
 8001728:	495a      	ldr	r1, [pc, #360]	; (8001894 <Shell_Loop+0x254>)
 800172a:	4850      	ldr	r0, [pc, #320]	; (800186c <Shell_Loop+0x22c>)
 800172c:	f004 fe3d 	bl	80063aa <HAL_UART_Transmit>
 8001730:	e087      	b.n	8001842 <Shell_Loop+0x202>
		}
		else if(strcmp(argv[0],"help")==0){
 8001732:	4b54      	ldr	r3, [pc, #336]	; (8001884 <Shell_Loop+0x244>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4958      	ldr	r1, [pc, #352]	; (8001898 <Shell_Loop+0x258>)
 8001738:	4618      	mov	r0, r3
 800173a:	f7fe fd71 	bl	8000220 <strcmp>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d10e      	bne.n	8001762 <Shell_Loop+0x122>
			int uartTxStringLength = snprintf((char *)uartTxBuffer, UART_TX_BUFFER_SIZE, "Print all available functions here\r\n");
 8001744:	4a55      	ldr	r2, [pc, #340]	; (800189c <Shell_Loop+0x25c>)
 8001746:	2140      	movs	r1, #64	; 0x40
 8001748:	4855      	ldr	r0, [pc, #340]	; (80018a0 <Shell_Loop+0x260>)
 800174a:	f006 ff95 	bl	8008678 <sniprintf>
 800174e:	6078      	str	r0, [r7, #4]
			HAL_UART_Transmit(&huart2, uartTxBuffer, uartTxStringLength, HAL_MAX_DELAY);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	b29a      	uxth	r2, r3
 8001754:	f04f 33ff 	mov.w	r3, #4294967295
 8001758:	4951      	ldr	r1, [pc, #324]	; (80018a0 <Shell_Loop+0x260>)
 800175a:	4844      	ldr	r0, [pc, #272]	; (800186c <Shell_Loop+0x22c>)
 800175c:	f004 fe25 	bl	80063aa <HAL_UART_Transmit>
 8001760:	e06f      	b.n	8001842 <Shell_Loop+0x202>
		}

		else if(strcmp(argv[0],"speed")==0){
 8001762:	4b48      	ldr	r3, [pc, #288]	; (8001884 <Shell_Loop+0x244>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	494f      	ldr	r1, [pc, #316]	; (80018a4 <Shell_Loop+0x264>)
 8001768:	4618      	mov	r0, r3
 800176a:	f7fe fd59 	bl	8000220 <strcmp>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d121      	bne.n	80017b8 <Shell_Loop+0x178>
			alpha_speed=atoi(argv[1]);
 8001774:	4b43      	ldr	r3, [pc, #268]	; (8001884 <Shell_Loop+0x244>)
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	4618      	mov	r0, r3
 800177a:	f006 fe3d 	bl	80083f8 <atoi>
 800177e:	4603      	mov	r3, r0
 8001780:	b2da      	uxtb	r2, r3
 8001782:	4b49      	ldr	r3, [pc, #292]	; (80018a8 <Shell_Loop+0x268>)
 8001784:	701a      	strb	r2, [r3, #0]

			if (alpha_speed<=100)
 8001786:	4b48      	ldr	r3, [pc, #288]	; (80018a8 <Shell_Loop+0x268>)
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	2b64      	cmp	r3, #100	; 0x64
 800178c:	d859      	bhi.n	8001842 <Shell_Loop+0x202>
			{

			TIM1->CCR1=(alpha_speed*(TIM1->ARR))/100; //CCR1 car channel 1
 800178e:	4b46      	ldr	r3, [pc, #280]	; (80018a8 <Shell_Loop+0x268>)
 8001790:	781b      	ldrb	r3, [r3, #0]
 8001792:	461a      	mov	r2, r3
 8001794:	4b45      	ldr	r3, [pc, #276]	; (80018ac <Shell_Loop+0x26c>)
 8001796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001798:	fb02 f303 	mul.w	r3, r2, r3
 800179c:	4a43      	ldr	r2, [pc, #268]	; (80018ac <Shell_Loop+0x26c>)
 800179e:	4944      	ldr	r1, [pc, #272]	; (80018b0 <Shell_Loop+0x270>)
 80017a0:	fba1 1303 	umull	r1, r3, r1, r3
 80017a4:	095b      	lsrs	r3, r3, #5
 80017a6:	6353      	str	r3, [r2, #52]	; 0x34
			TIM1->CCR2=(TIM1->ARR) - (TIM1->CCR1); //100-alpha car complmentaire
 80017a8:	4b40      	ldr	r3, [pc, #256]	; (80018ac <Shell_Loop+0x26c>)
 80017aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80017ac:	4b3f      	ldr	r3, [pc, #252]	; (80018ac <Shell_Loop+0x26c>)
 80017ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017b0:	493e      	ldr	r1, [pc, #248]	; (80018ac <Shell_Loop+0x26c>)
 80017b2:	1ad3      	subs	r3, r2, r3
 80017b4:	638b      	str	r3, [r1, #56]	; 0x38
 80017b6:	e044      	b.n	8001842 <Shell_Loop+0x202>
			}
		}

		else if(strcmp(argv[0],"start")==0){
 80017b8:	4b32      	ldr	r3, [pc, #200]	; (8001884 <Shell_Loop+0x244>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	493d      	ldr	r1, [pc, #244]	; (80018b4 <Shell_Loop+0x274>)
 80017be:	4618      	mov	r0, r3
 80017c0:	f7fe fd2e 	bl	8000220 <strcmp>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d126      	bne.n	8001818 <Shell_Loop+0x1d8>
			TIM1->CCR1=(50*(TIM1->ARR))/100; //on fixe le rapport cyclique  50%
 80017ca:	4b38      	ldr	r3, [pc, #224]	; (80018ac <Shell_Loop+0x26c>)
 80017cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017ce:	2232      	movs	r2, #50	; 0x32
 80017d0:	fb02 f303 	mul.w	r3, r2, r3
 80017d4:	4a35      	ldr	r2, [pc, #212]	; (80018ac <Shell_Loop+0x26c>)
 80017d6:	4936      	ldr	r1, [pc, #216]	; (80018b0 <Shell_Loop+0x270>)
 80017d8:	fba1 1303 	umull	r1, r3, r1, r3
 80017dc:	095b      	lsrs	r3, r3, #5
 80017de:	6353      	str	r3, [r2, #52]	; 0x34
			TIM1->CCR2=(50*(TIM1->ARR))/100; //on fixe le rapport cyclique  50%
 80017e0:	4b32      	ldr	r3, [pc, #200]	; (80018ac <Shell_Loop+0x26c>)
 80017e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017e4:	2232      	movs	r2, #50	; 0x32
 80017e6:	fb02 f303 	mul.w	r3, r2, r3
 80017ea:	4a30      	ldr	r2, [pc, #192]	; (80018ac <Shell_Loop+0x26c>)
 80017ec:	4930      	ldr	r1, [pc, #192]	; (80018b0 <Shell_Loop+0x270>)
 80017ee:	fba1 1303 	umull	r1, r3, r1, r3
 80017f2:	095b      	lsrs	r3, r3, #5
 80017f4:	6393      	str	r3, [r2, #56]	; 0x38

			HAL_TIM_PWM_Start (&htim1, TIM_CHANNEL_1);
 80017f6:	2100      	movs	r1, #0
 80017f8:	482f      	ldr	r0, [pc, #188]	; (80018b8 <Shell_Loop+0x278>)
 80017fa:	f003 f98d 	bl	8004b18 <HAL_TIM_PWM_Start>
			HAL_TIMEx_PWMN_Start (&htim1, TIM_CHANNEL_1);
 80017fe:	2100      	movs	r1, #0
 8001800:	482d      	ldr	r0, [pc, #180]	; (80018b8 <Shell_Loop+0x278>)
 8001802:	f004 fb0d 	bl	8005e20 <HAL_TIMEx_PWMN_Start>
			HAL_TIM_PWM_Start (&htim1, TIM_CHANNEL_2);
 8001806:	2104      	movs	r1, #4
 8001808:	482b      	ldr	r0, [pc, #172]	; (80018b8 <Shell_Loop+0x278>)
 800180a:	f003 f985 	bl	8004b18 <HAL_TIM_PWM_Start>
			HAL_TIMEx_PWMN_Start (&htim1, TIM_CHANNEL_2);
 800180e:	2104      	movs	r1, #4
 8001810:	4829      	ldr	r0, [pc, #164]	; (80018b8 <Shell_Loop+0x278>)
 8001812:	f004 fb05 	bl	8005e20 <HAL_TIMEx_PWMN_Start>
 8001816:	e014      	b.n	8001842 <Shell_Loop+0x202>
		}

		else if(strcmp(argv[0],"stop")==0){
 8001818:	4b1a      	ldr	r3, [pc, #104]	; (8001884 <Shell_Loop+0x244>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4927      	ldr	r1, [pc, #156]	; (80018bc <Shell_Loop+0x27c>)
 800181e:	4618      	mov	r0, r3
 8001820:	f7fe fcfe 	bl	8000220 <strcmp>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d104      	bne.n	8001834 <Shell_Loop+0x1f4>
			 HAL_TIM_PWM_Stop (&htim1, TIM_CHANNEL_1);
 800182a:	2100      	movs	r1, #0
 800182c:	4822      	ldr	r0, [pc, #136]	; (80018b8 <Shell_Loop+0x278>)
 800182e:	f003 fa85 	bl	8004d3c <HAL_TIM_PWM_Stop>
 8001832:	e006      	b.n	8001842 <Shell_Loop+0x202>
				}

		else{
			HAL_UART_Transmit(&huart2, cmdNotFound, sizeof(cmdNotFound), HAL_MAX_DELAY);
 8001834:	f04f 33ff 	mov.w	r3, #4294967295
 8001838:	2214      	movs	r2, #20
 800183a:	4921      	ldr	r1, [pc, #132]	; (80018c0 <Shell_Loop+0x280>)
 800183c:	480b      	ldr	r0, [pc, #44]	; (800186c <Shell_Loop+0x22c>)
 800183e:	f004 fdb4 	bl	80063aa <HAL_UART_Transmit>
		}
		HAL_UART_Transmit(&huart2, prompt, sizeof(prompt), HAL_MAX_DELAY);
 8001842:	f04f 33ff 	mov.w	r3, #4294967295
 8001846:	221c      	movs	r2, #28
 8001848:	491e      	ldr	r1, [pc, #120]	; (80018c4 <Shell_Loop+0x284>)
 800184a:	4808      	ldr	r0, [pc, #32]	; (800186c <Shell_Loop+0x22c>)
 800184c:	f004 fdad 	bl	80063aa <HAL_UART_Transmit>
		newCmdReady = 0;
 8001850:	4b0d      	ldr	r3, [pc, #52]	; (8001888 <Shell_Loop+0x248>)
 8001852:	2200      	movs	r2, #0
 8001854:	601a      	str	r2, [r3, #0]

	}
}
 8001856:	bf00      	nop
 8001858:	3708      	adds	r7, #8
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	20000428 	.word	0x20000428
 8001864:	2000042c 	.word	0x2000042c
 8001868:	20000088 	.word	0x20000088
 800186c:	20000308 	.word	0x20000308
 8001870:	200004b4 	.word	0x200004b4
 8001874:	20000474 	.word	0x20000474
 8001878:	200004dc 	.word	0x200004dc
 800187c:	080098e8 	.word	0x080098e8
 8001880:	200004e0 	.word	0x200004e0
 8001884:	200004b8 	.word	0x200004b8
 8001888:	200004e4 	.word	0x200004e4
 800188c:	2000008c 	.word	0x2000008c
 8001890:	080098ec 	.word	0x080098ec
 8001894:	200000a4 	.word	0x200000a4
 8001898:	080098fc 	.word	0x080098fc
 800189c:	08009904 	.word	0x08009904
 80018a0:	20000430 	.word	0x20000430
 80018a4:	0800992c 	.word	0x0800992c
 80018a8:	20000470 	.word	0x20000470
 80018ac:	40012c00 	.word	0x40012c00
 80018b0:	51eb851f 	.word	0x51eb851f
 80018b4:	08009934 	.word	0x08009934
 80018b8:	20000270 	.word	0x20000270
 80018bc:	0800993c 	.word	0x0800993c
 80018c0:	20000090 	.word	0x20000090
 80018c4:	20000004 	.word	0x20000004

080018c8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef * huart){
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
	uartRxReceived = 1;
 80018d0:	4b05      	ldr	r3, [pc, #20]	; (80018e8 <HAL_UART_RxCpltCallback+0x20>)
 80018d2:	2201      	movs	r2, #1
 80018d4:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 80018d6:	2201      	movs	r2, #1
 80018d8:	4904      	ldr	r1, [pc, #16]	; (80018ec <HAL_UART_RxCpltCallback+0x24>)
 80018da:	4805      	ldr	r0, [pc, #20]	; (80018f0 <HAL_UART_RxCpltCallback+0x28>)
 80018dc:	f004 fdfc 	bl	80064d8 <HAL_UART_Receive_IT>
}
 80018e0:	bf00      	nop
 80018e2:	3708      	adds	r7, #8
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	20000428 	.word	0x20000428
 80018ec:	2000042c 	.word	0x2000042c
 80018f0:	20000308 	.word	0x20000308

080018f4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80018f4:	480d      	ldr	r0, [pc, #52]	; (800192c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80018f6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018f8:	480d      	ldr	r0, [pc, #52]	; (8001930 <LoopForever+0x6>)
  ldr r1, =_edata
 80018fa:	490e      	ldr	r1, [pc, #56]	; (8001934 <LoopForever+0xa>)
  ldr r2, =_sidata
 80018fc:	4a0e      	ldr	r2, [pc, #56]	; (8001938 <LoopForever+0xe>)
  movs r3, #0
 80018fe:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001900:	e002      	b.n	8001908 <LoopCopyDataInit>

08001902 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001902:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001904:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001906:	3304      	adds	r3, #4

08001908 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001908:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800190a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800190c:	d3f9      	bcc.n	8001902 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800190e:	4a0b      	ldr	r2, [pc, #44]	; (800193c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001910:	4c0b      	ldr	r4, [pc, #44]	; (8001940 <LoopForever+0x16>)
  movs r3, #0
 8001912:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001914:	e001      	b.n	800191a <LoopFillZerobss>

08001916 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001916:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001918:	3204      	adds	r2, #4

0800191a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800191a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800191c:	d3fb      	bcc.n	8001916 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800191e:	f7ff fb15 	bl	8000f4c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001922:	f006 ffd1 	bl	80088c8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001926:	f7ff f8c9 	bl	8000abc <main>

0800192a <LoopForever>:

LoopForever:
    b LoopForever
 800192a:	e7fe      	b.n	800192a <LoopForever>
  ldr   r0, =_estack
 800192c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001930:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001934:	20000124 	.word	0x20000124
  ldr r2, =_sidata
 8001938:	08009b78 	.word	0x08009b78
  ldr r2, =_sbss
 800193c:	20000124 	.word	0x20000124
  ldr r4, =_ebss
 8001940:	20000638 	.word	0x20000638

08001944 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001944:	e7fe      	b.n	8001944 <ADC1_2_IRQHandler>

08001946 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001946:	b580      	push	{r7, lr}
 8001948:	b082      	sub	sp, #8
 800194a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800194c:	2300      	movs	r3, #0
 800194e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001950:	2003      	movs	r0, #3
 8001952:	f001 fc96 	bl	8003282 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001956:	200f      	movs	r0, #15
 8001958:	f7ff f974 	bl	8000c44 <HAL_InitTick>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d002      	beq.n	8001968 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001962:	2301      	movs	r3, #1
 8001964:	71fb      	strb	r3, [r7, #7]
 8001966:	e001      	b.n	800196c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001968:	f7ff f948 	bl	8000bfc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800196c:	79fb      	ldrb	r3, [r7, #7]

}
 800196e:	4618      	mov	r0, r3
 8001970:	3708      	adds	r7, #8
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
	...

08001978 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800197c:	4b05      	ldr	r3, [pc, #20]	; (8001994 <HAL_IncTick+0x1c>)
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	4b05      	ldr	r3, [pc, #20]	; (8001998 <HAL_IncTick+0x20>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4413      	add	r3, r2
 8001986:	4a03      	ldr	r2, [pc, #12]	; (8001994 <HAL_IncTick+0x1c>)
 8001988:	6013      	str	r3, [r2, #0]
}
 800198a:	bf00      	nop
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr
 8001994:	200004e8 	.word	0x200004e8
 8001998:	200000c4 	.word	0x200000c4

0800199c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  return uwTick;
 80019a0:	4b03      	ldr	r3, [pc, #12]	; (80019b0 <HAL_GetTick+0x14>)
 80019a2:	681b      	ldr	r3, [r3, #0]
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	200004e8 	.word	0x200004e8

080019b4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b083      	sub	sp, #12
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
 80019bc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	689b      	ldr	r3, [r3, #8]
 80019c2:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	431a      	orrs	r2, r3
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	609a      	str	r2, [r3, #8]
}
 80019ce:	bf00      	nop
 80019d0:	370c      	adds	r7, #12
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr

080019da <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80019da:	b480      	push	{r7}
 80019dc:	b083      	sub	sp, #12
 80019de:	af00      	add	r7, sp, #0
 80019e0:	6078      	str	r0, [r7, #4]
 80019e2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	689b      	ldr	r3, [r3, #8]
 80019e8:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	431a      	orrs	r2, r3
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	609a      	str	r2, [r3, #8]
}
 80019f4:	bf00      	nop
 80019f6:	370c      	adds	r7, #12
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr

08001a00 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b083      	sub	sp, #12
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	370c      	adds	r7, #12
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr

08001a1c <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b087      	sub	sp, #28
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	60f8      	str	r0, [r7, #12]
 8001a24:	60b9      	str	r1, [r7, #8]
 8001a26:	607a      	str	r2, [r7, #4]
 8001a28:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	3360      	adds	r3, #96	; 0x60
 8001a2e:	461a      	mov	r2, r3
 8001a30:	68bb      	ldr	r3, [r7, #8]
 8001a32:	009b      	lsls	r3, r3, #2
 8001a34:	4413      	add	r3, r2
 8001a36:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	681a      	ldr	r2, [r3, #0]
 8001a3c:	4b08      	ldr	r3, [pc, #32]	; (8001a60 <LL_ADC_SetOffset+0x44>)
 8001a3e:	4013      	ands	r3, r2
 8001a40:	687a      	ldr	r2, [r7, #4]
 8001a42:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001a46:	683a      	ldr	r2, [r7, #0]
 8001a48:	430a      	orrs	r2, r1
 8001a4a:	4313      	orrs	r3, r2
 8001a4c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001a54:	bf00      	nop
 8001a56:	371c      	adds	r7, #28
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5e:	4770      	bx	lr
 8001a60:	03fff000 	.word	0x03fff000

08001a64 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b085      	sub	sp, #20
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
 8001a6c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	3360      	adds	r3, #96	; 0x60
 8001a72:	461a      	mov	r2, r3
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	009b      	lsls	r3, r3, #2
 8001a78:	4413      	add	r3, r2
 8001a7a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	3714      	adds	r7, #20
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr

08001a90 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b087      	sub	sp, #28
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	60f8      	str	r0, [r7, #12]
 8001a98:	60b9      	str	r1, [r7, #8]
 8001a9a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	3360      	adds	r3, #96	; 0x60
 8001aa0:	461a      	mov	r2, r3
 8001aa2:	68bb      	ldr	r3, [r7, #8]
 8001aa4:	009b      	lsls	r3, r3, #2
 8001aa6:	4413      	add	r3, r2
 8001aa8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	431a      	orrs	r2, r3
 8001ab6:	697b      	ldr	r3, [r7, #20]
 8001ab8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001aba:	bf00      	nop
 8001abc:	371c      	adds	r7, #28
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr

08001ac6 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001ac6:	b480      	push	{r7}
 8001ac8:	b087      	sub	sp, #28
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	60f8      	str	r0, [r7, #12]
 8001ace:	60b9      	str	r1, [r7, #8]
 8001ad0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	3360      	adds	r3, #96	; 0x60
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	68bb      	ldr	r3, [r7, #8]
 8001ada:	009b      	lsls	r3, r3, #2
 8001adc:	4413      	add	r3, r2
 8001ade:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	431a      	orrs	r2, r3
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001af0:	bf00      	nop
 8001af2:	371c      	adds	r7, #28
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr

08001afc <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b087      	sub	sp, #28
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	60f8      	str	r0, [r7, #12]
 8001b04:	60b9      	str	r1, [r7, #8]
 8001b06:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	3360      	adds	r3, #96	; 0x60
 8001b0c:	461a      	mov	r2, r3
 8001b0e:	68bb      	ldr	r3, [r7, #8]
 8001b10:	009b      	lsls	r3, r3, #2
 8001b12:	4413      	add	r3, r2
 8001b14:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	431a      	orrs	r2, r3
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001b26:	bf00      	nop
 8001b28:	371c      	adds	r7, #28
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr

08001b32 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001b32:	b480      	push	{r7}
 8001b34:	b083      	sub	sp, #12
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	6078      	str	r0, [r7, #4]
 8001b3a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	695b      	ldr	r3, [r3, #20]
 8001b40:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	431a      	orrs	r2, r3
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	615a      	str	r2, [r3, #20]
}
 8001b4c:	bf00      	nop
 8001b4e:	370c      	adds	r7, #12
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr

08001b58 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b083      	sub	sp, #12
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	68db      	ldr	r3, [r3, #12]
 8001b64:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d101      	bne.n	8001b70 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	e000      	b.n	8001b72 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001b70:	2300      	movs	r3, #0
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	370c      	adds	r7, #12
 8001b76:	46bd      	mov	sp, r7
 8001b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7c:	4770      	bx	lr

08001b7e <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001b7e:	b480      	push	{r7}
 8001b80:	b087      	sub	sp, #28
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	60f8      	str	r0, [r7, #12]
 8001b86:	60b9      	str	r1, [r7, #8]
 8001b88:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	3330      	adds	r3, #48	; 0x30
 8001b8e:	461a      	mov	r2, r3
 8001b90:	68bb      	ldr	r3, [r7, #8]
 8001b92:	0a1b      	lsrs	r3, r3, #8
 8001b94:	009b      	lsls	r3, r3, #2
 8001b96:	f003 030c 	and.w	r3, r3, #12
 8001b9a:	4413      	add	r3, r2
 8001b9c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	68bb      	ldr	r3, [r7, #8]
 8001ba4:	f003 031f 	and.w	r3, r3, #31
 8001ba8:	211f      	movs	r1, #31
 8001baa:	fa01 f303 	lsl.w	r3, r1, r3
 8001bae:	43db      	mvns	r3, r3
 8001bb0:	401a      	ands	r2, r3
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	0e9b      	lsrs	r3, r3, #26
 8001bb6:	f003 011f 	and.w	r1, r3, #31
 8001bba:	68bb      	ldr	r3, [r7, #8]
 8001bbc:	f003 031f 	and.w	r3, r3, #31
 8001bc0:	fa01 f303 	lsl.w	r3, r1, r3
 8001bc4:	431a      	orrs	r2, r3
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001bca:	bf00      	nop
 8001bcc:	371c      	adds	r7, #28
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr

08001bd6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001bd6:	b480      	push	{r7}
 8001bd8:	b087      	sub	sp, #28
 8001bda:	af00      	add	r7, sp, #0
 8001bdc:	60f8      	str	r0, [r7, #12]
 8001bde:	60b9      	str	r1, [r7, #8]
 8001be0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	3314      	adds	r3, #20
 8001be6:	461a      	mov	r2, r3
 8001be8:	68bb      	ldr	r3, [r7, #8]
 8001bea:	0e5b      	lsrs	r3, r3, #25
 8001bec:	009b      	lsls	r3, r3, #2
 8001bee:	f003 0304 	and.w	r3, r3, #4
 8001bf2:	4413      	add	r3, r2
 8001bf4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001bf6:	697b      	ldr	r3, [r7, #20]
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	68bb      	ldr	r3, [r7, #8]
 8001bfc:	0d1b      	lsrs	r3, r3, #20
 8001bfe:	f003 031f 	and.w	r3, r3, #31
 8001c02:	2107      	movs	r1, #7
 8001c04:	fa01 f303 	lsl.w	r3, r1, r3
 8001c08:	43db      	mvns	r3, r3
 8001c0a:	401a      	ands	r2, r3
 8001c0c:	68bb      	ldr	r3, [r7, #8]
 8001c0e:	0d1b      	lsrs	r3, r3, #20
 8001c10:	f003 031f 	and.w	r3, r3, #31
 8001c14:	6879      	ldr	r1, [r7, #4]
 8001c16:	fa01 f303 	lsl.w	r3, r1, r3
 8001c1a:	431a      	orrs	r2, r3
 8001c1c:	697b      	ldr	r3, [r7, #20]
 8001c1e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001c20:	bf00      	nop
 8001c22:	371c      	adds	r7, #28
 8001c24:	46bd      	mov	sp, r7
 8001c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2a:	4770      	bx	lr

08001c2c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b085      	sub	sp, #20
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	60f8      	str	r0, [r7, #12]
 8001c34:	60b9      	str	r1, [r7, #8]
 8001c36:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	4a0f      	ldr	r2, [pc, #60]	; (8001c78 <LL_ADC_SetChannelSingleDiff+0x4c>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d10a      	bne.n	8001c56 <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001c46:	68bb      	ldr	r3, [r7, #8]
 8001c48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c4c:	431a      	orrs	r2, r3
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8001c54:	e00a      	b.n	8001c6c <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001c5c:	68bb      	ldr	r3, [r7, #8]
 8001c5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c62:	43db      	mvns	r3, r3
 8001c64:	401a      	ands	r2, r3
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8001c6c:	bf00      	nop
 8001c6e:	3714      	adds	r7, #20
 8001c70:	46bd      	mov	sp, r7
 8001c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c76:	4770      	bx	lr
 8001c78:	407f0000 	.word	0x407f0000

08001c7c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b083      	sub	sp, #12
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	f003 031f 	and.w	r3, r3, #31
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	370c      	adds	r7, #12
 8001c90:	46bd      	mov	sp, r7
 8001c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c96:	4770      	bx	lr

08001c98 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b083      	sub	sp, #12
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	689b      	ldr	r3, [r3, #8]
 8001ca4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	370c      	adds	r7, #12
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr

08001cb4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001cc4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001cc8:	687a      	ldr	r2, [r7, #4]
 8001cca:	6093      	str	r3, [r2, #8]
}
 8001ccc:	bf00      	nop
 8001cce:	370c      	adds	r7, #12
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr

08001cd8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b083      	sub	sp, #12
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	689b      	ldr	r3, [r3, #8]
 8001ce4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001ce8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001cec:	d101      	bne.n	8001cf2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001cee:	2301      	movs	r3, #1
 8001cf0:	e000      	b.n	8001cf4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001cf2:	2300      	movs	r3, #0
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	370c      	adds	r7, #12
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr

08001d00 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	689b      	ldr	r3, [r3, #8]
 8001d0c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001d10:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001d14:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001d1c:	bf00      	nop
 8001d1e:	370c      	adds	r7, #12
 8001d20:	46bd      	mov	sp, r7
 8001d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d26:	4770      	bx	lr

08001d28 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b083      	sub	sp, #12
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	689b      	ldr	r3, [r3, #8]
 8001d34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d38:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001d3c:	d101      	bne.n	8001d42 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e000      	b.n	8001d44 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001d42:	2300      	movs	r3, #0
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	370c      	adds	r7, #12
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4e:	4770      	bx	lr

08001d50 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b083      	sub	sp, #12
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	689b      	ldr	r3, [r3, #8]
 8001d5c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001d60:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001d64:	f043 0201 	orr.w	r2, r3, #1
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001d6c:	bf00      	nop
 8001d6e:	370c      	adds	r7, #12
 8001d70:	46bd      	mov	sp, r7
 8001d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d76:	4770      	bx	lr

08001d78 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b083      	sub	sp, #12
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	689b      	ldr	r3, [r3, #8]
 8001d84:	f003 0301 	and.w	r3, r3, #1
 8001d88:	2b01      	cmp	r3, #1
 8001d8a:	d101      	bne.n	8001d90 <LL_ADC_IsEnabled+0x18>
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	e000      	b.n	8001d92 <LL_ADC_IsEnabled+0x1a>
 8001d90:	2300      	movs	r3, #0
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	370c      	adds	r7, #12
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr

08001d9e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001d9e:	b480      	push	{r7}
 8001da0:	b083      	sub	sp, #12
 8001da2:	af00      	add	r7, sp, #0
 8001da4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	689b      	ldr	r3, [r3, #8]
 8001daa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001dae:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001db2:	f043 0204 	orr.w	r2, r3, #4
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001dba:	bf00      	nop
 8001dbc:	370c      	adds	r7, #12
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr

08001dc6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001dc6:	b480      	push	{r7}
 8001dc8:	b083      	sub	sp, #12
 8001dca:	af00      	add	r7, sp, #0
 8001dcc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	f003 0304 	and.w	r3, r3, #4
 8001dd6:	2b04      	cmp	r3, #4
 8001dd8:	d101      	bne.n	8001dde <LL_ADC_REG_IsConversionOngoing+0x18>
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e000      	b.n	8001de0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001dde:	2300      	movs	r3, #0
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	370c      	adds	r7, #12
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr

08001dec <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b083      	sub	sp, #12
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	f003 0308 	and.w	r3, r3, #8
 8001dfc:	2b08      	cmp	r3, #8
 8001dfe:	d101      	bne.n	8001e04 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001e00:	2301      	movs	r3, #1
 8001e02:	e000      	b.n	8001e06 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001e04:	2300      	movs	r3, #0
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	370c      	adds	r7, #12
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
	...

08001e14 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001e14:	b590      	push	{r4, r7, lr}
 8001e16:	b089      	sub	sp, #36	; 0x24
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001e20:	2300      	movs	r3, #0
 8001e22:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d101      	bne.n	8001e2e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	e1af      	b.n	800218e <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	695b      	ldr	r3, [r3, #20]
 8001e32:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d109      	bne.n	8001e50 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	f7fe fcb3 	bl	80007a8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2200      	movs	r2, #0
 8001e46:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4618      	mov	r0, r3
 8001e56:	f7ff ff3f 	bl	8001cd8 <LL_ADC_IsDeepPowerDownEnabled>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d004      	beq.n	8001e6a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4618      	mov	r0, r3
 8001e66:	f7ff ff25 	bl	8001cb4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f7ff ff5a 	bl	8001d28 <LL_ADC_IsInternalRegulatorEnabled>
 8001e74:	4603      	mov	r3, r0
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d115      	bne.n	8001ea6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f7ff ff3e 	bl	8001d00 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001e84:	4b9f      	ldr	r3, [pc, #636]	; (8002104 <HAL_ADC_Init+0x2f0>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	099b      	lsrs	r3, r3, #6
 8001e8a:	4a9f      	ldr	r2, [pc, #636]	; (8002108 <HAL_ADC_Init+0x2f4>)
 8001e8c:	fba2 2303 	umull	r2, r3, r2, r3
 8001e90:	099b      	lsrs	r3, r3, #6
 8001e92:	3301      	adds	r3, #1
 8001e94:	005b      	lsls	r3, r3, #1
 8001e96:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001e98:	e002      	b.n	8001ea0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001e9a:	68bb      	ldr	r3, [r7, #8]
 8001e9c:	3b01      	subs	r3, #1
 8001e9e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d1f9      	bne.n	8001e9a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f7ff ff3c 	bl	8001d28 <LL_ADC_IsInternalRegulatorEnabled>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d10d      	bne.n	8001ed2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001eba:	f043 0210 	orr.w	r2, r3, #16
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ec6:	f043 0201 	orr.w	r2, r3, #1
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f7ff ff75 	bl	8001dc6 <LL_ADC_REG_IsConversionOngoing>
 8001edc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ee2:	f003 0310 	and.w	r3, r3, #16
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	f040 8148 	bne.w	800217c <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	f040 8144 	bne.w	800217c <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ef8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001efc:	f043 0202 	orr.w	r2, r3, #2
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7ff ff35 	bl	8001d78 <LL_ADC_IsEnabled>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d141      	bne.n	8001f98 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001f1c:	d004      	beq.n	8001f28 <HAL_ADC_Init+0x114>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4a7a      	ldr	r2, [pc, #488]	; (800210c <HAL_ADC_Init+0x2f8>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d10f      	bne.n	8001f48 <HAL_ADC_Init+0x134>
 8001f28:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001f2c:	f7ff ff24 	bl	8001d78 <LL_ADC_IsEnabled>
 8001f30:	4604      	mov	r4, r0
 8001f32:	4876      	ldr	r0, [pc, #472]	; (800210c <HAL_ADC_Init+0x2f8>)
 8001f34:	f7ff ff20 	bl	8001d78 <LL_ADC_IsEnabled>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	4323      	orrs	r3, r4
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	bf0c      	ite	eq
 8001f40:	2301      	moveq	r3, #1
 8001f42:	2300      	movne	r3, #0
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	e012      	b.n	8001f6e <HAL_ADC_Init+0x15a>
 8001f48:	4871      	ldr	r0, [pc, #452]	; (8002110 <HAL_ADC_Init+0x2fc>)
 8001f4a:	f7ff ff15 	bl	8001d78 <LL_ADC_IsEnabled>
 8001f4e:	4604      	mov	r4, r0
 8001f50:	4870      	ldr	r0, [pc, #448]	; (8002114 <HAL_ADC_Init+0x300>)
 8001f52:	f7ff ff11 	bl	8001d78 <LL_ADC_IsEnabled>
 8001f56:	4603      	mov	r3, r0
 8001f58:	431c      	orrs	r4, r3
 8001f5a:	486f      	ldr	r0, [pc, #444]	; (8002118 <HAL_ADC_Init+0x304>)
 8001f5c:	f7ff ff0c 	bl	8001d78 <LL_ADC_IsEnabled>
 8001f60:	4603      	mov	r3, r0
 8001f62:	4323      	orrs	r3, r4
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	bf0c      	ite	eq
 8001f68:	2301      	moveq	r3, #1
 8001f6a:	2300      	movne	r3, #0
 8001f6c:	b2db      	uxtb	r3, r3
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d012      	beq.n	8001f98 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001f7a:	d004      	beq.n	8001f86 <HAL_ADC_Init+0x172>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a62      	ldr	r2, [pc, #392]	; (800210c <HAL_ADC_Init+0x2f8>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d101      	bne.n	8001f8a <HAL_ADC_Init+0x176>
 8001f86:	4a65      	ldr	r2, [pc, #404]	; (800211c <HAL_ADC_Init+0x308>)
 8001f88:	e000      	b.n	8001f8c <HAL_ADC_Init+0x178>
 8001f8a:	4a65      	ldr	r2, [pc, #404]	; (8002120 <HAL_ADC_Init+0x30c>)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	4619      	mov	r1, r3
 8001f92:	4610      	mov	r0, r2
 8001f94:	f7ff fd0e 	bl	80019b4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	7f5b      	ldrb	r3, [r3, #29]
 8001f9c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001fa2:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8001fa8:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8001fae:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001fb6:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001fc2:	2b01      	cmp	r3, #1
 8001fc4:	d106      	bne.n	8001fd4 <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fca:	3b01      	subs	r3, #1
 8001fcc:	045b      	lsls	r3, r3, #17
 8001fce:	69ba      	ldr	r2, [r7, #24]
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d009      	beq.n	8001ff0 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fe0:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe8:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001fea:	69ba      	ldr	r2, [r7, #24]
 8001fec:	4313      	orrs	r3, r2
 8001fee:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	68da      	ldr	r2, [r3, #12]
 8001ff6:	4b4b      	ldr	r3, [pc, #300]	; (8002124 <HAL_ADC_Init+0x310>)
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	687a      	ldr	r2, [r7, #4]
 8001ffc:	6812      	ldr	r2, [r2, #0]
 8001ffe:	69b9      	ldr	r1, [r7, #24]
 8002000:	430b      	orrs	r3, r1
 8002002:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	691b      	ldr	r3, [r3, #16]
 800200a:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	430a      	orrs	r2, r1
 8002018:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4618      	mov	r0, r3
 8002020:	f7ff fed1 	bl	8001dc6 <LL_ADC_REG_IsConversionOngoing>
 8002024:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4618      	mov	r0, r3
 800202c:	f7ff fede 	bl	8001dec <LL_ADC_INJ_IsConversionOngoing>
 8002030:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d17f      	bne.n	8002138 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d17c      	bne.n	8002138 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002042:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800204a:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800204c:	4313      	orrs	r3, r2
 800204e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	68db      	ldr	r3, [r3, #12]
 8002056:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800205a:	f023 0302 	bic.w	r3, r3, #2
 800205e:	687a      	ldr	r2, [r7, #4]
 8002060:	6812      	ldr	r2, [r2, #0]
 8002062:	69b9      	ldr	r1, [r7, #24]
 8002064:	430b      	orrs	r3, r1
 8002066:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	691b      	ldr	r3, [r3, #16]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d017      	beq.n	80020a0 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	691a      	ldr	r2, [r3, #16]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800207e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002088:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800208c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002090:	687a      	ldr	r2, [r7, #4]
 8002092:	6911      	ldr	r1, [r2, #16]
 8002094:	687a      	ldr	r2, [r7, #4]
 8002096:	6812      	ldr	r2, [r2, #0]
 8002098:	430b      	orrs	r3, r1
 800209a:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 800209e:	e013      	b.n	80020c8 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	691a      	ldr	r2, [r3, #16]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80020ae:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80020b8:	687a      	ldr	r2, [r7, #4]
 80020ba:	6812      	ldr	r2, [r2, #0]
 80020bc:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80020c0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80020c4:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80020ce:	2b01      	cmp	r3, #1
 80020d0:	d12a      	bne.n	8002128 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	691b      	ldr	r3, [r3, #16]
 80020d8:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80020dc:	f023 0304 	bic.w	r3, r3, #4
 80020e0:	687a      	ldr	r2, [r7, #4]
 80020e2:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80020e4:	687a      	ldr	r2, [r7, #4]
 80020e6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80020e8:	4311      	orrs	r1, r2
 80020ea:	687a      	ldr	r2, [r7, #4]
 80020ec:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80020ee:	4311      	orrs	r1, r2
 80020f0:	687a      	ldr	r2, [r7, #4]
 80020f2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80020f4:	430a      	orrs	r2, r1
 80020f6:	431a      	orrs	r2, r3
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f042 0201 	orr.w	r2, r2, #1
 8002100:	611a      	str	r2, [r3, #16]
 8002102:	e019      	b.n	8002138 <HAL_ADC_Init+0x324>
 8002104:	20000000 	.word	0x20000000
 8002108:	053e2d63 	.word	0x053e2d63
 800210c:	50000100 	.word	0x50000100
 8002110:	50000400 	.word	0x50000400
 8002114:	50000500 	.word	0x50000500
 8002118:	50000600 	.word	0x50000600
 800211c:	50000300 	.word	0x50000300
 8002120:	50000700 	.word	0x50000700
 8002124:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	691a      	ldr	r2, [r3, #16]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f022 0201 	bic.w	r2, r2, #1
 8002136:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	695b      	ldr	r3, [r3, #20]
 800213c:	2b01      	cmp	r3, #1
 800213e:	d10c      	bne.n	800215a <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002146:	f023 010f 	bic.w	r1, r3, #15
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6a1b      	ldr	r3, [r3, #32]
 800214e:	1e5a      	subs	r2, r3, #1
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	430a      	orrs	r2, r1
 8002156:	631a      	str	r2, [r3, #48]	; 0x30
 8002158:	e007      	b.n	800216a <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f022 020f 	bic.w	r2, r2, #15
 8002168:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800216e:	f023 0303 	bic.w	r3, r3, #3
 8002172:	f043 0201 	orr.w	r2, r3, #1
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	65da      	str	r2, [r3, #92]	; 0x5c
 800217a:	e007      	b.n	800218c <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002180:	f043 0210 	orr.w	r2, r3, #16
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002188:	2301      	movs	r3, #1
 800218a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800218c:	7ffb      	ldrb	r3, [r7, #31]
}
 800218e:	4618      	mov	r0, r3
 8002190:	3724      	adds	r7, #36	; 0x24
 8002192:	46bd      	mov	sp, r7
 8002194:	bd90      	pop	{r4, r7, pc}
 8002196:	bf00      	nop

08002198 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b086      	sub	sp, #24
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80021a8:	d004      	beq.n	80021b4 <HAL_ADC_Start+0x1c>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4a67      	ldr	r2, [pc, #412]	; (800234c <HAL_ADC_Start+0x1b4>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d101      	bne.n	80021b8 <HAL_ADC_Start+0x20>
 80021b4:	4b66      	ldr	r3, [pc, #408]	; (8002350 <HAL_ADC_Start+0x1b8>)
 80021b6:	e000      	b.n	80021ba <HAL_ADC_Start+0x22>
 80021b8:	4b66      	ldr	r3, [pc, #408]	; (8002354 <HAL_ADC_Start+0x1bc>)
 80021ba:	4618      	mov	r0, r3
 80021bc:	f7ff fd5e 	bl	8001c7c <LL_ADC_GetMultimode>
 80021c0:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4618      	mov	r0, r3
 80021c8:	f7ff fdfd 	bl	8001dc6 <LL_ADC_REG_IsConversionOngoing>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	f040 80b4 	bne.w	800233c <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80021da:	2b01      	cmp	r3, #1
 80021dc:	d101      	bne.n	80021e2 <HAL_ADC_Start+0x4a>
 80021de:	2302      	movs	r3, #2
 80021e0:	e0af      	b.n	8002342 <HAL_ADC_Start+0x1aa>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2201      	movs	r2, #1
 80021e6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f000 fe0c 	bl	8002e08 <ADC_Enable>
 80021f0:	4603      	mov	r3, r0
 80021f2:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80021f4:	7dfb      	ldrb	r3, [r7, #23]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	f040 809b 	bne.w	8002332 <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002200:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002204:	f023 0301 	bic.w	r3, r3, #1
 8002208:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a4d      	ldr	r2, [pc, #308]	; (800234c <HAL_ADC_Start+0x1b4>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d009      	beq.n	800222e <HAL_ADC_Start+0x96>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4a4e      	ldr	r2, [pc, #312]	; (8002358 <HAL_ADC_Start+0x1c0>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d002      	beq.n	800222a <HAL_ADC_Start+0x92>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	e003      	b.n	8002232 <HAL_ADC_Start+0x9a>
 800222a:	4b4c      	ldr	r3, [pc, #304]	; (800235c <HAL_ADC_Start+0x1c4>)
 800222c:	e001      	b.n	8002232 <HAL_ADC_Start+0x9a>
 800222e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002232:	687a      	ldr	r2, [r7, #4]
 8002234:	6812      	ldr	r2, [r2, #0]
 8002236:	4293      	cmp	r3, r2
 8002238:	d002      	beq.n	8002240 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800223a:	693b      	ldr	r3, [r7, #16]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d105      	bne.n	800224c <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002244:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002250:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002254:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002258:	d106      	bne.n	8002268 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800225e:	f023 0206 	bic.w	r2, r3, #6
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	661a      	str	r2, [r3, #96]	; 0x60
 8002266:	e002      	b.n	800226e <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2200      	movs	r2, #0
 800226c:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	221c      	movs	r2, #28
 8002274:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2200      	movs	r2, #0
 800227a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a32      	ldr	r2, [pc, #200]	; (800234c <HAL_ADC_Start+0x1b4>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d009      	beq.n	800229c <HAL_ADC_Start+0x104>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a32      	ldr	r2, [pc, #200]	; (8002358 <HAL_ADC_Start+0x1c0>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d002      	beq.n	8002298 <HAL_ADC_Start+0x100>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	e003      	b.n	80022a0 <HAL_ADC_Start+0x108>
 8002298:	4b30      	ldr	r3, [pc, #192]	; (800235c <HAL_ADC_Start+0x1c4>)
 800229a:	e001      	b.n	80022a0 <HAL_ADC_Start+0x108>
 800229c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80022a0:	687a      	ldr	r2, [r7, #4]
 80022a2:	6812      	ldr	r2, [r2, #0]
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d008      	beq.n	80022ba <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d005      	beq.n	80022ba <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80022ae:	693b      	ldr	r3, [r7, #16]
 80022b0:	2b05      	cmp	r3, #5
 80022b2:	d002      	beq.n	80022ba <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80022b4:	693b      	ldr	r3, [r7, #16]
 80022b6:	2b09      	cmp	r3, #9
 80022b8:	d114      	bne.n	80022e4 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	68db      	ldr	r3, [r3, #12]
 80022c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d007      	beq.n	80022d8 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022cc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80022d0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4618      	mov	r0, r3
 80022de:	f7ff fd5e 	bl	8001d9e <LL_ADC_REG_StartConversion>
 80022e2:	e02d      	b.n	8002340 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022e8:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a15      	ldr	r2, [pc, #84]	; (800234c <HAL_ADC_Start+0x1b4>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d009      	beq.n	800230e <HAL_ADC_Start+0x176>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4a16      	ldr	r2, [pc, #88]	; (8002358 <HAL_ADC_Start+0x1c0>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d002      	beq.n	800230a <HAL_ADC_Start+0x172>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	e003      	b.n	8002312 <HAL_ADC_Start+0x17a>
 800230a:	4b14      	ldr	r3, [pc, #80]	; (800235c <HAL_ADC_Start+0x1c4>)
 800230c:	e001      	b.n	8002312 <HAL_ADC_Start+0x17a>
 800230e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002312:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	68db      	ldr	r3, [r3, #12]
 8002318:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800231c:	2b00      	cmp	r3, #0
 800231e:	d00f      	beq.n	8002340 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002324:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002328:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	65da      	str	r2, [r3, #92]	; 0x5c
 8002330:	e006      	b.n	8002340 <HAL_ADC_Start+0x1a8>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2200      	movs	r2, #0
 8002336:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 800233a:	e001      	b.n	8002340 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800233c:	2302      	movs	r3, #2
 800233e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002340:	7dfb      	ldrb	r3, [r7, #23]
}
 8002342:	4618      	mov	r0, r3
 8002344:	3718      	adds	r7, #24
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	50000100 	.word	0x50000100
 8002350:	50000300 	.word	0x50000300
 8002354:	50000700 	.word	0x50000700
 8002358:	50000500 	.word	0x50000500
 800235c:	50000400 	.word	0x50000400

08002360 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b088      	sub	sp, #32
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
 8002368:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002372:	d004      	beq.n	800237e <HAL_ADC_PollForConversion+0x1e>
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a77      	ldr	r2, [pc, #476]	; (8002558 <HAL_ADC_PollForConversion+0x1f8>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d101      	bne.n	8002382 <HAL_ADC_PollForConversion+0x22>
 800237e:	4b77      	ldr	r3, [pc, #476]	; (800255c <HAL_ADC_PollForConversion+0x1fc>)
 8002380:	e000      	b.n	8002384 <HAL_ADC_PollForConversion+0x24>
 8002382:	4b77      	ldr	r3, [pc, #476]	; (8002560 <HAL_ADC_PollForConversion+0x200>)
 8002384:	4618      	mov	r0, r3
 8002386:	f7ff fc79 	bl	8001c7c <LL_ADC_GetMultimode>
 800238a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	699b      	ldr	r3, [r3, #24]
 8002390:	2b08      	cmp	r3, #8
 8002392:	d102      	bne.n	800239a <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002394:	2308      	movs	r3, #8
 8002396:	61fb      	str	r3, [r7, #28]
 8002398:	e037      	b.n	800240a <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d005      	beq.n	80023ac <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	2b05      	cmp	r3, #5
 80023a4:	d002      	beq.n	80023ac <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80023a6:	697b      	ldr	r3, [r7, #20]
 80023a8:	2b09      	cmp	r3, #9
 80023aa:	d111      	bne.n	80023d0 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	68db      	ldr	r3, [r3, #12]
 80023b2:	f003 0301 	and.w	r3, r3, #1
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d007      	beq.n	80023ca <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023be:	f043 0220 	orr.w	r2, r3, #32
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	e0c1      	b.n	800254e <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80023ca:	2304      	movs	r3, #4
 80023cc:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80023ce:	e01c      	b.n	800240a <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80023d8:	d004      	beq.n	80023e4 <HAL_ADC_PollForConversion+0x84>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4a5e      	ldr	r2, [pc, #376]	; (8002558 <HAL_ADC_PollForConversion+0x1f8>)
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d101      	bne.n	80023e8 <HAL_ADC_PollForConversion+0x88>
 80023e4:	4b5d      	ldr	r3, [pc, #372]	; (800255c <HAL_ADC_PollForConversion+0x1fc>)
 80023e6:	e000      	b.n	80023ea <HAL_ADC_PollForConversion+0x8a>
 80023e8:	4b5d      	ldr	r3, [pc, #372]	; (8002560 <HAL_ADC_PollForConversion+0x200>)
 80023ea:	4618      	mov	r0, r3
 80023ec:	f7ff fc54 	bl	8001c98 <LL_ADC_GetMultiDMATransfer>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d007      	beq.n	8002406 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023fa:	f043 0220 	orr.w	r2, r3, #32
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 8002402:	2301      	movs	r3, #1
 8002404:	e0a3      	b.n	800254e <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002406:	2304      	movs	r3, #4
 8002408:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800240a:	f7ff fac7 	bl	800199c <HAL_GetTick>
 800240e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002410:	e021      	b.n	8002456 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002418:	d01d      	beq.n	8002456 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800241a:	f7ff fabf 	bl	800199c <HAL_GetTick>
 800241e:	4602      	mov	r2, r0
 8002420:	693b      	ldr	r3, [r7, #16]
 8002422:	1ad3      	subs	r3, r2, r3
 8002424:	683a      	ldr	r2, [r7, #0]
 8002426:	429a      	cmp	r2, r3
 8002428:	d302      	bcc.n	8002430 <HAL_ADC_PollForConversion+0xd0>
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d112      	bne.n	8002456 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	69fb      	ldr	r3, [r7, #28]
 8002438:	4013      	ands	r3, r2
 800243a:	2b00      	cmp	r3, #0
 800243c:	d10b      	bne.n	8002456 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002442:	f043 0204 	orr.w	r2, r3, #4
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2200      	movs	r2, #0
 800244e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

          return HAL_TIMEOUT;
 8002452:	2303      	movs	r3, #3
 8002454:	e07b      	b.n	800254e <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	69fb      	ldr	r3, [r7, #28]
 800245e:	4013      	ands	r3, r2
 8002460:	2b00      	cmp	r3, #0
 8002462:	d0d6      	beq.n	8002412 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002468:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4618      	mov	r0, r3
 8002476:	f7ff fb6f 	bl	8001b58 <LL_ADC_REG_IsTriggerSourceSWStart>
 800247a:	4603      	mov	r3, r0
 800247c:	2b00      	cmp	r3, #0
 800247e:	d01c      	beq.n	80024ba <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	7f5b      	ldrb	r3, [r3, #29]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d118      	bne.n	80024ba <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f003 0308 	and.w	r3, r3, #8
 8002492:	2b08      	cmp	r3, #8
 8002494:	d111      	bne.n	80024ba <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800249a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	65da      	str	r2, [r3, #92]	; 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024a6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d105      	bne.n	80024ba <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024b2:	f043 0201 	orr.w	r2, r3, #1
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a26      	ldr	r2, [pc, #152]	; (8002558 <HAL_ADC_PollForConversion+0x1f8>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d009      	beq.n	80024d8 <HAL_ADC_PollForConversion+0x178>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a26      	ldr	r2, [pc, #152]	; (8002564 <HAL_ADC_PollForConversion+0x204>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d002      	beq.n	80024d4 <HAL_ADC_PollForConversion+0x174>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	e003      	b.n	80024dc <HAL_ADC_PollForConversion+0x17c>
 80024d4:	4b24      	ldr	r3, [pc, #144]	; (8002568 <HAL_ADC_PollForConversion+0x208>)
 80024d6:	e001      	b.n	80024dc <HAL_ADC_PollForConversion+0x17c>
 80024d8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80024dc:	687a      	ldr	r2, [r7, #4]
 80024de:	6812      	ldr	r2, [r2, #0]
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d008      	beq.n	80024f6 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d005      	beq.n	80024f6 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	2b05      	cmp	r3, #5
 80024ee:	d002      	beq.n	80024f6 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80024f0:	697b      	ldr	r3, [r7, #20]
 80024f2:	2b09      	cmp	r3, #9
 80024f4:	d104      	bne.n	8002500 <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	68db      	ldr	r3, [r3, #12]
 80024fc:	61bb      	str	r3, [r7, #24]
 80024fe:	e014      	b.n	800252a <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4a14      	ldr	r2, [pc, #80]	; (8002558 <HAL_ADC_PollForConversion+0x1f8>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d009      	beq.n	800251e <HAL_ADC_PollForConversion+0x1be>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4a15      	ldr	r2, [pc, #84]	; (8002564 <HAL_ADC_PollForConversion+0x204>)
 8002510:	4293      	cmp	r3, r2
 8002512:	d002      	beq.n	800251a <HAL_ADC_PollForConversion+0x1ba>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	e003      	b.n	8002522 <HAL_ADC_PollForConversion+0x1c2>
 800251a:	4b13      	ldr	r3, [pc, #76]	; (8002568 <HAL_ADC_PollForConversion+0x208>)
 800251c:	e001      	b.n	8002522 <HAL_ADC_PollForConversion+0x1c2>
 800251e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002522:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	68db      	ldr	r3, [r3, #12]
 8002528:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	2b08      	cmp	r3, #8
 800252e:	d104      	bne.n	800253a <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	2208      	movs	r2, #8
 8002536:	601a      	str	r2, [r3, #0]
 8002538:	e008      	b.n	800254c <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800253a:	69bb      	ldr	r3, [r7, #24]
 800253c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002540:	2b00      	cmp	r3, #0
 8002542:	d103      	bne.n	800254c <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	220c      	movs	r2, #12
 800254a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800254c:	2300      	movs	r3, #0
}
 800254e:	4618      	mov	r0, r3
 8002550:	3720      	adds	r7, #32
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	50000100 	.word	0x50000100
 800255c:	50000300 	.word	0x50000300
 8002560:	50000700 	.word	0x50000700
 8002564:	50000500 	.word	0x50000500
 8002568:	50000400 	.word	0x50000400

0800256c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800257a:	4618      	mov	r0, r3
 800257c:	370c      	adds	r7, #12
 800257e:	46bd      	mov	sp, r7
 8002580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002584:	4770      	bx	lr
	...

08002588 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b0b6      	sub	sp, #216	; 0xd8
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
 8002590:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002592:	2300      	movs	r3, #0
 8002594:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002598:	2300      	movs	r3, #0
 800259a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80025a2:	2b01      	cmp	r3, #1
 80025a4:	d102      	bne.n	80025ac <HAL_ADC_ConfigChannel+0x24>
 80025a6:	2302      	movs	r3, #2
 80025a8:	f000 bc13 	b.w	8002dd2 <HAL_ADC_ConfigChannel+0x84a>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2201      	movs	r2, #1
 80025b0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4618      	mov	r0, r3
 80025ba:	f7ff fc04 	bl	8001dc6 <LL_ADC_REG_IsConversionOngoing>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	f040 83f3 	bne.w	8002dac <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6818      	ldr	r0, [r3, #0]
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	6859      	ldr	r1, [r3, #4]
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	461a      	mov	r2, r3
 80025d4:	f7ff fad3 	bl	8001b7e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4618      	mov	r0, r3
 80025de:	f7ff fbf2 	bl	8001dc6 <LL_ADC_REG_IsConversionOngoing>
 80025e2:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4618      	mov	r0, r3
 80025ec:	f7ff fbfe 	bl	8001dec <LL_ADC_INJ_IsConversionOngoing>
 80025f0:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80025f4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	f040 81d9 	bne.w	80029b0 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80025fe:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002602:	2b00      	cmp	r3, #0
 8002604:	f040 81d4 	bne.w	80029b0 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002610:	d10f      	bne.n	8002632 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6818      	ldr	r0, [r3, #0]
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	2200      	movs	r2, #0
 800261c:	4619      	mov	r1, r3
 800261e:	f7ff fada 	bl	8001bd6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800262a:	4618      	mov	r0, r3
 800262c:	f7ff fa81 	bl	8001b32 <LL_ADC_SetSamplingTimeCommonConfig>
 8002630:	e00e      	b.n	8002650 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6818      	ldr	r0, [r3, #0]
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	6819      	ldr	r1, [r3, #0]
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	461a      	mov	r2, r3
 8002640:	f7ff fac9 	bl	8001bd6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	2100      	movs	r1, #0
 800264a:	4618      	mov	r0, r3
 800264c:	f7ff fa71 	bl	8001b32 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	695a      	ldr	r2, [r3, #20]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	68db      	ldr	r3, [r3, #12]
 800265a:	08db      	lsrs	r3, r3, #3
 800265c:	f003 0303 	and.w	r3, r3, #3
 8002660:	005b      	lsls	r3, r3, #1
 8002662:	fa02 f303 	lsl.w	r3, r2, r3
 8002666:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	691b      	ldr	r3, [r3, #16]
 800266e:	2b04      	cmp	r3, #4
 8002670:	d022      	beq.n	80026b8 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6818      	ldr	r0, [r3, #0]
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	6919      	ldr	r1, [r3, #16]
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002682:	f7ff f9cb 	bl	8001a1c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6818      	ldr	r0, [r3, #0]
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	6919      	ldr	r1, [r3, #16]
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	699b      	ldr	r3, [r3, #24]
 8002692:	461a      	mov	r2, r3
 8002694:	f7ff fa17 	bl	8001ac6 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6818      	ldr	r0, [r3, #0]
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	6919      	ldr	r1, [r3, #16]
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	7f1b      	ldrb	r3, [r3, #28]
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	d102      	bne.n	80026ae <HAL_ADC_ConfigChannel+0x126>
 80026a8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80026ac:	e000      	b.n	80026b0 <HAL_ADC_ConfigChannel+0x128>
 80026ae:	2300      	movs	r3, #0
 80026b0:	461a      	mov	r2, r3
 80026b2:	f7ff fa23 	bl	8001afc <LL_ADC_SetOffsetSaturation>
 80026b6:	e17b      	b.n	80029b0 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	2100      	movs	r1, #0
 80026be:	4618      	mov	r0, r3
 80026c0:	f7ff f9d0 	bl	8001a64 <LL_ADC_GetOffsetChannel>
 80026c4:	4603      	mov	r3, r0
 80026c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d10a      	bne.n	80026e4 <HAL_ADC_ConfigChannel+0x15c>
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	2100      	movs	r1, #0
 80026d4:	4618      	mov	r0, r3
 80026d6:	f7ff f9c5 	bl	8001a64 <LL_ADC_GetOffsetChannel>
 80026da:	4603      	mov	r3, r0
 80026dc:	0e9b      	lsrs	r3, r3, #26
 80026de:	f003 021f 	and.w	r2, r3, #31
 80026e2:	e01e      	b.n	8002722 <HAL_ADC_ConfigChannel+0x19a>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	2100      	movs	r1, #0
 80026ea:	4618      	mov	r0, r3
 80026ec:	f7ff f9ba 	bl	8001a64 <LL_ADC_GetOffsetChannel>
 80026f0:	4603      	mov	r3, r0
 80026f2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026f6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80026fa:	fa93 f3a3 	rbit	r3, r3
 80026fe:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002702:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002706:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800270a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800270e:	2b00      	cmp	r3, #0
 8002710:	d101      	bne.n	8002716 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8002712:	2320      	movs	r3, #32
 8002714:	e004      	b.n	8002720 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8002716:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800271a:	fab3 f383 	clz	r3, r3
 800271e:	b2db      	uxtb	r3, r3
 8002720:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800272a:	2b00      	cmp	r3, #0
 800272c:	d105      	bne.n	800273a <HAL_ADC_ConfigChannel+0x1b2>
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	0e9b      	lsrs	r3, r3, #26
 8002734:	f003 031f 	and.w	r3, r3, #31
 8002738:	e018      	b.n	800276c <HAL_ADC_ConfigChannel+0x1e4>
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002742:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002746:	fa93 f3a3 	rbit	r3, r3
 800274a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800274e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002752:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002756:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800275a:	2b00      	cmp	r3, #0
 800275c:	d101      	bne.n	8002762 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800275e:	2320      	movs	r3, #32
 8002760:	e004      	b.n	800276c <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8002762:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002766:	fab3 f383 	clz	r3, r3
 800276a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800276c:	429a      	cmp	r2, r3
 800276e:	d106      	bne.n	800277e <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	2200      	movs	r2, #0
 8002776:	2100      	movs	r1, #0
 8002778:	4618      	mov	r0, r3
 800277a:	f7ff f989 	bl	8001a90 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	2101      	movs	r1, #1
 8002784:	4618      	mov	r0, r3
 8002786:	f7ff f96d 	bl	8001a64 <LL_ADC_GetOffsetChannel>
 800278a:	4603      	mov	r3, r0
 800278c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002790:	2b00      	cmp	r3, #0
 8002792:	d10a      	bne.n	80027aa <HAL_ADC_ConfigChannel+0x222>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	2101      	movs	r1, #1
 800279a:	4618      	mov	r0, r3
 800279c:	f7ff f962 	bl	8001a64 <LL_ADC_GetOffsetChannel>
 80027a0:	4603      	mov	r3, r0
 80027a2:	0e9b      	lsrs	r3, r3, #26
 80027a4:	f003 021f 	and.w	r2, r3, #31
 80027a8:	e01e      	b.n	80027e8 <HAL_ADC_ConfigChannel+0x260>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	2101      	movs	r1, #1
 80027b0:	4618      	mov	r0, r3
 80027b2:	f7ff f957 	bl	8001a64 <LL_ADC_GetOffsetChannel>
 80027b6:	4603      	mov	r3, r0
 80027b8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027bc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80027c0:	fa93 f3a3 	rbit	r3, r3
 80027c4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80027c8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80027cc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80027d0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d101      	bne.n	80027dc <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80027d8:	2320      	movs	r3, #32
 80027da:	e004      	b.n	80027e6 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80027dc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80027e0:	fab3 f383 	clz	r3, r3
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d105      	bne.n	8002800 <HAL_ADC_ConfigChannel+0x278>
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	0e9b      	lsrs	r3, r3, #26
 80027fa:	f003 031f 	and.w	r3, r3, #31
 80027fe:	e018      	b.n	8002832 <HAL_ADC_ConfigChannel+0x2aa>
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002808:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800280c:	fa93 f3a3 	rbit	r3, r3
 8002810:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002814:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002818:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800281c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002820:	2b00      	cmp	r3, #0
 8002822:	d101      	bne.n	8002828 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002824:	2320      	movs	r3, #32
 8002826:	e004      	b.n	8002832 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002828:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800282c:	fab3 f383 	clz	r3, r3
 8002830:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002832:	429a      	cmp	r2, r3
 8002834:	d106      	bne.n	8002844 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	2200      	movs	r2, #0
 800283c:	2101      	movs	r1, #1
 800283e:	4618      	mov	r0, r3
 8002840:	f7ff f926 	bl	8001a90 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	2102      	movs	r1, #2
 800284a:	4618      	mov	r0, r3
 800284c:	f7ff f90a 	bl	8001a64 <LL_ADC_GetOffsetChannel>
 8002850:	4603      	mov	r3, r0
 8002852:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002856:	2b00      	cmp	r3, #0
 8002858:	d10a      	bne.n	8002870 <HAL_ADC_ConfigChannel+0x2e8>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	2102      	movs	r1, #2
 8002860:	4618      	mov	r0, r3
 8002862:	f7ff f8ff 	bl	8001a64 <LL_ADC_GetOffsetChannel>
 8002866:	4603      	mov	r3, r0
 8002868:	0e9b      	lsrs	r3, r3, #26
 800286a:	f003 021f 	and.w	r2, r3, #31
 800286e:	e01e      	b.n	80028ae <HAL_ADC_ConfigChannel+0x326>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	2102      	movs	r1, #2
 8002876:	4618      	mov	r0, r3
 8002878:	f7ff f8f4 	bl	8001a64 <LL_ADC_GetOffsetChannel>
 800287c:	4603      	mov	r3, r0
 800287e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002882:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002886:	fa93 f3a3 	rbit	r3, r3
 800288a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800288e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002892:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002896:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800289a:	2b00      	cmp	r3, #0
 800289c:	d101      	bne.n	80028a2 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800289e:	2320      	movs	r3, #32
 80028a0:	e004      	b.n	80028ac <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 80028a2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80028a6:	fab3 f383 	clz	r3, r3
 80028aa:	b2db      	uxtb	r3, r3
 80028ac:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d105      	bne.n	80028c6 <HAL_ADC_ConfigChannel+0x33e>
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	0e9b      	lsrs	r3, r3, #26
 80028c0:	f003 031f 	and.w	r3, r3, #31
 80028c4:	e016      	b.n	80028f4 <HAL_ADC_ConfigChannel+0x36c>
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ce:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80028d2:	fa93 f3a3 	rbit	r3, r3
 80028d6:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80028d8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80028da:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80028de:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d101      	bne.n	80028ea <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80028e6:	2320      	movs	r3, #32
 80028e8:	e004      	b.n	80028f4 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80028ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80028ee:	fab3 f383 	clz	r3, r3
 80028f2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d106      	bne.n	8002906 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	2200      	movs	r2, #0
 80028fe:	2102      	movs	r1, #2
 8002900:	4618      	mov	r0, r3
 8002902:	f7ff f8c5 	bl	8001a90 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	2103      	movs	r1, #3
 800290c:	4618      	mov	r0, r3
 800290e:	f7ff f8a9 	bl	8001a64 <LL_ADC_GetOffsetChannel>
 8002912:	4603      	mov	r3, r0
 8002914:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002918:	2b00      	cmp	r3, #0
 800291a:	d10a      	bne.n	8002932 <HAL_ADC_ConfigChannel+0x3aa>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	2103      	movs	r1, #3
 8002922:	4618      	mov	r0, r3
 8002924:	f7ff f89e 	bl	8001a64 <LL_ADC_GetOffsetChannel>
 8002928:	4603      	mov	r3, r0
 800292a:	0e9b      	lsrs	r3, r3, #26
 800292c:	f003 021f 	and.w	r2, r3, #31
 8002930:	e017      	b.n	8002962 <HAL_ADC_ConfigChannel+0x3da>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	2103      	movs	r1, #3
 8002938:	4618      	mov	r0, r3
 800293a:	f7ff f893 	bl	8001a64 <LL_ADC_GetOffsetChannel>
 800293e:	4603      	mov	r3, r0
 8002940:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002942:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002944:	fa93 f3a3 	rbit	r3, r3
 8002948:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 800294a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800294c:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800294e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002950:	2b00      	cmp	r3, #0
 8002952:	d101      	bne.n	8002958 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8002954:	2320      	movs	r3, #32
 8002956:	e003      	b.n	8002960 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002958:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800295a:	fab3 f383 	clz	r3, r3
 800295e:	b2db      	uxtb	r3, r3
 8002960:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800296a:	2b00      	cmp	r3, #0
 800296c:	d105      	bne.n	800297a <HAL_ADC_ConfigChannel+0x3f2>
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	0e9b      	lsrs	r3, r3, #26
 8002974:	f003 031f 	and.w	r3, r3, #31
 8002978:	e011      	b.n	800299e <HAL_ADC_ConfigChannel+0x416>
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002980:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002982:	fa93 f3a3 	rbit	r3, r3
 8002986:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002988:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800298a:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 800298c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800298e:	2b00      	cmp	r3, #0
 8002990:	d101      	bne.n	8002996 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8002992:	2320      	movs	r3, #32
 8002994:	e003      	b.n	800299e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8002996:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002998:	fab3 f383 	clz	r3, r3
 800299c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800299e:	429a      	cmp	r2, r3
 80029a0:	d106      	bne.n	80029b0 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	2200      	movs	r2, #0
 80029a8:	2103      	movs	r1, #3
 80029aa:	4618      	mov	r0, r3
 80029ac:	f7ff f870 	bl	8001a90 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4618      	mov	r0, r3
 80029b6:	f7ff f9df 	bl	8001d78 <LL_ADC_IsEnabled>
 80029ba:	4603      	mov	r3, r0
 80029bc:	2b00      	cmp	r3, #0
 80029be:	f040 813d 	bne.w	8002c3c <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6818      	ldr	r0, [r3, #0]
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	6819      	ldr	r1, [r3, #0]
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	68db      	ldr	r3, [r3, #12]
 80029ce:	461a      	mov	r2, r3
 80029d0:	f7ff f92c 	bl	8001c2c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	4aa2      	ldr	r2, [pc, #648]	; (8002c64 <HAL_ADC_ConfigChannel+0x6dc>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	f040 812e 	bne.w	8002c3c <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d10b      	bne.n	8002a08 <HAL_ADC_ConfigChannel+0x480>
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	0e9b      	lsrs	r3, r3, #26
 80029f6:	3301      	adds	r3, #1
 80029f8:	f003 031f 	and.w	r3, r3, #31
 80029fc:	2b09      	cmp	r3, #9
 80029fe:	bf94      	ite	ls
 8002a00:	2301      	movls	r3, #1
 8002a02:	2300      	movhi	r3, #0
 8002a04:	b2db      	uxtb	r3, r3
 8002a06:	e019      	b.n	8002a3c <HAL_ADC_ConfigChannel+0x4b4>
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a0e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a10:	fa93 f3a3 	rbit	r3, r3
 8002a14:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002a16:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002a18:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002a1a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d101      	bne.n	8002a24 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002a20:	2320      	movs	r3, #32
 8002a22:	e003      	b.n	8002a2c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002a24:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002a26:	fab3 f383 	clz	r3, r3
 8002a2a:	b2db      	uxtb	r3, r3
 8002a2c:	3301      	adds	r3, #1
 8002a2e:	f003 031f 	and.w	r3, r3, #31
 8002a32:	2b09      	cmp	r3, #9
 8002a34:	bf94      	ite	ls
 8002a36:	2301      	movls	r3, #1
 8002a38:	2300      	movhi	r3, #0
 8002a3a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d079      	beq.n	8002b34 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d107      	bne.n	8002a5c <HAL_ADC_ConfigChannel+0x4d4>
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	0e9b      	lsrs	r3, r3, #26
 8002a52:	3301      	adds	r3, #1
 8002a54:	069b      	lsls	r3, r3, #26
 8002a56:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002a5a:	e015      	b.n	8002a88 <HAL_ADC_ConfigChannel+0x500>
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a62:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002a64:	fa93 f3a3 	rbit	r3, r3
 8002a68:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002a6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002a6c:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002a6e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d101      	bne.n	8002a78 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8002a74:	2320      	movs	r3, #32
 8002a76:	e003      	b.n	8002a80 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8002a78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002a7a:	fab3 f383 	clz	r3, r3
 8002a7e:	b2db      	uxtb	r3, r3
 8002a80:	3301      	adds	r3, #1
 8002a82:	069b      	lsls	r3, r3, #26
 8002a84:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d109      	bne.n	8002aa8 <HAL_ADC_ConfigChannel+0x520>
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	0e9b      	lsrs	r3, r3, #26
 8002a9a:	3301      	adds	r3, #1
 8002a9c:	f003 031f 	and.w	r3, r3, #31
 8002aa0:	2101      	movs	r1, #1
 8002aa2:	fa01 f303 	lsl.w	r3, r1, r3
 8002aa6:	e017      	b.n	8002ad8 <HAL_ADC_ConfigChannel+0x550>
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ab0:	fa93 f3a3 	rbit	r3, r3
 8002ab4:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002ab6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ab8:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002aba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d101      	bne.n	8002ac4 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8002ac0:	2320      	movs	r3, #32
 8002ac2:	e003      	b.n	8002acc <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8002ac4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ac6:	fab3 f383 	clz	r3, r3
 8002aca:	b2db      	uxtb	r3, r3
 8002acc:	3301      	adds	r3, #1
 8002ace:	f003 031f 	and.w	r3, r3, #31
 8002ad2:	2101      	movs	r1, #1
 8002ad4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ad8:	ea42 0103 	orr.w	r1, r2, r3
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d10a      	bne.n	8002afe <HAL_ADC_ConfigChannel+0x576>
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	0e9b      	lsrs	r3, r3, #26
 8002aee:	3301      	adds	r3, #1
 8002af0:	f003 021f 	and.w	r2, r3, #31
 8002af4:	4613      	mov	r3, r2
 8002af6:	005b      	lsls	r3, r3, #1
 8002af8:	4413      	add	r3, r2
 8002afa:	051b      	lsls	r3, r3, #20
 8002afc:	e018      	b.n	8002b30 <HAL_ADC_ConfigChannel+0x5a8>
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b06:	fa93 f3a3 	rbit	r3, r3
 8002b0a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002b0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b0e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002b10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d101      	bne.n	8002b1a <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8002b16:	2320      	movs	r3, #32
 8002b18:	e003      	b.n	8002b22 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8002b1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b1c:	fab3 f383 	clz	r3, r3
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	3301      	adds	r3, #1
 8002b24:	f003 021f 	and.w	r2, r3, #31
 8002b28:	4613      	mov	r3, r2
 8002b2a:	005b      	lsls	r3, r3, #1
 8002b2c:	4413      	add	r3, r2
 8002b2e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b30:	430b      	orrs	r3, r1
 8002b32:	e07e      	b.n	8002c32 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d107      	bne.n	8002b50 <HAL_ADC_ConfigChannel+0x5c8>
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	0e9b      	lsrs	r3, r3, #26
 8002b46:	3301      	adds	r3, #1
 8002b48:	069b      	lsls	r3, r3, #26
 8002b4a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b4e:	e015      	b.n	8002b7c <HAL_ADC_ConfigChannel+0x5f4>
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b58:	fa93 f3a3 	rbit	r3, r3
 8002b5c:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002b5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b60:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002b62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d101      	bne.n	8002b6c <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8002b68:	2320      	movs	r3, #32
 8002b6a:	e003      	b.n	8002b74 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8002b6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b6e:	fab3 f383 	clz	r3, r3
 8002b72:	b2db      	uxtb	r3, r3
 8002b74:	3301      	adds	r3, #1
 8002b76:	069b      	lsls	r3, r3, #26
 8002b78:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d109      	bne.n	8002b9c <HAL_ADC_ConfigChannel+0x614>
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	0e9b      	lsrs	r3, r3, #26
 8002b8e:	3301      	adds	r3, #1
 8002b90:	f003 031f 	and.w	r3, r3, #31
 8002b94:	2101      	movs	r1, #1
 8002b96:	fa01 f303 	lsl.w	r3, r1, r3
 8002b9a:	e017      	b.n	8002bcc <HAL_ADC_ConfigChannel+0x644>
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ba2:	6a3b      	ldr	r3, [r7, #32]
 8002ba4:	fa93 f3a3 	rbit	r3, r3
 8002ba8:	61fb      	str	r3, [r7, #28]
  return result;
 8002baa:	69fb      	ldr	r3, [r7, #28]
 8002bac:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d101      	bne.n	8002bb8 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8002bb4:	2320      	movs	r3, #32
 8002bb6:	e003      	b.n	8002bc0 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8002bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bba:	fab3 f383 	clz	r3, r3
 8002bbe:	b2db      	uxtb	r3, r3
 8002bc0:	3301      	adds	r3, #1
 8002bc2:	f003 031f 	and.w	r3, r3, #31
 8002bc6:	2101      	movs	r1, #1
 8002bc8:	fa01 f303 	lsl.w	r3, r1, r3
 8002bcc:	ea42 0103 	orr.w	r1, r2, r3
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d10d      	bne.n	8002bf8 <HAL_ADC_ConfigChannel+0x670>
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	0e9b      	lsrs	r3, r3, #26
 8002be2:	3301      	adds	r3, #1
 8002be4:	f003 021f 	and.w	r2, r3, #31
 8002be8:	4613      	mov	r3, r2
 8002bea:	005b      	lsls	r3, r3, #1
 8002bec:	4413      	add	r3, r2
 8002bee:	3b1e      	subs	r3, #30
 8002bf0:	051b      	lsls	r3, r3, #20
 8002bf2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002bf6:	e01b      	b.n	8002c30 <HAL_ADC_ConfigChannel+0x6a8>
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	fa93 f3a3 	rbit	r3, r3
 8002c04:	613b      	str	r3, [r7, #16]
  return result;
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002c0a:	69bb      	ldr	r3, [r7, #24]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d101      	bne.n	8002c14 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8002c10:	2320      	movs	r3, #32
 8002c12:	e003      	b.n	8002c1c <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8002c14:	69bb      	ldr	r3, [r7, #24]
 8002c16:	fab3 f383 	clz	r3, r3
 8002c1a:	b2db      	uxtb	r3, r3
 8002c1c:	3301      	adds	r3, #1
 8002c1e:	f003 021f 	and.w	r2, r3, #31
 8002c22:	4613      	mov	r3, r2
 8002c24:	005b      	lsls	r3, r3, #1
 8002c26:	4413      	add	r3, r2
 8002c28:	3b1e      	subs	r3, #30
 8002c2a:	051b      	lsls	r3, r3, #20
 8002c2c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c30:	430b      	orrs	r3, r1
 8002c32:	683a      	ldr	r2, [r7, #0]
 8002c34:	6892      	ldr	r2, [r2, #8]
 8002c36:	4619      	mov	r1, r3
 8002c38:	f7fe ffcd 	bl	8001bd6 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	4b09      	ldr	r3, [pc, #36]	; (8002c68 <HAL_ADC_ConfigChannel+0x6e0>)
 8002c42:	4013      	ands	r3, r2
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	f000 80be 	beq.w	8002dc6 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c52:	d004      	beq.n	8002c5e <HAL_ADC_ConfigChannel+0x6d6>
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a04      	ldr	r2, [pc, #16]	; (8002c6c <HAL_ADC_ConfigChannel+0x6e4>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d10a      	bne.n	8002c74 <HAL_ADC_ConfigChannel+0x6ec>
 8002c5e:	4b04      	ldr	r3, [pc, #16]	; (8002c70 <HAL_ADC_ConfigChannel+0x6e8>)
 8002c60:	e009      	b.n	8002c76 <HAL_ADC_ConfigChannel+0x6ee>
 8002c62:	bf00      	nop
 8002c64:	407f0000 	.word	0x407f0000
 8002c68:	80080000 	.word	0x80080000
 8002c6c:	50000100 	.word	0x50000100
 8002c70:	50000300 	.word	0x50000300
 8002c74:	4b59      	ldr	r3, [pc, #356]	; (8002ddc <HAL_ADC_ConfigChannel+0x854>)
 8002c76:	4618      	mov	r0, r3
 8002c78:	f7fe fec2 	bl	8001a00 <LL_ADC_GetCommonPathInternalCh>
 8002c7c:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a56      	ldr	r2, [pc, #344]	; (8002de0 <HAL_ADC_ConfigChannel+0x858>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d004      	beq.n	8002c94 <HAL_ADC_ConfigChannel+0x70c>
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a55      	ldr	r2, [pc, #340]	; (8002de4 <HAL_ADC_ConfigChannel+0x85c>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d13a      	bne.n	8002d0a <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002c94:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002c98:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d134      	bne.n	8002d0a <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ca8:	d005      	beq.n	8002cb6 <HAL_ADC_ConfigChannel+0x72e>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a4e      	ldr	r2, [pc, #312]	; (8002de8 <HAL_ADC_ConfigChannel+0x860>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	f040 8085 	bne.w	8002dc0 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002cbe:	d004      	beq.n	8002cca <HAL_ADC_ConfigChannel+0x742>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a49      	ldr	r2, [pc, #292]	; (8002dec <HAL_ADC_ConfigChannel+0x864>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d101      	bne.n	8002cce <HAL_ADC_ConfigChannel+0x746>
 8002cca:	4a49      	ldr	r2, [pc, #292]	; (8002df0 <HAL_ADC_ConfigChannel+0x868>)
 8002ccc:	e000      	b.n	8002cd0 <HAL_ADC_ConfigChannel+0x748>
 8002cce:	4a43      	ldr	r2, [pc, #268]	; (8002ddc <HAL_ADC_ConfigChannel+0x854>)
 8002cd0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002cd4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002cd8:	4619      	mov	r1, r3
 8002cda:	4610      	mov	r0, r2
 8002cdc:	f7fe fe7d 	bl	80019da <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ce0:	4b44      	ldr	r3, [pc, #272]	; (8002df4 <HAL_ADC_ConfigChannel+0x86c>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	099b      	lsrs	r3, r3, #6
 8002ce6:	4a44      	ldr	r2, [pc, #272]	; (8002df8 <HAL_ADC_ConfigChannel+0x870>)
 8002ce8:	fba2 2303 	umull	r2, r3, r2, r3
 8002cec:	099b      	lsrs	r3, r3, #6
 8002cee:	1c5a      	adds	r2, r3, #1
 8002cf0:	4613      	mov	r3, r2
 8002cf2:	005b      	lsls	r3, r3, #1
 8002cf4:	4413      	add	r3, r2
 8002cf6:	009b      	lsls	r3, r3, #2
 8002cf8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002cfa:	e002      	b.n	8002d02 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	3b01      	subs	r3, #1
 8002d00:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d1f9      	bne.n	8002cfc <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002d08:	e05a      	b.n	8002dc0 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a3b      	ldr	r2, [pc, #236]	; (8002dfc <HAL_ADC_ConfigChannel+0x874>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d125      	bne.n	8002d60 <HAL_ADC_ConfigChannel+0x7d8>
 8002d14:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002d18:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d11f      	bne.n	8002d60 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a31      	ldr	r2, [pc, #196]	; (8002dec <HAL_ADC_ConfigChannel+0x864>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d104      	bne.n	8002d34 <HAL_ADC_ConfigChannel+0x7ac>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4a34      	ldr	r2, [pc, #208]	; (8002e00 <HAL_ADC_ConfigChannel+0x878>)
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d047      	beq.n	8002dc4 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d3c:	d004      	beq.n	8002d48 <HAL_ADC_ConfigChannel+0x7c0>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4a2a      	ldr	r2, [pc, #168]	; (8002dec <HAL_ADC_ConfigChannel+0x864>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d101      	bne.n	8002d4c <HAL_ADC_ConfigChannel+0x7c4>
 8002d48:	4a29      	ldr	r2, [pc, #164]	; (8002df0 <HAL_ADC_ConfigChannel+0x868>)
 8002d4a:	e000      	b.n	8002d4e <HAL_ADC_ConfigChannel+0x7c6>
 8002d4c:	4a23      	ldr	r2, [pc, #140]	; (8002ddc <HAL_ADC_ConfigChannel+0x854>)
 8002d4e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002d52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002d56:	4619      	mov	r1, r3
 8002d58:	4610      	mov	r0, r2
 8002d5a:	f7fe fe3e 	bl	80019da <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002d5e:	e031      	b.n	8002dc4 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a27      	ldr	r2, [pc, #156]	; (8002e04 <HAL_ADC_ConfigChannel+0x87c>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d12d      	bne.n	8002dc6 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002d6a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002d6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d127      	bne.n	8002dc6 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a1c      	ldr	r2, [pc, #112]	; (8002dec <HAL_ADC_ConfigChannel+0x864>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d022      	beq.n	8002dc6 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d88:	d004      	beq.n	8002d94 <HAL_ADC_ConfigChannel+0x80c>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a17      	ldr	r2, [pc, #92]	; (8002dec <HAL_ADC_ConfigChannel+0x864>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d101      	bne.n	8002d98 <HAL_ADC_ConfigChannel+0x810>
 8002d94:	4a16      	ldr	r2, [pc, #88]	; (8002df0 <HAL_ADC_ConfigChannel+0x868>)
 8002d96:	e000      	b.n	8002d9a <HAL_ADC_ConfigChannel+0x812>
 8002d98:	4a10      	ldr	r2, [pc, #64]	; (8002ddc <HAL_ADC_ConfigChannel+0x854>)
 8002d9a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002d9e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002da2:	4619      	mov	r1, r3
 8002da4:	4610      	mov	r0, r2
 8002da6:	f7fe fe18 	bl	80019da <LL_ADC_SetCommonPathInternalCh>
 8002daa:	e00c      	b.n	8002dc6 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002db0:	f043 0220 	orr.w	r2, r3, #32
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002db8:	2301      	movs	r3, #1
 8002dba:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8002dbe:	e002      	b.n	8002dc6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002dc0:	bf00      	nop
 8002dc2:	e000      	b.n	8002dc6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002dc4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8002dce:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	37d8      	adds	r7, #216	; 0xd8
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	bf00      	nop
 8002ddc:	50000700 	.word	0x50000700
 8002de0:	c3210000 	.word	0xc3210000
 8002de4:	90c00010 	.word	0x90c00010
 8002de8:	50000600 	.word	0x50000600
 8002dec:	50000100 	.word	0x50000100
 8002df0:	50000300 	.word	0x50000300
 8002df4:	20000000 	.word	0x20000000
 8002df8:	053e2d63 	.word	0x053e2d63
 8002dfc:	c7520000 	.word	0xc7520000
 8002e00:	50000500 	.word	0x50000500
 8002e04:	cb840000 	.word	0xcb840000

08002e08 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b084      	sub	sp, #16
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4618      	mov	r0, r3
 8002e16:	f7fe ffaf 	bl	8001d78 <LL_ADC_IsEnabled>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d14d      	bne.n	8002ebc <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	689a      	ldr	r2, [r3, #8]
 8002e26:	4b28      	ldr	r3, [pc, #160]	; (8002ec8 <ADC_Enable+0xc0>)
 8002e28:	4013      	ands	r3, r2
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d00d      	beq.n	8002e4a <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e32:	f043 0210 	orr.w	r2, r3, #16
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e3e:	f043 0201 	orr.w	r2, r3, #1
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e039      	b.n	8002ebe <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f7fe ff7e 	bl	8001d50 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002e54:	f7fe fda2 	bl	800199c <HAL_GetTick>
 8002e58:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002e5a:	e028      	b.n	8002eae <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4618      	mov	r0, r3
 8002e62:	f7fe ff89 	bl	8001d78 <LL_ADC_IsEnabled>
 8002e66:	4603      	mov	r3, r0
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d104      	bne.n	8002e76 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4618      	mov	r0, r3
 8002e72:	f7fe ff6d 	bl	8001d50 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002e76:	f7fe fd91 	bl	800199c <HAL_GetTick>
 8002e7a:	4602      	mov	r2, r0
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	1ad3      	subs	r3, r2, r3
 8002e80:	2b02      	cmp	r3, #2
 8002e82:	d914      	bls.n	8002eae <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 0301 	and.w	r3, r3, #1
 8002e8e:	2b01      	cmp	r3, #1
 8002e90:	d00d      	beq.n	8002eae <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e96:	f043 0210 	orr.w	r2, r3, #16
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ea2:	f043 0201 	orr.w	r2, r3, #1
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e007      	b.n	8002ebe <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f003 0301 	and.w	r3, r3, #1
 8002eb8:	2b01      	cmp	r3, #1
 8002eba:	d1cf      	bne.n	8002e5c <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002ebc:	2300      	movs	r3, #0
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3710      	adds	r7, #16
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	8000003f 	.word	0x8000003f

08002ecc <LL_ADC_IsEnabled>:
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b083      	sub	sp, #12
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	689b      	ldr	r3, [r3, #8]
 8002ed8:	f003 0301 	and.w	r3, r3, #1
 8002edc:	2b01      	cmp	r3, #1
 8002ede:	d101      	bne.n	8002ee4 <LL_ADC_IsEnabled+0x18>
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	e000      	b.n	8002ee6 <LL_ADC_IsEnabled+0x1a>
 8002ee4:	2300      	movs	r3, #0
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	370c      	adds	r7, #12
 8002eea:	46bd      	mov	sp, r7
 8002eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef0:	4770      	bx	lr

08002ef2 <LL_ADC_REG_IsConversionOngoing>:
{
 8002ef2:	b480      	push	{r7}
 8002ef4:	b083      	sub	sp, #12
 8002ef6:	af00      	add	r7, sp, #0
 8002ef8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	689b      	ldr	r3, [r3, #8]
 8002efe:	f003 0304 	and.w	r3, r3, #4
 8002f02:	2b04      	cmp	r3, #4
 8002f04:	d101      	bne.n	8002f0a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002f06:	2301      	movs	r3, #1
 8002f08:	e000      	b.n	8002f0c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002f0a:	2300      	movs	r3, #0
}
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	370c      	adds	r7, #12
 8002f10:	46bd      	mov	sp, r7
 8002f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f16:	4770      	bx	lr

08002f18 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002f18:	b590      	push	{r4, r7, lr}
 8002f1a:	b0a1      	sub	sp, #132	; 0x84
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
 8002f20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f22:	2300      	movs	r3, #0
 8002f24:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002f2e:	2b01      	cmp	r3, #1
 8002f30:	d101      	bne.n	8002f36 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002f32:	2302      	movs	r3, #2
 8002f34:	e0e7      	b.n	8003106 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2201      	movs	r2, #1
 8002f3a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8002f3e:	2300      	movs	r3, #0
 8002f40:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8002f42:	2300      	movs	r3, #0
 8002f44:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f4e:	d102      	bne.n	8002f56 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002f50:	4b6f      	ldr	r3, [pc, #444]	; (8003110 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002f52:	60bb      	str	r3, [r7, #8]
 8002f54:	e009      	b.n	8002f6a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a6e      	ldr	r2, [pc, #440]	; (8003114 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d102      	bne.n	8002f66 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8002f60:	4b6d      	ldr	r3, [pc, #436]	; (8003118 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002f62:	60bb      	str	r3, [r7, #8]
 8002f64:	e001      	b.n	8002f6a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002f66:	2300      	movs	r3, #0
 8002f68:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d10b      	bne.n	8002f88 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f74:	f043 0220 	orr.w	r2, r3, #32
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8002f84:	2301      	movs	r3, #1
 8002f86:	e0be      	b.n	8003106 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002f88:	68bb      	ldr	r3, [r7, #8]
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f7ff ffb1 	bl	8002ef2 <LL_ADC_REG_IsConversionOngoing>
 8002f90:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4618      	mov	r0, r3
 8002f98:	f7ff ffab 	bl	8002ef2 <LL_ADC_REG_IsConversionOngoing>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	f040 80a0 	bne.w	80030e4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002fa4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	f040 809c 	bne.w	80030e4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002fb4:	d004      	beq.n	8002fc0 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a55      	ldr	r2, [pc, #340]	; (8003110 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d101      	bne.n	8002fc4 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8002fc0:	4b56      	ldr	r3, [pc, #344]	; (800311c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8002fc2:	e000      	b.n	8002fc6 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8002fc4:	4b56      	ldr	r3, [pc, #344]	; (8003120 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8002fc6:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d04b      	beq.n	8003068 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002fd0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	6859      	ldr	r1, [r3, #4]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002fe2:	035b      	lsls	r3, r3, #13
 8002fe4:	430b      	orrs	r3, r1
 8002fe6:	431a      	orrs	r2, r3
 8002fe8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002fea:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ff4:	d004      	beq.n	8003000 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a45      	ldr	r2, [pc, #276]	; (8003110 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d10f      	bne.n	8003020 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8003000:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003004:	f7ff ff62 	bl	8002ecc <LL_ADC_IsEnabled>
 8003008:	4604      	mov	r4, r0
 800300a:	4841      	ldr	r0, [pc, #260]	; (8003110 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800300c:	f7ff ff5e 	bl	8002ecc <LL_ADC_IsEnabled>
 8003010:	4603      	mov	r3, r0
 8003012:	4323      	orrs	r3, r4
 8003014:	2b00      	cmp	r3, #0
 8003016:	bf0c      	ite	eq
 8003018:	2301      	moveq	r3, #1
 800301a:	2300      	movne	r3, #0
 800301c:	b2db      	uxtb	r3, r3
 800301e:	e012      	b.n	8003046 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8003020:	483c      	ldr	r0, [pc, #240]	; (8003114 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003022:	f7ff ff53 	bl	8002ecc <LL_ADC_IsEnabled>
 8003026:	4604      	mov	r4, r0
 8003028:	483b      	ldr	r0, [pc, #236]	; (8003118 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800302a:	f7ff ff4f 	bl	8002ecc <LL_ADC_IsEnabled>
 800302e:	4603      	mov	r3, r0
 8003030:	431c      	orrs	r4, r3
 8003032:	483c      	ldr	r0, [pc, #240]	; (8003124 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003034:	f7ff ff4a 	bl	8002ecc <LL_ADC_IsEnabled>
 8003038:	4603      	mov	r3, r0
 800303a:	4323      	orrs	r3, r4
 800303c:	2b00      	cmp	r3, #0
 800303e:	bf0c      	ite	eq
 8003040:	2301      	moveq	r3, #1
 8003042:	2300      	movne	r3, #0
 8003044:	b2db      	uxtb	r3, r3
 8003046:	2b00      	cmp	r3, #0
 8003048:	d056      	beq.n	80030f8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800304a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800304c:	689b      	ldr	r3, [r3, #8]
 800304e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003052:	f023 030f 	bic.w	r3, r3, #15
 8003056:	683a      	ldr	r2, [r7, #0]
 8003058:	6811      	ldr	r1, [r2, #0]
 800305a:	683a      	ldr	r2, [r7, #0]
 800305c:	6892      	ldr	r2, [r2, #8]
 800305e:	430a      	orrs	r2, r1
 8003060:	431a      	orrs	r2, r3
 8003062:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003064:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003066:	e047      	b.n	80030f8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003068:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003070:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003072:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800307c:	d004      	beq.n	8003088 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a23      	ldr	r2, [pc, #140]	; (8003110 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d10f      	bne.n	80030a8 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8003088:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800308c:	f7ff ff1e 	bl	8002ecc <LL_ADC_IsEnabled>
 8003090:	4604      	mov	r4, r0
 8003092:	481f      	ldr	r0, [pc, #124]	; (8003110 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003094:	f7ff ff1a 	bl	8002ecc <LL_ADC_IsEnabled>
 8003098:	4603      	mov	r3, r0
 800309a:	4323      	orrs	r3, r4
 800309c:	2b00      	cmp	r3, #0
 800309e:	bf0c      	ite	eq
 80030a0:	2301      	moveq	r3, #1
 80030a2:	2300      	movne	r3, #0
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	e012      	b.n	80030ce <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80030a8:	481a      	ldr	r0, [pc, #104]	; (8003114 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80030aa:	f7ff ff0f 	bl	8002ecc <LL_ADC_IsEnabled>
 80030ae:	4604      	mov	r4, r0
 80030b0:	4819      	ldr	r0, [pc, #100]	; (8003118 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80030b2:	f7ff ff0b 	bl	8002ecc <LL_ADC_IsEnabled>
 80030b6:	4603      	mov	r3, r0
 80030b8:	431c      	orrs	r4, r3
 80030ba:	481a      	ldr	r0, [pc, #104]	; (8003124 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80030bc:	f7ff ff06 	bl	8002ecc <LL_ADC_IsEnabled>
 80030c0:	4603      	mov	r3, r0
 80030c2:	4323      	orrs	r3, r4
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	bf0c      	ite	eq
 80030c8:	2301      	moveq	r3, #1
 80030ca:	2300      	movne	r3, #0
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d012      	beq.n	80030f8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80030d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80030d4:	689b      	ldr	r3, [r3, #8]
 80030d6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80030da:	f023 030f 	bic.w	r3, r3, #15
 80030de:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80030e0:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80030e2:	e009      	b.n	80030f8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030e8:	f043 0220 	orr.w	r2, r3, #32
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80030f6:	e000      	b.n	80030fa <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80030f8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2200      	movs	r2, #0
 80030fe:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003102:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8003106:	4618      	mov	r0, r3
 8003108:	3784      	adds	r7, #132	; 0x84
 800310a:	46bd      	mov	sp, r7
 800310c:	bd90      	pop	{r4, r7, pc}
 800310e:	bf00      	nop
 8003110:	50000100 	.word	0x50000100
 8003114:	50000400 	.word	0x50000400
 8003118:	50000500 	.word	0x50000500
 800311c:	50000300 	.word	0x50000300
 8003120:	50000700 	.word	0x50000700
 8003124:	50000600 	.word	0x50000600

08003128 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003128:	b480      	push	{r7}
 800312a:	b085      	sub	sp, #20
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	f003 0307 	and.w	r3, r3, #7
 8003136:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003138:	4b0c      	ldr	r3, [pc, #48]	; (800316c <__NVIC_SetPriorityGrouping+0x44>)
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800313e:	68ba      	ldr	r2, [r7, #8]
 8003140:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003144:	4013      	ands	r3, r2
 8003146:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003150:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003154:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003158:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800315a:	4a04      	ldr	r2, [pc, #16]	; (800316c <__NVIC_SetPriorityGrouping+0x44>)
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	60d3      	str	r3, [r2, #12]
}
 8003160:	bf00      	nop
 8003162:	3714      	adds	r7, #20
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr
 800316c:	e000ed00 	.word	0xe000ed00

08003170 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003170:	b480      	push	{r7}
 8003172:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003174:	4b04      	ldr	r3, [pc, #16]	; (8003188 <__NVIC_GetPriorityGrouping+0x18>)
 8003176:	68db      	ldr	r3, [r3, #12]
 8003178:	0a1b      	lsrs	r3, r3, #8
 800317a:	f003 0307 	and.w	r3, r3, #7
}
 800317e:	4618      	mov	r0, r3
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr
 8003188:	e000ed00 	.word	0xe000ed00

0800318c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800318c:	b480      	push	{r7}
 800318e:	b083      	sub	sp, #12
 8003190:	af00      	add	r7, sp, #0
 8003192:	4603      	mov	r3, r0
 8003194:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003196:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800319a:	2b00      	cmp	r3, #0
 800319c:	db0b      	blt.n	80031b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800319e:	79fb      	ldrb	r3, [r7, #7]
 80031a0:	f003 021f 	and.w	r2, r3, #31
 80031a4:	4907      	ldr	r1, [pc, #28]	; (80031c4 <__NVIC_EnableIRQ+0x38>)
 80031a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031aa:	095b      	lsrs	r3, r3, #5
 80031ac:	2001      	movs	r0, #1
 80031ae:	fa00 f202 	lsl.w	r2, r0, r2
 80031b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80031b6:	bf00      	nop
 80031b8:	370c      	adds	r7, #12
 80031ba:	46bd      	mov	sp, r7
 80031bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c0:	4770      	bx	lr
 80031c2:	bf00      	nop
 80031c4:	e000e100 	.word	0xe000e100

080031c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b083      	sub	sp, #12
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	4603      	mov	r3, r0
 80031d0:	6039      	str	r1, [r7, #0]
 80031d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	db0a      	blt.n	80031f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	b2da      	uxtb	r2, r3
 80031e0:	490c      	ldr	r1, [pc, #48]	; (8003214 <__NVIC_SetPriority+0x4c>)
 80031e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031e6:	0112      	lsls	r2, r2, #4
 80031e8:	b2d2      	uxtb	r2, r2
 80031ea:	440b      	add	r3, r1
 80031ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80031f0:	e00a      	b.n	8003208 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	b2da      	uxtb	r2, r3
 80031f6:	4908      	ldr	r1, [pc, #32]	; (8003218 <__NVIC_SetPriority+0x50>)
 80031f8:	79fb      	ldrb	r3, [r7, #7]
 80031fa:	f003 030f 	and.w	r3, r3, #15
 80031fe:	3b04      	subs	r3, #4
 8003200:	0112      	lsls	r2, r2, #4
 8003202:	b2d2      	uxtb	r2, r2
 8003204:	440b      	add	r3, r1
 8003206:	761a      	strb	r2, [r3, #24]
}
 8003208:	bf00      	nop
 800320a:	370c      	adds	r7, #12
 800320c:	46bd      	mov	sp, r7
 800320e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003212:	4770      	bx	lr
 8003214:	e000e100 	.word	0xe000e100
 8003218:	e000ed00 	.word	0xe000ed00

0800321c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800321c:	b480      	push	{r7}
 800321e:	b089      	sub	sp, #36	; 0x24
 8003220:	af00      	add	r7, sp, #0
 8003222:	60f8      	str	r0, [r7, #12]
 8003224:	60b9      	str	r1, [r7, #8]
 8003226:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	f003 0307 	and.w	r3, r3, #7
 800322e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003230:	69fb      	ldr	r3, [r7, #28]
 8003232:	f1c3 0307 	rsb	r3, r3, #7
 8003236:	2b04      	cmp	r3, #4
 8003238:	bf28      	it	cs
 800323a:	2304      	movcs	r3, #4
 800323c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800323e:	69fb      	ldr	r3, [r7, #28]
 8003240:	3304      	adds	r3, #4
 8003242:	2b06      	cmp	r3, #6
 8003244:	d902      	bls.n	800324c <NVIC_EncodePriority+0x30>
 8003246:	69fb      	ldr	r3, [r7, #28]
 8003248:	3b03      	subs	r3, #3
 800324a:	e000      	b.n	800324e <NVIC_EncodePriority+0x32>
 800324c:	2300      	movs	r3, #0
 800324e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003250:	f04f 32ff 	mov.w	r2, #4294967295
 8003254:	69bb      	ldr	r3, [r7, #24]
 8003256:	fa02 f303 	lsl.w	r3, r2, r3
 800325a:	43da      	mvns	r2, r3
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	401a      	ands	r2, r3
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003264:	f04f 31ff 	mov.w	r1, #4294967295
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	fa01 f303 	lsl.w	r3, r1, r3
 800326e:	43d9      	mvns	r1, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003274:	4313      	orrs	r3, r2
         );
}
 8003276:	4618      	mov	r0, r3
 8003278:	3724      	adds	r7, #36	; 0x24
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr

08003282 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003282:	b580      	push	{r7, lr}
 8003284:	b082      	sub	sp, #8
 8003286:	af00      	add	r7, sp, #0
 8003288:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800328a:	6878      	ldr	r0, [r7, #4]
 800328c:	f7ff ff4c 	bl	8003128 <__NVIC_SetPriorityGrouping>
}
 8003290:	bf00      	nop
 8003292:	3708      	adds	r7, #8
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}

08003298 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b086      	sub	sp, #24
 800329c:	af00      	add	r7, sp, #0
 800329e:	4603      	mov	r3, r0
 80032a0:	60b9      	str	r1, [r7, #8]
 80032a2:	607a      	str	r2, [r7, #4]
 80032a4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80032a6:	f7ff ff63 	bl	8003170 <__NVIC_GetPriorityGrouping>
 80032aa:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80032ac:	687a      	ldr	r2, [r7, #4]
 80032ae:	68b9      	ldr	r1, [r7, #8]
 80032b0:	6978      	ldr	r0, [r7, #20]
 80032b2:	f7ff ffb3 	bl	800321c <NVIC_EncodePriority>
 80032b6:	4602      	mov	r2, r0
 80032b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032bc:	4611      	mov	r1, r2
 80032be:	4618      	mov	r0, r3
 80032c0:	f7ff ff82 	bl	80031c8 <__NVIC_SetPriority>
}
 80032c4:	bf00      	nop
 80032c6:	3718      	adds	r7, #24
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}

080032cc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b082      	sub	sp, #8
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	4603      	mov	r3, r0
 80032d4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80032d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032da:	4618      	mov	r0, r3
 80032dc:	f7ff ff56 	bl	800318c <__NVIC_EnableIRQ>
}
 80032e0:	bf00      	nop
 80032e2:	3708      	adds	r7, #8
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}

080032e8 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b085      	sub	sp, #20
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032f0:	2300      	movs	r3, #0
 80032f2:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80032fa:	b2db      	uxtb	r3, r3
 80032fc:	2b02      	cmp	r3, #2
 80032fe:	d005      	beq.n	800330c <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2204      	movs	r2, #4
 8003304:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	73fb      	strb	r3, [r7, #15]
 800330a:	e037      	b.n	800337c <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681a      	ldr	r2, [r3, #0]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f022 020e 	bic.w	r2, r2, #14
 800331a:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003320:	681a      	ldr	r2, [r3, #0]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003326:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800332a:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f022 0201 	bic.w	r2, r2, #1
 800333a:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003340:	f003 021f 	and.w	r2, r3, #31
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003348:	2101      	movs	r1, #1
 800334a:	fa01 f202 	lsl.w	r2, r1, r2
 800334e:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003354:	687a      	ldr	r2, [r7, #4]
 8003356:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003358:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800335e:	2b00      	cmp	r3, #0
 8003360:	d00c      	beq.n	800337c <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800336c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003370:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003376:	687a      	ldr	r2, [r7, #4]
 8003378:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800337a:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2201      	movs	r2, #1
 8003380:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2200      	movs	r2, #0
 8003388:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 800338c:	7bfb      	ldrb	r3, [r7, #15]
}
 800338e:	4618      	mov	r0, r3
 8003390:	3714      	adds	r7, #20
 8003392:	46bd      	mov	sp, r7
 8003394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003398:	4770      	bx	lr

0800339a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800339a:	b580      	push	{r7, lr}
 800339c:	b084      	sub	sp, #16
 800339e:	af00      	add	r7, sp, #0
 80033a0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033a2:	2300      	movs	r3, #0
 80033a4:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	2b02      	cmp	r3, #2
 80033b0:	d00d      	beq.n	80033ce <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2204      	movs	r2, #4
 80033b6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2201      	movs	r2, #1
 80033bc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2200      	movs	r2, #0
 80033c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	73fb      	strb	r3, [r7, #15]
 80033cc:	e047      	b.n	800345e <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f022 020e 	bic.w	r2, r2, #14
 80033dc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f022 0201 	bic.w	r2, r2, #1
 80033ec:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033f2:	681a      	ldr	r2, [r3, #0]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80033fc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003402:	f003 021f 	and.w	r2, r3, #31
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800340a:	2101      	movs	r1, #1
 800340c:	fa01 f202 	lsl.w	r2, r1, r2
 8003410:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003416:	687a      	ldr	r2, [r7, #4]
 8003418:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800341a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003420:	2b00      	cmp	r3, #0
 8003422:	d00c      	beq.n	800343e <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003428:	681a      	ldr	r2, [r3, #0]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800342e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003432:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003438:	687a      	ldr	r2, [r7, #4]
 800343a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800343c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2201      	movs	r2, #1
 8003442:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2200      	movs	r2, #0
 800344a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003452:	2b00      	cmp	r3, #0
 8003454:	d003      	beq.n	800345e <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800345a:	6878      	ldr	r0, [r7, #4]
 800345c:	4798      	blx	r3
    }
  }
  return status;
 800345e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003460:	4618      	mov	r0, r3
 8003462:	3710      	adds	r7, #16
 8003464:	46bd      	mov	sp, r7
 8003466:	bd80      	pop	{r7, pc}

08003468 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003468:	b480      	push	{r7}
 800346a:	b087      	sub	sp, #28
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
 8003470:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003472:	2300      	movs	r3, #0
 8003474:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003476:	e15a      	b.n	800372e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	2101      	movs	r1, #1
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	fa01 f303 	lsl.w	r3, r1, r3
 8003484:	4013      	ands	r3, r2
 8003486:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2b00      	cmp	r3, #0
 800348c:	f000 814c 	beq.w	8003728 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	f003 0303 	and.w	r3, r3, #3
 8003498:	2b01      	cmp	r3, #1
 800349a:	d005      	beq.n	80034a8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80034a4:	2b02      	cmp	r3, #2
 80034a6:	d130      	bne.n	800350a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	689b      	ldr	r3, [r3, #8]
 80034ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80034ae:	697b      	ldr	r3, [r7, #20]
 80034b0:	005b      	lsls	r3, r3, #1
 80034b2:	2203      	movs	r2, #3
 80034b4:	fa02 f303 	lsl.w	r3, r2, r3
 80034b8:	43db      	mvns	r3, r3
 80034ba:	693a      	ldr	r2, [r7, #16]
 80034bc:	4013      	ands	r3, r2
 80034be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	68da      	ldr	r2, [r3, #12]
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	005b      	lsls	r3, r3, #1
 80034c8:	fa02 f303 	lsl.w	r3, r2, r3
 80034cc:	693a      	ldr	r2, [r7, #16]
 80034ce:	4313      	orrs	r3, r2
 80034d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	693a      	ldr	r2, [r7, #16]
 80034d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80034de:	2201      	movs	r2, #1
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	fa02 f303 	lsl.w	r3, r2, r3
 80034e6:	43db      	mvns	r3, r3
 80034e8:	693a      	ldr	r2, [r7, #16]
 80034ea:	4013      	ands	r3, r2
 80034ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	091b      	lsrs	r3, r3, #4
 80034f4:	f003 0201 	and.w	r2, r3, #1
 80034f8:	697b      	ldr	r3, [r7, #20]
 80034fa:	fa02 f303 	lsl.w	r3, r2, r3
 80034fe:	693a      	ldr	r2, [r7, #16]
 8003500:	4313      	orrs	r3, r2
 8003502:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	693a      	ldr	r2, [r7, #16]
 8003508:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	f003 0303 	and.w	r3, r3, #3
 8003512:	2b03      	cmp	r3, #3
 8003514:	d017      	beq.n	8003546 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	68db      	ldr	r3, [r3, #12]
 800351a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800351c:	697b      	ldr	r3, [r7, #20]
 800351e:	005b      	lsls	r3, r3, #1
 8003520:	2203      	movs	r2, #3
 8003522:	fa02 f303 	lsl.w	r3, r2, r3
 8003526:	43db      	mvns	r3, r3
 8003528:	693a      	ldr	r2, [r7, #16]
 800352a:	4013      	ands	r3, r2
 800352c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	689a      	ldr	r2, [r3, #8]
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	005b      	lsls	r3, r3, #1
 8003536:	fa02 f303 	lsl.w	r3, r2, r3
 800353a:	693a      	ldr	r2, [r7, #16]
 800353c:	4313      	orrs	r3, r2
 800353e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	693a      	ldr	r2, [r7, #16]
 8003544:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	f003 0303 	and.w	r3, r3, #3
 800354e:	2b02      	cmp	r3, #2
 8003550:	d123      	bne.n	800359a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003552:	697b      	ldr	r3, [r7, #20]
 8003554:	08da      	lsrs	r2, r3, #3
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	3208      	adds	r2, #8
 800355a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800355e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	f003 0307 	and.w	r3, r3, #7
 8003566:	009b      	lsls	r3, r3, #2
 8003568:	220f      	movs	r2, #15
 800356a:	fa02 f303 	lsl.w	r3, r2, r3
 800356e:	43db      	mvns	r3, r3
 8003570:	693a      	ldr	r2, [r7, #16]
 8003572:	4013      	ands	r3, r2
 8003574:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	691a      	ldr	r2, [r3, #16]
 800357a:	697b      	ldr	r3, [r7, #20]
 800357c:	f003 0307 	and.w	r3, r3, #7
 8003580:	009b      	lsls	r3, r3, #2
 8003582:	fa02 f303 	lsl.w	r3, r2, r3
 8003586:	693a      	ldr	r2, [r7, #16]
 8003588:	4313      	orrs	r3, r2
 800358a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	08da      	lsrs	r2, r3, #3
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	3208      	adds	r2, #8
 8003594:	6939      	ldr	r1, [r7, #16]
 8003596:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	005b      	lsls	r3, r3, #1
 80035a4:	2203      	movs	r2, #3
 80035a6:	fa02 f303 	lsl.w	r3, r2, r3
 80035aa:	43db      	mvns	r3, r3
 80035ac:	693a      	ldr	r2, [r7, #16]
 80035ae:	4013      	ands	r3, r2
 80035b0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	f003 0203 	and.w	r2, r3, #3
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	005b      	lsls	r3, r3, #1
 80035be:	fa02 f303 	lsl.w	r3, r2, r3
 80035c2:	693a      	ldr	r2, [r7, #16]
 80035c4:	4313      	orrs	r3, r2
 80035c6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	693a      	ldr	r2, [r7, #16]
 80035cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	f000 80a6 	beq.w	8003728 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035dc:	4b5b      	ldr	r3, [pc, #364]	; (800374c <HAL_GPIO_Init+0x2e4>)
 80035de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035e0:	4a5a      	ldr	r2, [pc, #360]	; (800374c <HAL_GPIO_Init+0x2e4>)
 80035e2:	f043 0301 	orr.w	r3, r3, #1
 80035e6:	6613      	str	r3, [r2, #96]	; 0x60
 80035e8:	4b58      	ldr	r3, [pc, #352]	; (800374c <HAL_GPIO_Init+0x2e4>)
 80035ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035ec:	f003 0301 	and.w	r3, r3, #1
 80035f0:	60bb      	str	r3, [r7, #8]
 80035f2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80035f4:	4a56      	ldr	r2, [pc, #344]	; (8003750 <HAL_GPIO_Init+0x2e8>)
 80035f6:	697b      	ldr	r3, [r7, #20]
 80035f8:	089b      	lsrs	r3, r3, #2
 80035fa:	3302      	adds	r3, #2
 80035fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003600:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003602:	697b      	ldr	r3, [r7, #20]
 8003604:	f003 0303 	and.w	r3, r3, #3
 8003608:	009b      	lsls	r3, r3, #2
 800360a:	220f      	movs	r2, #15
 800360c:	fa02 f303 	lsl.w	r3, r2, r3
 8003610:	43db      	mvns	r3, r3
 8003612:	693a      	ldr	r2, [r7, #16]
 8003614:	4013      	ands	r3, r2
 8003616:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800361e:	d01f      	beq.n	8003660 <HAL_GPIO_Init+0x1f8>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	4a4c      	ldr	r2, [pc, #304]	; (8003754 <HAL_GPIO_Init+0x2ec>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d019      	beq.n	800365c <HAL_GPIO_Init+0x1f4>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	4a4b      	ldr	r2, [pc, #300]	; (8003758 <HAL_GPIO_Init+0x2f0>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d013      	beq.n	8003658 <HAL_GPIO_Init+0x1f0>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	4a4a      	ldr	r2, [pc, #296]	; (800375c <HAL_GPIO_Init+0x2f4>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d00d      	beq.n	8003654 <HAL_GPIO_Init+0x1ec>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	4a49      	ldr	r2, [pc, #292]	; (8003760 <HAL_GPIO_Init+0x2f8>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d007      	beq.n	8003650 <HAL_GPIO_Init+0x1e8>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	4a48      	ldr	r2, [pc, #288]	; (8003764 <HAL_GPIO_Init+0x2fc>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d101      	bne.n	800364c <HAL_GPIO_Init+0x1e4>
 8003648:	2305      	movs	r3, #5
 800364a:	e00a      	b.n	8003662 <HAL_GPIO_Init+0x1fa>
 800364c:	2306      	movs	r3, #6
 800364e:	e008      	b.n	8003662 <HAL_GPIO_Init+0x1fa>
 8003650:	2304      	movs	r3, #4
 8003652:	e006      	b.n	8003662 <HAL_GPIO_Init+0x1fa>
 8003654:	2303      	movs	r3, #3
 8003656:	e004      	b.n	8003662 <HAL_GPIO_Init+0x1fa>
 8003658:	2302      	movs	r3, #2
 800365a:	e002      	b.n	8003662 <HAL_GPIO_Init+0x1fa>
 800365c:	2301      	movs	r3, #1
 800365e:	e000      	b.n	8003662 <HAL_GPIO_Init+0x1fa>
 8003660:	2300      	movs	r3, #0
 8003662:	697a      	ldr	r2, [r7, #20]
 8003664:	f002 0203 	and.w	r2, r2, #3
 8003668:	0092      	lsls	r2, r2, #2
 800366a:	4093      	lsls	r3, r2
 800366c:	693a      	ldr	r2, [r7, #16]
 800366e:	4313      	orrs	r3, r2
 8003670:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003672:	4937      	ldr	r1, [pc, #220]	; (8003750 <HAL_GPIO_Init+0x2e8>)
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	089b      	lsrs	r3, r3, #2
 8003678:	3302      	adds	r3, #2
 800367a:	693a      	ldr	r2, [r7, #16]
 800367c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003680:	4b39      	ldr	r3, [pc, #228]	; (8003768 <HAL_GPIO_Init+0x300>)
 8003682:	689b      	ldr	r3, [r3, #8]
 8003684:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	43db      	mvns	r3, r3
 800368a:	693a      	ldr	r2, [r7, #16]
 800368c:	4013      	ands	r3, r2
 800368e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003698:	2b00      	cmp	r3, #0
 800369a:	d003      	beq.n	80036a4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800369c:	693a      	ldr	r2, [r7, #16]
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	4313      	orrs	r3, r2
 80036a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80036a4:	4a30      	ldr	r2, [pc, #192]	; (8003768 <HAL_GPIO_Init+0x300>)
 80036a6:	693b      	ldr	r3, [r7, #16]
 80036a8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80036aa:	4b2f      	ldr	r3, [pc, #188]	; (8003768 <HAL_GPIO_Init+0x300>)
 80036ac:	68db      	ldr	r3, [r3, #12]
 80036ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	43db      	mvns	r3, r3
 80036b4:	693a      	ldr	r2, [r7, #16]
 80036b6:	4013      	ands	r3, r2
 80036b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d003      	beq.n	80036ce <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80036c6:	693a      	ldr	r2, [r7, #16]
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	4313      	orrs	r3, r2
 80036cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80036ce:	4a26      	ldr	r2, [pc, #152]	; (8003768 <HAL_GPIO_Init+0x300>)
 80036d0:	693b      	ldr	r3, [r7, #16]
 80036d2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80036d4:	4b24      	ldr	r3, [pc, #144]	; (8003768 <HAL_GPIO_Init+0x300>)
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	43db      	mvns	r3, r3
 80036de:	693a      	ldr	r2, [r7, #16]
 80036e0:	4013      	ands	r3, r2
 80036e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d003      	beq.n	80036f8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80036f0:	693a      	ldr	r2, [r7, #16]
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	4313      	orrs	r3, r2
 80036f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80036f8:	4a1b      	ldr	r2, [pc, #108]	; (8003768 <HAL_GPIO_Init+0x300>)
 80036fa:	693b      	ldr	r3, [r7, #16]
 80036fc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80036fe:	4b1a      	ldr	r3, [pc, #104]	; (8003768 <HAL_GPIO_Init+0x300>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	43db      	mvns	r3, r3
 8003708:	693a      	ldr	r2, [r7, #16]
 800370a:	4013      	ands	r3, r2
 800370c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003716:	2b00      	cmp	r3, #0
 8003718:	d003      	beq.n	8003722 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800371a:	693a      	ldr	r2, [r7, #16]
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	4313      	orrs	r3, r2
 8003720:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003722:	4a11      	ldr	r2, [pc, #68]	; (8003768 <HAL_GPIO_Init+0x300>)
 8003724:	693b      	ldr	r3, [r7, #16]
 8003726:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003728:	697b      	ldr	r3, [r7, #20]
 800372a:	3301      	adds	r3, #1
 800372c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	681a      	ldr	r2, [r3, #0]
 8003732:	697b      	ldr	r3, [r7, #20]
 8003734:	fa22 f303 	lsr.w	r3, r2, r3
 8003738:	2b00      	cmp	r3, #0
 800373a:	f47f ae9d 	bne.w	8003478 <HAL_GPIO_Init+0x10>
  }
}
 800373e:	bf00      	nop
 8003740:	bf00      	nop
 8003742:	371c      	adds	r7, #28
 8003744:	46bd      	mov	sp, r7
 8003746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374a:	4770      	bx	lr
 800374c:	40021000 	.word	0x40021000
 8003750:	40010000 	.word	0x40010000
 8003754:	48000400 	.word	0x48000400
 8003758:	48000800 	.word	0x48000800
 800375c:	48000c00 	.word	0x48000c00
 8003760:	48001000 	.word	0x48001000
 8003764:	48001400 	.word	0x48001400
 8003768:	40010400 	.word	0x40010400

0800376c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800376c:	b480      	push	{r7}
 800376e:	b083      	sub	sp, #12
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
 8003774:	460b      	mov	r3, r1
 8003776:	807b      	strh	r3, [r7, #2]
 8003778:	4613      	mov	r3, r2
 800377a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800377c:	787b      	ldrb	r3, [r7, #1]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d003      	beq.n	800378a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003782:	887a      	ldrh	r2, [r7, #2]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003788:	e002      	b.n	8003790 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800378a:	887a      	ldrh	r2, [r7, #2]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003790:	bf00      	nop
 8003792:	370c      	adds	r7, #12
 8003794:	46bd      	mov	sp, r7
 8003796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379a:	4770      	bx	lr

0800379c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b082      	sub	sp, #8
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	4603      	mov	r3, r0
 80037a4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80037a6:	4b08      	ldr	r3, [pc, #32]	; (80037c8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80037a8:	695a      	ldr	r2, [r3, #20]
 80037aa:	88fb      	ldrh	r3, [r7, #6]
 80037ac:	4013      	ands	r3, r2
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d006      	beq.n	80037c0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80037b2:	4a05      	ldr	r2, [pc, #20]	; (80037c8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80037b4:	88fb      	ldrh	r3, [r7, #6]
 80037b6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80037b8:	88fb      	ldrh	r3, [r7, #6]
 80037ba:	4618      	mov	r0, r3
 80037bc:	f000 f806 	bl	80037cc <HAL_GPIO_EXTI_Callback>
  }
}
 80037c0:	bf00      	nop
 80037c2:	3708      	adds	r7, #8
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}
 80037c8:	40010400 	.word	0x40010400

080037cc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b083      	sub	sp, #12
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	4603      	mov	r3, r0
 80037d4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80037d6:	bf00      	nop
 80037d8:	370c      	adds	r7, #12
 80037da:	46bd      	mov	sp, r7
 80037dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e0:	4770      	bx	lr
	...

080037e4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b085      	sub	sp, #20
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d141      	bne.n	8003876 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80037f2:	4b4b      	ldr	r3, [pc, #300]	; (8003920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80037fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037fe:	d131      	bne.n	8003864 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003800:	4b47      	ldr	r3, [pc, #284]	; (8003920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003802:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003806:	4a46      	ldr	r2, [pc, #280]	; (8003920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003808:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800380c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003810:	4b43      	ldr	r3, [pc, #268]	; (8003920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003818:	4a41      	ldr	r2, [pc, #260]	; (8003920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800381a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800381e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003820:	4b40      	ldr	r3, [pc, #256]	; (8003924 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	2232      	movs	r2, #50	; 0x32
 8003826:	fb02 f303 	mul.w	r3, r2, r3
 800382a:	4a3f      	ldr	r2, [pc, #252]	; (8003928 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800382c:	fba2 2303 	umull	r2, r3, r2, r3
 8003830:	0c9b      	lsrs	r3, r3, #18
 8003832:	3301      	adds	r3, #1
 8003834:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003836:	e002      	b.n	800383e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	3b01      	subs	r3, #1
 800383c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800383e:	4b38      	ldr	r3, [pc, #224]	; (8003920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003840:	695b      	ldr	r3, [r3, #20]
 8003842:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003846:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800384a:	d102      	bne.n	8003852 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d1f2      	bne.n	8003838 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003852:	4b33      	ldr	r3, [pc, #204]	; (8003920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003854:	695b      	ldr	r3, [r3, #20]
 8003856:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800385a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800385e:	d158      	bne.n	8003912 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003860:	2303      	movs	r3, #3
 8003862:	e057      	b.n	8003914 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003864:	4b2e      	ldr	r3, [pc, #184]	; (8003920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003866:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800386a:	4a2d      	ldr	r2, [pc, #180]	; (8003920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800386c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003870:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003874:	e04d      	b.n	8003912 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800387c:	d141      	bne.n	8003902 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800387e:	4b28      	ldr	r3, [pc, #160]	; (8003920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003886:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800388a:	d131      	bne.n	80038f0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800388c:	4b24      	ldr	r3, [pc, #144]	; (8003920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800388e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003892:	4a23      	ldr	r2, [pc, #140]	; (8003920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003894:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003898:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800389c:	4b20      	ldr	r3, [pc, #128]	; (8003920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80038a4:	4a1e      	ldr	r2, [pc, #120]	; (8003920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80038aa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80038ac:	4b1d      	ldr	r3, [pc, #116]	; (8003924 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	2232      	movs	r2, #50	; 0x32
 80038b2:	fb02 f303 	mul.w	r3, r2, r3
 80038b6:	4a1c      	ldr	r2, [pc, #112]	; (8003928 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80038b8:	fba2 2303 	umull	r2, r3, r2, r3
 80038bc:	0c9b      	lsrs	r3, r3, #18
 80038be:	3301      	adds	r3, #1
 80038c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80038c2:	e002      	b.n	80038ca <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	3b01      	subs	r3, #1
 80038c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80038ca:	4b15      	ldr	r3, [pc, #84]	; (8003920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038cc:	695b      	ldr	r3, [r3, #20]
 80038ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038d6:	d102      	bne.n	80038de <HAL_PWREx_ControlVoltageScaling+0xfa>
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d1f2      	bne.n	80038c4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80038de:	4b10      	ldr	r3, [pc, #64]	; (8003920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038e0:	695b      	ldr	r3, [r3, #20]
 80038e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038ea:	d112      	bne.n	8003912 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80038ec:	2303      	movs	r3, #3
 80038ee:	e011      	b.n	8003914 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80038f0:	4b0b      	ldr	r3, [pc, #44]	; (8003920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80038f6:	4a0a      	ldr	r2, [pc, #40]	; (8003920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038fc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003900:	e007      	b.n	8003912 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003902:	4b07      	ldr	r3, [pc, #28]	; (8003920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800390a:	4a05      	ldr	r2, [pc, #20]	; (8003920 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800390c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003910:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003912:	2300      	movs	r3, #0
}
 8003914:	4618      	mov	r0, r3
 8003916:	3714      	adds	r7, #20
 8003918:	46bd      	mov	sp, r7
 800391a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391e:	4770      	bx	lr
 8003920:	40007000 	.word	0x40007000
 8003924:	20000000 	.word	0x20000000
 8003928:	431bde83 	.word	0x431bde83

0800392c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800392c:	b480      	push	{r7}
 800392e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003930:	4b05      	ldr	r3, [pc, #20]	; (8003948 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003932:	689b      	ldr	r3, [r3, #8]
 8003934:	4a04      	ldr	r2, [pc, #16]	; (8003948 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003936:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800393a:	6093      	str	r3, [r2, #8]
}
 800393c:	bf00      	nop
 800393e:	46bd      	mov	sp, r7
 8003940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003944:	4770      	bx	lr
 8003946:	bf00      	nop
 8003948:	40007000 	.word	0x40007000

0800394c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b088      	sub	sp, #32
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d101      	bne.n	800395e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	e306      	b.n	8003f6c <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f003 0301 	and.w	r3, r3, #1
 8003966:	2b00      	cmp	r3, #0
 8003968:	d075      	beq.n	8003a56 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800396a:	4b97      	ldr	r3, [pc, #604]	; (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 800396c:	689b      	ldr	r3, [r3, #8]
 800396e:	f003 030c 	and.w	r3, r3, #12
 8003972:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003974:	4b94      	ldr	r3, [pc, #592]	; (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 8003976:	68db      	ldr	r3, [r3, #12]
 8003978:	f003 0303 	and.w	r3, r3, #3
 800397c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800397e:	69bb      	ldr	r3, [r7, #24]
 8003980:	2b0c      	cmp	r3, #12
 8003982:	d102      	bne.n	800398a <HAL_RCC_OscConfig+0x3e>
 8003984:	697b      	ldr	r3, [r7, #20]
 8003986:	2b03      	cmp	r3, #3
 8003988:	d002      	beq.n	8003990 <HAL_RCC_OscConfig+0x44>
 800398a:	69bb      	ldr	r3, [r7, #24]
 800398c:	2b08      	cmp	r3, #8
 800398e:	d10b      	bne.n	80039a8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003990:	4b8d      	ldr	r3, [pc, #564]	; (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003998:	2b00      	cmp	r3, #0
 800399a:	d05b      	beq.n	8003a54 <HAL_RCC_OscConfig+0x108>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d157      	bne.n	8003a54 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80039a4:	2301      	movs	r3, #1
 80039a6:	e2e1      	b.n	8003f6c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039b0:	d106      	bne.n	80039c0 <HAL_RCC_OscConfig+0x74>
 80039b2:	4b85      	ldr	r3, [pc, #532]	; (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a84      	ldr	r2, [pc, #528]	; (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 80039b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039bc:	6013      	str	r3, [r2, #0]
 80039be:	e01d      	b.n	80039fc <HAL_RCC_OscConfig+0xb0>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80039c8:	d10c      	bne.n	80039e4 <HAL_RCC_OscConfig+0x98>
 80039ca:	4b7f      	ldr	r3, [pc, #508]	; (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a7e      	ldr	r2, [pc, #504]	; (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 80039d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80039d4:	6013      	str	r3, [r2, #0]
 80039d6:	4b7c      	ldr	r3, [pc, #496]	; (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4a7b      	ldr	r2, [pc, #492]	; (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 80039dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039e0:	6013      	str	r3, [r2, #0]
 80039e2:	e00b      	b.n	80039fc <HAL_RCC_OscConfig+0xb0>
 80039e4:	4b78      	ldr	r3, [pc, #480]	; (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a77      	ldr	r2, [pc, #476]	; (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 80039ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039ee:	6013      	str	r3, [r2, #0]
 80039f0:	4b75      	ldr	r3, [pc, #468]	; (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a74      	ldr	r2, [pc, #464]	; (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 80039f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80039fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d013      	beq.n	8003a2c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a04:	f7fd ffca 	bl	800199c <HAL_GetTick>
 8003a08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a0a:	e008      	b.n	8003a1e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a0c:	f7fd ffc6 	bl	800199c <HAL_GetTick>
 8003a10:	4602      	mov	r2, r0
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	1ad3      	subs	r3, r2, r3
 8003a16:	2b64      	cmp	r3, #100	; 0x64
 8003a18:	d901      	bls.n	8003a1e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003a1a:	2303      	movs	r3, #3
 8003a1c:	e2a6      	b.n	8003f6c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a1e:	4b6a      	ldr	r3, [pc, #424]	; (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d0f0      	beq.n	8003a0c <HAL_RCC_OscConfig+0xc0>
 8003a2a:	e014      	b.n	8003a56 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a2c:	f7fd ffb6 	bl	800199c <HAL_GetTick>
 8003a30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003a32:	e008      	b.n	8003a46 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a34:	f7fd ffb2 	bl	800199c <HAL_GetTick>
 8003a38:	4602      	mov	r2, r0
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	1ad3      	subs	r3, r2, r3
 8003a3e:	2b64      	cmp	r3, #100	; 0x64
 8003a40:	d901      	bls.n	8003a46 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a42:	2303      	movs	r3, #3
 8003a44:	e292      	b.n	8003f6c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003a46:	4b60      	ldr	r3, [pc, #384]	; (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d1f0      	bne.n	8003a34 <HAL_RCC_OscConfig+0xe8>
 8003a52:	e000      	b.n	8003a56 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f003 0302 	and.w	r3, r3, #2
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d075      	beq.n	8003b4e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a62:	4b59      	ldr	r3, [pc, #356]	; (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	f003 030c 	and.w	r3, r3, #12
 8003a6a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a6c:	4b56      	ldr	r3, [pc, #344]	; (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 8003a6e:	68db      	ldr	r3, [r3, #12]
 8003a70:	f003 0303 	and.w	r3, r3, #3
 8003a74:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003a76:	69bb      	ldr	r3, [r7, #24]
 8003a78:	2b0c      	cmp	r3, #12
 8003a7a:	d102      	bne.n	8003a82 <HAL_RCC_OscConfig+0x136>
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	2b02      	cmp	r3, #2
 8003a80:	d002      	beq.n	8003a88 <HAL_RCC_OscConfig+0x13c>
 8003a82:	69bb      	ldr	r3, [r7, #24]
 8003a84:	2b04      	cmp	r3, #4
 8003a86:	d11f      	bne.n	8003ac8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a88:	4b4f      	ldr	r3, [pc, #316]	; (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d005      	beq.n	8003aa0 <HAL_RCC_OscConfig+0x154>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	68db      	ldr	r3, [r3, #12]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d101      	bne.n	8003aa0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	e265      	b.n	8003f6c <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003aa0:	4b49      	ldr	r3, [pc, #292]	; (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	691b      	ldr	r3, [r3, #16]
 8003aac:	061b      	lsls	r3, r3, #24
 8003aae:	4946      	ldr	r1, [pc, #280]	; (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003ab4:	4b45      	ldr	r3, [pc, #276]	; (8003bcc <HAL_RCC_OscConfig+0x280>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4618      	mov	r0, r3
 8003aba:	f7fd f8c3 	bl	8000c44 <HAL_InitTick>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d043      	beq.n	8003b4c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	e251      	b.n	8003f6c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	68db      	ldr	r3, [r3, #12]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d023      	beq.n	8003b18 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ad0:	4b3d      	ldr	r3, [pc, #244]	; (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a3c      	ldr	r2, [pc, #240]	; (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 8003ad6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ada:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003adc:	f7fd ff5e 	bl	800199c <HAL_GetTick>
 8003ae0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ae2:	e008      	b.n	8003af6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ae4:	f7fd ff5a 	bl	800199c <HAL_GetTick>
 8003ae8:	4602      	mov	r2, r0
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	1ad3      	subs	r3, r2, r3
 8003aee:	2b02      	cmp	r3, #2
 8003af0:	d901      	bls.n	8003af6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003af2:	2303      	movs	r3, #3
 8003af4:	e23a      	b.n	8003f6c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003af6:	4b34      	ldr	r3, [pc, #208]	; (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d0f0      	beq.n	8003ae4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b02:	4b31      	ldr	r3, [pc, #196]	; (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	691b      	ldr	r3, [r3, #16]
 8003b0e:	061b      	lsls	r3, r3, #24
 8003b10:	492d      	ldr	r1, [pc, #180]	; (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 8003b12:	4313      	orrs	r3, r2
 8003b14:	604b      	str	r3, [r1, #4]
 8003b16:	e01a      	b.n	8003b4e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b18:	4b2b      	ldr	r3, [pc, #172]	; (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a2a      	ldr	r2, [pc, #168]	; (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 8003b1e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b22:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b24:	f7fd ff3a 	bl	800199c <HAL_GetTick>
 8003b28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b2a:	e008      	b.n	8003b3e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b2c:	f7fd ff36 	bl	800199c <HAL_GetTick>
 8003b30:	4602      	mov	r2, r0
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	1ad3      	subs	r3, r2, r3
 8003b36:	2b02      	cmp	r3, #2
 8003b38:	d901      	bls.n	8003b3e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003b3a:	2303      	movs	r3, #3
 8003b3c:	e216      	b.n	8003f6c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b3e:	4b22      	ldr	r3, [pc, #136]	; (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d1f0      	bne.n	8003b2c <HAL_RCC_OscConfig+0x1e0>
 8003b4a:	e000      	b.n	8003b4e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b4c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f003 0308 	and.w	r3, r3, #8
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d041      	beq.n	8003bde <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	695b      	ldr	r3, [r3, #20]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d01c      	beq.n	8003b9c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b62:	4b19      	ldr	r3, [pc, #100]	; (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 8003b64:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b68:	4a17      	ldr	r2, [pc, #92]	; (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 8003b6a:	f043 0301 	orr.w	r3, r3, #1
 8003b6e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b72:	f7fd ff13 	bl	800199c <HAL_GetTick>
 8003b76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b78:	e008      	b.n	8003b8c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b7a:	f7fd ff0f 	bl	800199c <HAL_GetTick>
 8003b7e:	4602      	mov	r2, r0
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	1ad3      	subs	r3, r2, r3
 8003b84:	2b02      	cmp	r3, #2
 8003b86:	d901      	bls.n	8003b8c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003b88:	2303      	movs	r3, #3
 8003b8a:	e1ef      	b.n	8003f6c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b8c:	4b0e      	ldr	r3, [pc, #56]	; (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 8003b8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b92:	f003 0302 	and.w	r3, r3, #2
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d0ef      	beq.n	8003b7a <HAL_RCC_OscConfig+0x22e>
 8003b9a:	e020      	b.n	8003bde <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b9c:	4b0a      	ldr	r3, [pc, #40]	; (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 8003b9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ba2:	4a09      	ldr	r2, [pc, #36]	; (8003bc8 <HAL_RCC_OscConfig+0x27c>)
 8003ba4:	f023 0301 	bic.w	r3, r3, #1
 8003ba8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bac:	f7fd fef6 	bl	800199c <HAL_GetTick>
 8003bb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003bb2:	e00d      	b.n	8003bd0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bb4:	f7fd fef2 	bl	800199c <HAL_GetTick>
 8003bb8:	4602      	mov	r2, r0
 8003bba:	693b      	ldr	r3, [r7, #16]
 8003bbc:	1ad3      	subs	r3, r2, r3
 8003bbe:	2b02      	cmp	r3, #2
 8003bc0:	d906      	bls.n	8003bd0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003bc2:	2303      	movs	r3, #3
 8003bc4:	e1d2      	b.n	8003f6c <HAL_RCC_OscConfig+0x620>
 8003bc6:	bf00      	nop
 8003bc8:	40021000 	.word	0x40021000
 8003bcc:	200000c0 	.word	0x200000c0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003bd0:	4b8c      	ldr	r3, [pc, #560]	; (8003e04 <HAL_RCC_OscConfig+0x4b8>)
 8003bd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003bd6:	f003 0302 	and.w	r3, r3, #2
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d1ea      	bne.n	8003bb4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f003 0304 	and.w	r3, r3, #4
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	f000 80a6 	beq.w	8003d38 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bec:	2300      	movs	r3, #0
 8003bee:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003bf0:	4b84      	ldr	r3, [pc, #528]	; (8003e04 <HAL_RCC_OscConfig+0x4b8>)
 8003bf2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bf4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d101      	bne.n	8003c00 <HAL_RCC_OscConfig+0x2b4>
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e000      	b.n	8003c02 <HAL_RCC_OscConfig+0x2b6>
 8003c00:	2300      	movs	r3, #0
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d00d      	beq.n	8003c22 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c06:	4b7f      	ldr	r3, [pc, #508]	; (8003e04 <HAL_RCC_OscConfig+0x4b8>)
 8003c08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c0a:	4a7e      	ldr	r2, [pc, #504]	; (8003e04 <HAL_RCC_OscConfig+0x4b8>)
 8003c0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c10:	6593      	str	r3, [r2, #88]	; 0x58
 8003c12:	4b7c      	ldr	r3, [pc, #496]	; (8003e04 <HAL_RCC_OscConfig+0x4b8>)
 8003c14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c1a:	60fb      	str	r3, [r7, #12]
 8003c1c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c22:	4b79      	ldr	r3, [pc, #484]	; (8003e08 <HAL_RCC_OscConfig+0x4bc>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d118      	bne.n	8003c60 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c2e:	4b76      	ldr	r3, [pc, #472]	; (8003e08 <HAL_RCC_OscConfig+0x4bc>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a75      	ldr	r2, [pc, #468]	; (8003e08 <HAL_RCC_OscConfig+0x4bc>)
 8003c34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c3a:	f7fd feaf 	bl	800199c <HAL_GetTick>
 8003c3e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c40:	e008      	b.n	8003c54 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c42:	f7fd feab 	bl	800199c <HAL_GetTick>
 8003c46:	4602      	mov	r2, r0
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	1ad3      	subs	r3, r2, r3
 8003c4c:	2b02      	cmp	r3, #2
 8003c4e:	d901      	bls.n	8003c54 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003c50:	2303      	movs	r3, #3
 8003c52:	e18b      	b.n	8003f6c <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c54:	4b6c      	ldr	r3, [pc, #432]	; (8003e08 <HAL_RCC_OscConfig+0x4bc>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d0f0      	beq.n	8003c42 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	689b      	ldr	r3, [r3, #8]
 8003c64:	2b01      	cmp	r3, #1
 8003c66:	d108      	bne.n	8003c7a <HAL_RCC_OscConfig+0x32e>
 8003c68:	4b66      	ldr	r3, [pc, #408]	; (8003e04 <HAL_RCC_OscConfig+0x4b8>)
 8003c6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c6e:	4a65      	ldr	r2, [pc, #404]	; (8003e04 <HAL_RCC_OscConfig+0x4b8>)
 8003c70:	f043 0301 	orr.w	r3, r3, #1
 8003c74:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003c78:	e024      	b.n	8003cc4 <HAL_RCC_OscConfig+0x378>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	689b      	ldr	r3, [r3, #8]
 8003c7e:	2b05      	cmp	r3, #5
 8003c80:	d110      	bne.n	8003ca4 <HAL_RCC_OscConfig+0x358>
 8003c82:	4b60      	ldr	r3, [pc, #384]	; (8003e04 <HAL_RCC_OscConfig+0x4b8>)
 8003c84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c88:	4a5e      	ldr	r2, [pc, #376]	; (8003e04 <HAL_RCC_OscConfig+0x4b8>)
 8003c8a:	f043 0304 	orr.w	r3, r3, #4
 8003c8e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003c92:	4b5c      	ldr	r3, [pc, #368]	; (8003e04 <HAL_RCC_OscConfig+0x4b8>)
 8003c94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c98:	4a5a      	ldr	r2, [pc, #360]	; (8003e04 <HAL_RCC_OscConfig+0x4b8>)
 8003c9a:	f043 0301 	orr.w	r3, r3, #1
 8003c9e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003ca2:	e00f      	b.n	8003cc4 <HAL_RCC_OscConfig+0x378>
 8003ca4:	4b57      	ldr	r3, [pc, #348]	; (8003e04 <HAL_RCC_OscConfig+0x4b8>)
 8003ca6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003caa:	4a56      	ldr	r2, [pc, #344]	; (8003e04 <HAL_RCC_OscConfig+0x4b8>)
 8003cac:	f023 0301 	bic.w	r3, r3, #1
 8003cb0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003cb4:	4b53      	ldr	r3, [pc, #332]	; (8003e04 <HAL_RCC_OscConfig+0x4b8>)
 8003cb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cba:	4a52      	ldr	r2, [pc, #328]	; (8003e04 <HAL_RCC_OscConfig+0x4b8>)
 8003cbc:	f023 0304 	bic.w	r3, r3, #4
 8003cc0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d016      	beq.n	8003cfa <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ccc:	f7fd fe66 	bl	800199c <HAL_GetTick>
 8003cd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003cd2:	e00a      	b.n	8003cea <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cd4:	f7fd fe62 	bl	800199c <HAL_GetTick>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d901      	bls.n	8003cea <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003ce6:	2303      	movs	r3, #3
 8003ce8:	e140      	b.n	8003f6c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003cea:	4b46      	ldr	r3, [pc, #280]	; (8003e04 <HAL_RCC_OscConfig+0x4b8>)
 8003cec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cf0:	f003 0302 	and.w	r3, r3, #2
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d0ed      	beq.n	8003cd4 <HAL_RCC_OscConfig+0x388>
 8003cf8:	e015      	b.n	8003d26 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cfa:	f7fd fe4f 	bl	800199c <HAL_GetTick>
 8003cfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d00:	e00a      	b.n	8003d18 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d02:	f7fd fe4b 	bl	800199c <HAL_GetTick>
 8003d06:	4602      	mov	r2, r0
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	1ad3      	subs	r3, r2, r3
 8003d0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d901      	bls.n	8003d18 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003d14:	2303      	movs	r3, #3
 8003d16:	e129      	b.n	8003f6c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d18:	4b3a      	ldr	r3, [pc, #232]	; (8003e04 <HAL_RCC_OscConfig+0x4b8>)
 8003d1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d1e:	f003 0302 	and.w	r3, r3, #2
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d1ed      	bne.n	8003d02 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003d26:	7ffb      	ldrb	r3, [r7, #31]
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	d105      	bne.n	8003d38 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d2c:	4b35      	ldr	r3, [pc, #212]	; (8003e04 <HAL_RCC_OscConfig+0x4b8>)
 8003d2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d30:	4a34      	ldr	r2, [pc, #208]	; (8003e04 <HAL_RCC_OscConfig+0x4b8>)
 8003d32:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d36:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f003 0320 	and.w	r3, r3, #32
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d03c      	beq.n	8003dbe <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	699b      	ldr	r3, [r3, #24]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d01c      	beq.n	8003d86 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003d4c:	4b2d      	ldr	r3, [pc, #180]	; (8003e04 <HAL_RCC_OscConfig+0x4b8>)
 8003d4e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003d52:	4a2c      	ldr	r2, [pc, #176]	; (8003e04 <HAL_RCC_OscConfig+0x4b8>)
 8003d54:	f043 0301 	orr.w	r3, r3, #1
 8003d58:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d5c:	f7fd fe1e 	bl	800199c <HAL_GetTick>
 8003d60:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003d62:	e008      	b.n	8003d76 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003d64:	f7fd fe1a 	bl	800199c <HAL_GetTick>
 8003d68:	4602      	mov	r2, r0
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	1ad3      	subs	r3, r2, r3
 8003d6e:	2b02      	cmp	r3, #2
 8003d70:	d901      	bls.n	8003d76 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003d72:	2303      	movs	r3, #3
 8003d74:	e0fa      	b.n	8003f6c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003d76:	4b23      	ldr	r3, [pc, #140]	; (8003e04 <HAL_RCC_OscConfig+0x4b8>)
 8003d78:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003d7c:	f003 0302 	and.w	r3, r3, #2
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d0ef      	beq.n	8003d64 <HAL_RCC_OscConfig+0x418>
 8003d84:	e01b      	b.n	8003dbe <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003d86:	4b1f      	ldr	r3, [pc, #124]	; (8003e04 <HAL_RCC_OscConfig+0x4b8>)
 8003d88:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003d8c:	4a1d      	ldr	r2, [pc, #116]	; (8003e04 <HAL_RCC_OscConfig+0x4b8>)
 8003d8e:	f023 0301 	bic.w	r3, r3, #1
 8003d92:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d96:	f7fd fe01 	bl	800199c <HAL_GetTick>
 8003d9a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003d9c:	e008      	b.n	8003db0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003d9e:	f7fd fdfd 	bl	800199c <HAL_GetTick>
 8003da2:	4602      	mov	r2, r0
 8003da4:	693b      	ldr	r3, [r7, #16]
 8003da6:	1ad3      	subs	r3, r2, r3
 8003da8:	2b02      	cmp	r3, #2
 8003daa:	d901      	bls.n	8003db0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003dac:	2303      	movs	r3, #3
 8003dae:	e0dd      	b.n	8003f6c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003db0:	4b14      	ldr	r3, [pc, #80]	; (8003e04 <HAL_RCC_OscConfig+0x4b8>)
 8003db2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003db6:	f003 0302 	and.w	r3, r3, #2
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d1ef      	bne.n	8003d9e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	69db      	ldr	r3, [r3, #28]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	f000 80d1 	beq.w	8003f6a <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003dc8:	4b0e      	ldr	r3, [pc, #56]	; (8003e04 <HAL_RCC_OscConfig+0x4b8>)
 8003dca:	689b      	ldr	r3, [r3, #8]
 8003dcc:	f003 030c 	and.w	r3, r3, #12
 8003dd0:	2b0c      	cmp	r3, #12
 8003dd2:	f000 808b 	beq.w	8003eec <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	69db      	ldr	r3, [r3, #28]
 8003dda:	2b02      	cmp	r3, #2
 8003ddc:	d15e      	bne.n	8003e9c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dde:	4b09      	ldr	r3, [pc, #36]	; (8003e04 <HAL_RCC_OscConfig+0x4b8>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4a08      	ldr	r2, [pc, #32]	; (8003e04 <HAL_RCC_OscConfig+0x4b8>)
 8003de4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003de8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dea:	f7fd fdd7 	bl	800199c <HAL_GetTick>
 8003dee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003df0:	e00c      	b.n	8003e0c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003df2:	f7fd fdd3 	bl	800199c <HAL_GetTick>
 8003df6:	4602      	mov	r2, r0
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	1ad3      	subs	r3, r2, r3
 8003dfc:	2b02      	cmp	r3, #2
 8003dfe:	d905      	bls.n	8003e0c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003e00:	2303      	movs	r3, #3
 8003e02:	e0b3      	b.n	8003f6c <HAL_RCC_OscConfig+0x620>
 8003e04:	40021000 	.word	0x40021000
 8003e08:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e0c:	4b59      	ldr	r3, [pc, #356]	; (8003f74 <HAL_RCC_OscConfig+0x628>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d1ec      	bne.n	8003df2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e18:	4b56      	ldr	r3, [pc, #344]	; (8003f74 <HAL_RCC_OscConfig+0x628>)
 8003e1a:	68da      	ldr	r2, [r3, #12]
 8003e1c:	4b56      	ldr	r3, [pc, #344]	; (8003f78 <HAL_RCC_OscConfig+0x62c>)
 8003e1e:	4013      	ands	r3, r2
 8003e20:	687a      	ldr	r2, [r7, #4]
 8003e22:	6a11      	ldr	r1, [r2, #32]
 8003e24:	687a      	ldr	r2, [r7, #4]
 8003e26:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003e28:	3a01      	subs	r2, #1
 8003e2a:	0112      	lsls	r2, r2, #4
 8003e2c:	4311      	orrs	r1, r2
 8003e2e:	687a      	ldr	r2, [r7, #4]
 8003e30:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003e32:	0212      	lsls	r2, r2, #8
 8003e34:	4311      	orrs	r1, r2
 8003e36:	687a      	ldr	r2, [r7, #4]
 8003e38:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003e3a:	0852      	lsrs	r2, r2, #1
 8003e3c:	3a01      	subs	r2, #1
 8003e3e:	0552      	lsls	r2, r2, #21
 8003e40:	4311      	orrs	r1, r2
 8003e42:	687a      	ldr	r2, [r7, #4]
 8003e44:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003e46:	0852      	lsrs	r2, r2, #1
 8003e48:	3a01      	subs	r2, #1
 8003e4a:	0652      	lsls	r2, r2, #25
 8003e4c:	4311      	orrs	r1, r2
 8003e4e:	687a      	ldr	r2, [r7, #4]
 8003e50:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003e52:	06d2      	lsls	r2, r2, #27
 8003e54:	430a      	orrs	r2, r1
 8003e56:	4947      	ldr	r1, [pc, #284]	; (8003f74 <HAL_RCC_OscConfig+0x628>)
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e5c:	4b45      	ldr	r3, [pc, #276]	; (8003f74 <HAL_RCC_OscConfig+0x628>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a44      	ldr	r2, [pc, #272]	; (8003f74 <HAL_RCC_OscConfig+0x628>)
 8003e62:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003e66:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003e68:	4b42      	ldr	r3, [pc, #264]	; (8003f74 <HAL_RCC_OscConfig+0x628>)
 8003e6a:	68db      	ldr	r3, [r3, #12]
 8003e6c:	4a41      	ldr	r2, [pc, #260]	; (8003f74 <HAL_RCC_OscConfig+0x628>)
 8003e6e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003e72:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e74:	f7fd fd92 	bl	800199c <HAL_GetTick>
 8003e78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e7a:	e008      	b.n	8003e8e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e7c:	f7fd fd8e 	bl	800199c <HAL_GetTick>
 8003e80:	4602      	mov	r2, r0
 8003e82:	693b      	ldr	r3, [r7, #16]
 8003e84:	1ad3      	subs	r3, r2, r3
 8003e86:	2b02      	cmp	r3, #2
 8003e88:	d901      	bls.n	8003e8e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003e8a:	2303      	movs	r3, #3
 8003e8c:	e06e      	b.n	8003f6c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e8e:	4b39      	ldr	r3, [pc, #228]	; (8003f74 <HAL_RCC_OscConfig+0x628>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d0f0      	beq.n	8003e7c <HAL_RCC_OscConfig+0x530>
 8003e9a:	e066      	b.n	8003f6a <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e9c:	4b35      	ldr	r3, [pc, #212]	; (8003f74 <HAL_RCC_OscConfig+0x628>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a34      	ldr	r2, [pc, #208]	; (8003f74 <HAL_RCC_OscConfig+0x628>)
 8003ea2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003ea6:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003ea8:	4b32      	ldr	r3, [pc, #200]	; (8003f74 <HAL_RCC_OscConfig+0x628>)
 8003eaa:	68db      	ldr	r3, [r3, #12]
 8003eac:	4a31      	ldr	r2, [pc, #196]	; (8003f74 <HAL_RCC_OscConfig+0x628>)
 8003eae:	f023 0303 	bic.w	r3, r3, #3
 8003eb2:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003eb4:	4b2f      	ldr	r3, [pc, #188]	; (8003f74 <HAL_RCC_OscConfig+0x628>)
 8003eb6:	68db      	ldr	r3, [r3, #12]
 8003eb8:	4a2e      	ldr	r2, [pc, #184]	; (8003f74 <HAL_RCC_OscConfig+0x628>)
 8003eba:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003ebe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ec2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ec4:	f7fd fd6a 	bl	800199c <HAL_GetTick>
 8003ec8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003eca:	e008      	b.n	8003ede <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ecc:	f7fd fd66 	bl	800199c <HAL_GetTick>
 8003ed0:	4602      	mov	r2, r0
 8003ed2:	693b      	ldr	r3, [r7, #16]
 8003ed4:	1ad3      	subs	r3, r2, r3
 8003ed6:	2b02      	cmp	r3, #2
 8003ed8:	d901      	bls.n	8003ede <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8003eda:	2303      	movs	r3, #3
 8003edc:	e046      	b.n	8003f6c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ede:	4b25      	ldr	r3, [pc, #148]	; (8003f74 <HAL_RCC_OscConfig+0x628>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d1f0      	bne.n	8003ecc <HAL_RCC_OscConfig+0x580>
 8003eea:	e03e      	b.n	8003f6a <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	69db      	ldr	r3, [r3, #28]
 8003ef0:	2b01      	cmp	r3, #1
 8003ef2:	d101      	bne.n	8003ef8 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e039      	b.n	8003f6c <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003ef8:	4b1e      	ldr	r3, [pc, #120]	; (8003f74 <HAL_RCC_OscConfig+0x628>)
 8003efa:	68db      	ldr	r3, [r3, #12]
 8003efc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003efe:	697b      	ldr	r3, [r7, #20]
 8003f00:	f003 0203 	and.w	r2, r3, #3
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6a1b      	ldr	r3, [r3, #32]
 8003f08:	429a      	cmp	r2, r3
 8003f0a:	d12c      	bne.n	8003f66 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003f0c:	697b      	ldr	r3, [r7, #20]
 8003f0e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f16:	3b01      	subs	r3, #1
 8003f18:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f1a:	429a      	cmp	r2, r3
 8003f1c:	d123      	bne.n	8003f66 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f28:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	d11b      	bne.n	8003f66 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003f2e:	697b      	ldr	r3, [r7, #20]
 8003f30:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f38:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f3a:	429a      	cmp	r2, r3
 8003f3c:	d113      	bne.n	8003f66 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f48:	085b      	lsrs	r3, r3, #1
 8003f4a:	3b01      	subs	r3, #1
 8003f4c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003f4e:	429a      	cmp	r2, r3
 8003f50:	d109      	bne.n	8003f66 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f5c:	085b      	lsrs	r3, r3, #1
 8003f5e:	3b01      	subs	r3, #1
 8003f60:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f62:	429a      	cmp	r2, r3
 8003f64:	d001      	beq.n	8003f6a <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8003f66:	2301      	movs	r3, #1
 8003f68:	e000      	b.n	8003f6c <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8003f6a:	2300      	movs	r3, #0
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	3720      	adds	r7, #32
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bd80      	pop	{r7, pc}
 8003f74:	40021000 	.word	0x40021000
 8003f78:	019f800c 	.word	0x019f800c

08003f7c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b086      	sub	sp, #24
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
 8003f84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003f86:	2300      	movs	r3, #0
 8003f88:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d101      	bne.n	8003f94 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e11e      	b.n	80041d2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f94:	4b91      	ldr	r3, [pc, #580]	; (80041dc <HAL_RCC_ClockConfig+0x260>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f003 030f 	and.w	r3, r3, #15
 8003f9c:	683a      	ldr	r2, [r7, #0]
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	d910      	bls.n	8003fc4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fa2:	4b8e      	ldr	r3, [pc, #568]	; (80041dc <HAL_RCC_ClockConfig+0x260>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f023 020f 	bic.w	r2, r3, #15
 8003faa:	498c      	ldr	r1, [pc, #560]	; (80041dc <HAL_RCC_ClockConfig+0x260>)
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fb2:	4b8a      	ldr	r3, [pc, #552]	; (80041dc <HAL_RCC_ClockConfig+0x260>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f003 030f 	and.w	r3, r3, #15
 8003fba:	683a      	ldr	r2, [r7, #0]
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	d001      	beq.n	8003fc4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	e106      	b.n	80041d2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 0301 	and.w	r3, r3, #1
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d073      	beq.n	80040b8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	2b03      	cmp	r3, #3
 8003fd6:	d129      	bne.n	800402c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003fd8:	4b81      	ldr	r3, [pc, #516]	; (80041e0 <HAL_RCC_ClockConfig+0x264>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d101      	bne.n	8003fe8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e0f4      	b.n	80041d2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003fe8:	f000 f9d0 	bl	800438c <RCC_GetSysClockFreqFromPLLSource>
 8003fec:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	4a7c      	ldr	r2, [pc, #496]	; (80041e4 <HAL_RCC_ClockConfig+0x268>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d93f      	bls.n	8004076 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003ff6:	4b7a      	ldr	r3, [pc, #488]	; (80041e0 <HAL_RCC_ClockConfig+0x264>)
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d009      	beq.n	8004016 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800400a:	2b00      	cmp	r3, #0
 800400c:	d033      	beq.n	8004076 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004012:	2b00      	cmp	r3, #0
 8004014:	d12f      	bne.n	8004076 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004016:	4b72      	ldr	r3, [pc, #456]	; (80041e0 <HAL_RCC_ClockConfig+0x264>)
 8004018:	689b      	ldr	r3, [r3, #8]
 800401a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800401e:	4a70      	ldr	r2, [pc, #448]	; (80041e0 <HAL_RCC_ClockConfig+0x264>)
 8004020:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004024:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004026:	2380      	movs	r3, #128	; 0x80
 8004028:	617b      	str	r3, [r7, #20]
 800402a:	e024      	b.n	8004076 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	2b02      	cmp	r3, #2
 8004032:	d107      	bne.n	8004044 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004034:	4b6a      	ldr	r3, [pc, #424]	; (80041e0 <HAL_RCC_ClockConfig+0x264>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800403c:	2b00      	cmp	r3, #0
 800403e:	d109      	bne.n	8004054 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004040:	2301      	movs	r3, #1
 8004042:	e0c6      	b.n	80041d2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004044:	4b66      	ldr	r3, [pc, #408]	; (80041e0 <HAL_RCC_ClockConfig+0x264>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800404c:	2b00      	cmp	r3, #0
 800404e:	d101      	bne.n	8004054 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004050:	2301      	movs	r3, #1
 8004052:	e0be      	b.n	80041d2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004054:	f000 f8ce 	bl	80041f4 <HAL_RCC_GetSysClockFreq>
 8004058:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	4a61      	ldr	r2, [pc, #388]	; (80041e4 <HAL_RCC_ClockConfig+0x268>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d909      	bls.n	8004076 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004062:	4b5f      	ldr	r3, [pc, #380]	; (80041e0 <HAL_RCC_ClockConfig+0x264>)
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800406a:	4a5d      	ldr	r2, [pc, #372]	; (80041e0 <HAL_RCC_ClockConfig+0x264>)
 800406c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004070:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004072:	2380      	movs	r3, #128	; 0x80
 8004074:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004076:	4b5a      	ldr	r3, [pc, #360]	; (80041e0 <HAL_RCC_ClockConfig+0x264>)
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	f023 0203 	bic.w	r2, r3, #3
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	4957      	ldr	r1, [pc, #348]	; (80041e0 <HAL_RCC_ClockConfig+0x264>)
 8004084:	4313      	orrs	r3, r2
 8004086:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004088:	f7fd fc88 	bl	800199c <HAL_GetTick>
 800408c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800408e:	e00a      	b.n	80040a6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004090:	f7fd fc84 	bl	800199c <HAL_GetTick>
 8004094:	4602      	mov	r2, r0
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	1ad3      	subs	r3, r2, r3
 800409a:	f241 3288 	movw	r2, #5000	; 0x1388
 800409e:	4293      	cmp	r3, r2
 80040a0:	d901      	bls.n	80040a6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80040a2:	2303      	movs	r3, #3
 80040a4:	e095      	b.n	80041d2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040a6:	4b4e      	ldr	r3, [pc, #312]	; (80041e0 <HAL_RCC_ClockConfig+0x264>)
 80040a8:	689b      	ldr	r3, [r3, #8]
 80040aa:	f003 020c 	and.w	r2, r3, #12
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	009b      	lsls	r3, r3, #2
 80040b4:	429a      	cmp	r2, r3
 80040b6:	d1eb      	bne.n	8004090 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f003 0302 	and.w	r3, r3, #2
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d023      	beq.n	800410c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f003 0304 	and.w	r3, r3, #4
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d005      	beq.n	80040dc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040d0:	4b43      	ldr	r3, [pc, #268]	; (80041e0 <HAL_RCC_ClockConfig+0x264>)
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	4a42      	ldr	r2, [pc, #264]	; (80041e0 <HAL_RCC_ClockConfig+0x264>)
 80040d6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80040da:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f003 0308 	and.w	r3, r3, #8
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d007      	beq.n	80040f8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80040e8:	4b3d      	ldr	r3, [pc, #244]	; (80041e0 <HAL_RCC_ClockConfig+0x264>)
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80040f0:	4a3b      	ldr	r2, [pc, #236]	; (80041e0 <HAL_RCC_ClockConfig+0x264>)
 80040f2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80040f6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040f8:	4b39      	ldr	r3, [pc, #228]	; (80041e0 <HAL_RCC_ClockConfig+0x264>)
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	4936      	ldr	r1, [pc, #216]	; (80041e0 <HAL_RCC_ClockConfig+0x264>)
 8004106:	4313      	orrs	r3, r2
 8004108:	608b      	str	r3, [r1, #8]
 800410a:	e008      	b.n	800411e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800410c:	697b      	ldr	r3, [r7, #20]
 800410e:	2b80      	cmp	r3, #128	; 0x80
 8004110:	d105      	bne.n	800411e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004112:	4b33      	ldr	r3, [pc, #204]	; (80041e0 <HAL_RCC_ClockConfig+0x264>)
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	4a32      	ldr	r2, [pc, #200]	; (80041e0 <HAL_RCC_ClockConfig+0x264>)
 8004118:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800411c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800411e:	4b2f      	ldr	r3, [pc, #188]	; (80041dc <HAL_RCC_ClockConfig+0x260>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f003 030f 	and.w	r3, r3, #15
 8004126:	683a      	ldr	r2, [r7, #0]
 8004128:	429a      	cmp	r2, r3
 800412a:	d21d      	bcs.n	8004168 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800412c:	4b2b      	ldr	r3, [pc, #172]	; (80041dc <HAL_RCC_ClockConfig+0x260>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f023 020f 	bic.w	r2, r3, #15
 8004134:	4929      	ldr	r1, [pc, #164]	; (80041dc <HAL_RCC_ClockConfig+0x260>)
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	4313      	orrs	r3, r2
 800413a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800413c:	f7fd fc2e 	bl	800199c <HAL_GetTick>
 8004140:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004142:	e00a      	b.n	800415a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004144:	f7fd fc2a 	bl	800199c <HAL_GetTick>
 8004148:	4602      	mov	r2, r0
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	1ad3      	subs	r3, r2, r3
 800414e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004152:	4293      	cmp	r3, r2
 8004154:	d901      	bls.n	800415a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004156:	2303      	movs	r3, #3
 8004158:	e03b      	b.n	80041d2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800415a:	4b20      	ldr	r3, [pc, #128]	; (80041dc <HAL_RCC_ClockConfig+0x260>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 030f 	and.w	r3, r3, #15
 8004162:	683a      	ldr	r2, [r7, #0]
 8004164:	429a      	cmp	r2, r3
 8004166:	d1ed      	bne.n	8004144 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f003 0304 	and.w	r3, r3, #4
 8004170:	2b00      	cmp	r3, #0
 8004172:	d008      	beq.n	8004186 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004174:	4b1a      	ldr	r3, [pc, #104]	; (80041e0 <HAL_RCC_ClockConfig+0x264>)
 8004176:	689b      	ldr	r3, [r3, #8]
 8004178:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	68db      	ldr	r3, [r3, #12]
 8004180:	4917      	ldr	r1, [pc, #92]	; (80041e0 <HAL_RCC_ClockConfig+0x264>)
 8004182:	4313      	orrs	r3, r2
 8004184:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f003 0308 	and.w	r3, r3, #8
 800418e:	2b00      	cmp	r3, #0
 8004190:	d009      	beq.n	80041a6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004192:	4b13      	ldr	r3, [pc, #76]	; (80041e0 <HAL_RCC_ClockConfig+0x264>)
 8004194:	689b      	ldr	r3, [r3, #8]
 8004196:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	691b      	ldr	r3, [r3, #16]
 800419e:	00db      	lsls	r3, r3, #3
 80041a0:	490f      	ldr	r1, [pc, #60]	; (80041e0 <HAL_RCC_ClockConfig+0x264>)
 80041a2:	4313      	orrs	r3, r2
 80041a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80041a6:	f000 f825 	bl	80041f4 <HAL_RCC_GetSysClockFreq>
 80041aa:	4602      	mov	r2, r0
 80041ac:	4b0c      	ldr	r3, [pc, #48]	; (80041e0 <HAL_RCC_ClockConfig+0x264>)
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	091b      	lsrs	r3, r3, #4
 80041b2:	f003 030f 	and.w	r3, r3, #15
 80041b6:	490c      	ldr	r1, [pc, #48]	; (80041e8 <HAL_RCC_ClockConfig+0x26c>)
 80041b8:	5ccb      	ldrb	r3, [r1, r3]
 80041ba:	f003 031f 	and.w	r3, r3, #31
 80041be:	fa22 f303 	lsr.w	r3, r2, r3
 80041c2:	4a0a      	ldr	r2, [pc, #40]	; (80041ec <HAL_RCC_ClockConfig+0x270>)
 80041c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80041c6:	4b0a      	ldr	r3, [pc, #40]	; (80041f0 <HAL_RCC_ClockConfig+0x274>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4618      	mov	r0, r3
 80041cc:	f7fc fd3a 	bl	8000c44 <HAL_InitTick>
 80041d0:	4603      	mov	r3, r0
}
 80041d2:	4618      	mov	r0, r3
 80041d4:	3718      	adds	r7, #24
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bd80      	pop	{r7, pc}
 80041da:	bf00      	nop
 80041dc:	40022000 	.word	0x40022000
 80041e0:	40021000 	.word	0x40021000
 80041e4:	04c4b400 	.word	0x04c4b400
 80041e8:	08009944 	.word	0x08009944
 80041ec:	20000000 	.word	0x20000000
 80041f0:	200000c0 	.word	0x200000c0

080041f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b087      	sub	sp, #28
 80041f8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80041fa:	4b2c      	ldr	r3, [pc, #176]	; (80042ac <HAL_RCC_GetSysClockFreq+0xb8>)
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	f003 030c 	and.w	r3, r3, #12
 8004202:	2b04      	cmp	r3, #4
 8004204:	d102      	bne.n	800420c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004206:	4b2a      	ldr	r3, [pc, #168]	; (80042b0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004208:	613b      	str	r3, [r7, #16]
 800420a:	e047      	b.n	800429c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800420c:	4b27      	ldr	r3, [pc, #156]	; (80042ac <HAL_RCC_GetSysClockFreq+0xb8>)
 800420e:	689b      	ldr	r3, [r3, #8]
 8004210:	f003 030c 	and.w	r3, r3, #12
 8004214:	2b08      	cmp	r3, #8
 8004216:	d102      	bne.n	800421e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004218:	4b26      	ldr	r3, [pc, #152]	; (80042b4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800421a:	613b      	str	r3, [r7, #16]
 800421c:	e03e      	b.n	800429c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800421e:	4b23      	ldr	r3, [pc, #140]	; (80042ac <HAL_RCC_GetSysClockFreq+0xb8>)
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	f003 030c 	and.w	r3, r3, #12
 8004226:	2b0c      	cmp	r3, #12
 8004228:	d136      	bne.n	8004298 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800422a:	4b20      	ldr	r3, [pc, #128]	; (80042ac <HAL_RCC_GetSysClockFreq+0xb8>)
 800422c:	68db      	ldr	r3, [r3, #12]
 800422e:	f003 0303 	and.w	r3, r3, #3
 8004232:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004234:	4b1d      	ldr	r3, [pc, #116]	; (80042ac <HAL_RCC_GetSysClockFreq+0xb8>)
 8004236:	68db      	ldr	r3, [r3, #12]
 8004238:	091b      	lsrs	r3, r3, #4
 800423a:	f003 030f 	and.w	r3, r3, #15
 800423e:	3301      	adds	r3, #1
 8004240:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	2b03      	cmp	r3, #3
 8004246:	d10c      	bne.n	8004262 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004248:	4a1a      	ldr	r2, [pc, #104]	; (80042b4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004250:	4a16      	ldr	r2, [pc, #88]	; (80042ac <HAL_RCC_GetSysClockFreq+0xb8>)
 8004252:	68d2      	ldr	r2, [r2, #12]
 8004254:	0a12      	lsrs	r2, r2, #8
 8004256:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800425a:	fb02 f303 	mul.w	r3, r2, r3
 800425e:	617b      	str	r3, [r7, #20]
      break;
 8004260:	e00c      	b.n	800427c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004262:	4a13      	ldr	r2, [pc, #76]	; (80042b0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	fbb2 f3f3 	udiv	r3, r2, r3
 800426a:	4a10      	ldr	r2, [pc, #64]	; (80042ac <HAL_RCC_GetSysClockFreq+0xb8>)
 800426c:	68d2      	ldr	r2, [r2, #12]
 800426e:	0a12      	lsrs	r2, r2, #8
 8004270:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004274:	fb02 f303 	mul.w	r3, r2, r3
 8004278:	617b      	str	r3, [r7, #20]
      break;
 800427a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800427c:	4b0b      	ldr	r3, [pc, #44]	; (80042ac <HAL_RCC_GetSysClockFreq+0xb8>)
 800427e:	68db      	ldr	r3, [r3, #12]
 8004280:	0e5b      	lsrs	r3, r3, #25
 8004282:	f003 0303 	and.w	r3, r3, #3
 8004286:	3301      	adds	r3, #1
 8004288:	005b      	lsls	r3, r3, #1
 800428a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800428c:	697a      	ldr	r2, [r7, #20]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	fbb2 f3f3 	udiv	r3, r2, r3
 8004294:	613b      	str	r3, [r7, #16]
 8004296:	e001      	b.n	800429c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004298:	2300      	movs	r3, #0
 800429a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800429c:	693b      	ldr	r3, [r7, #16]
}
 800429e:	4618      	mov	r0, r3
 80042a0:	371c      	adds	r7, #28
 80042a2:	46bd      	mov	sp, r7
 80042a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a8:	4770      	bx	lr
 80042aa:	bf00      	nop
 80042ac:	40021000 	.word	0x40021000
 80042b0:	00f42400 	.word	0x00f42400
 80042b4:	016e3600 	.word	0x016e3600

080042b8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042b8:	b480      	push	{r7}
 80042ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042bc:	4b03      	ldr	r3, [pc, #12]	; (80042cc <HAL_RCC_GetHCLKFreq+0x14>)
 80042be:	681b      	ldr	r3, [r3, #0]
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	46bd      	mov	sp, r7
 80042c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c8:	4770      	bx	lr
 80042ca:	bf00      	nop
 80042cc:	20000000 	.word	0x20000000

080042d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80042d4:	f7ff fff0 	bl	80042b8 <HAL_RCC_GetHCLKFreq>
 80042d8:	4602      	mov	r2, r0
 80042da:	4b06      	ldr	r3, [pc, #24]	; (80042f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042dc:	689b      	ldr	r3, [r3, #8]
 80042de:	0a1b      	lsrs	r3, r3, #8
 80042e0:	f003 0307 	and.w	r3, r3, #7
 80042e4:	4904      	ldr	r1, [pc, #16]	; (80042f8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80042e6:	5ccb      	ldrb	r3, [r1, r3]
 80042e8:	f003 031f 	and.w	r3, r3, #31
 80042ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042f0:	4618      	mov	r0, r3
 80042f2:	bd80      	pop	{r7, pc}
 80042f4:	40021000 	.word	0x40021000
 80042f8:	08009954 	.word	0x08009954

080042fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004300:	f7ff ffda 	bl	80042b8 <HAL_RCC_GetHCLKFreq>
 8004304:	4602      	mov	r2, r0
 8004306:	4b06      	ldr	r3, [pc, #24]	; (8004320 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	0adb      	lsrs	r3, r3, #11
 800430c:	f003 0307 	and.w	r3, r3, #7
 8004310:	4904      	ldr	r1, [pc, #16]	; (8004324 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004312:	5ccb      	ldrb	r3, [r1, r3]
 8004314:	f003 031f 	and.w	r3, r3, #31
 8004318:	fa22 f303 	lsr.w	r3, r2, r3
}
 800431c:	4618      	mov	r0, r3
 800431e:	bd80      	pop	{r7, pc}
 8004320:	40021000 	.word	0x40021000
 8004324:	08009954 	.word	0x08009954

08004328 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004328:	b480      	push	{r7}
 800432a:	b083      	sub	sp, #12
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
 8004330:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	220f      	movs	r2, #15
 8004336:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004338:	4b12      	ldr	r3, [pc, #72]	; (8004384 <HAL_RCC_GetClockConfig+0x5c>)
 800433a:	689b      	ldr	r3, [r3, #8]
 800433c:	f003 0203 	and.w	r2, r3, #3
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004344:	4b0f      	ldr	r3, [pc, #60]	; (8004384 <HAL_RCC_GetClockConfig+0x5c>)
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004350:	4b0c      	ldr	r3, [pc, #48]	; (8004384 <HAL_RCC_GetClockConfig+0x5c>)
 8004352:	689b      	ldr	r3, [r3, #8]
 8004354:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800435c:	4b09      	ldr	r3, [pc, #36]	; (8004384 <HAL_RCC_GetClockConfig+0x5c>)
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	08db      	lsrs	r3, r3, #3
 8004362:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800436a:	4b07      	ldr	r3, [pc, #28]	; (8004388 <HAL_RCC_GetClockConfig+0x60>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f003 020f 	and.w	r2, r3, #15
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	601a      	str	r2, [r3, #0]
}
 8004376:	bf00      	nop
 8004378:	370c      	adds	r7, #12
 800437a:	46bd      	mov	sp, r7
 800437c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004380:	4770      	bx	lr
 8004382:	bf00      	nop
 8004384:	40021000 	.word	0x40021000
 8004388:	40022000 	.word	0x40022000

0800438c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800438c:	b480      	push	{r7}
 800438e:	b087      	sub	sp, #28
 8004390:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004392:	4b1e      	ldr	r3, [pc, #120]	; (800440c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004394:	68db      	ldr	r3, [r3, #12]
 8004396:	f003 0303 	and.w	r3, r3, #3
 800439a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800439c:	4b1b      	ldr	r3, [pc, #108]	; (800440c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800439e:	68db      	ldr	r3, [r3, #12]
 80043a0:	091b      	lsrs	r3, r3, #4
 80043a2:	f003 030f 	and.w	r3, r3, #15
 80043a6:	3301      	adds	r3, #1
 80043a8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	2b03      	cmp	r3, #3
 80043ae:	d10c      	bne.n	80043ca <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80043b0:	4a17      	ldr	r2, [pc, #92]	; (8004410 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80043b8:	4a14      	ldr	r2, [pc, #80]	; (800440c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80043ba:	68d2      	ldr	r2, [r2, #12]
 80043bc:	0a12      	lsrs	r2, r2, #8
 80043be:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80043c2:	fb02 f303 	mul.w	r3, r2, r3
 80043c6:	617b      	str	r3, [r7, #20]
    break;
 80043c8:	e00c      	b.n	80043e4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80043ca:	4a12      	ldr	r2, [pc, #72]	; (8004414 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80043d2:	4a0e      	ldr	r2, [pc, #56]	; (800440c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80043d4:	68d2      	ldr	r2, [r2, #12]
 80043d6:	0a12      	lsrs	r2, r2, #8
 80043d8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80043dc:	fb02 f303 	mul.w	r3, r2, r3
 80043e0:	617b      	str	r3, [r7, #20]
    break;
 80043e2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80043e4:	4b09      	ldr	r3, [pc, #36]	; (800440c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80043e6:	68db      	ldr	r3, [r3, #12]
 80043e8:	0e5b      	lsrs	r3, r3, #25
 80043ea:	f003 0303 	and.w	r3, r3, #3
 80043ee:	3301      	adds	r3, #1
 80043f0:	005b      	lsls	r3, r3, #1
 80043f2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80043f4:	697a      	ldr	r2, [r7, #20]
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80043fc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80043fe:	687b      	ldr	r3, [r7, #4]
}
 8004400:	4618      	mov	r0, r3
 8004402:	371c      	adds	r7, #28
 8004404:	46bd      	mov	sp, r7
 8004406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440a:	4770      	bx	lr
 800440c:	40021000 	.word	0x40021000
 8004410:	016e3600 	.word	0x016e3600
 8004414:	00f42400 	.word	0x00f42400

08004418 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b086      	sub	sp, #24
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004420:	2300      	movs	r3, #0
 8004422:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004424:	2300      	movs	r3, #0
 8004426:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004430:	2b00      	cmp	r3, #0
 8004432:	f000 8098 	beq.w	8004566 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004436:	2300      	movs	r3, #0
 8004438:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800443a:	4b43      	ldr	r3, [pc, #268]	; (8004548 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800443c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800443e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004442:	2b00      	cmp	r3, #0
 8004444:	d10d      	bne.n	8004462 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004446:	4b40      	ldr	r3, [pc, #256]	; (8004548 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004448:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800444a:	4a3f      	ldr	r2, [pc, #252]	; (8004548 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800444c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004450:	6593      	str	r3, [r2, #88]	; 0x58
 8004452:	4b3d      	ldr	r3, [pc, #244]	; (8004548 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004454:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004456:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800445a:	60bb      	str	r3, [r7, #8]
 800445c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800445e:	2301      	movs	r3, #1
 8004460:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004462:	4b3a      	ldr	r3, [pc, #232]	; (800454c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4a39      	ldr	r2, [pc, #228]	; (800454c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004468:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800446c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800446e:	f7fd fa95 	bl	800199c <HAL_GetTick>
 8004472:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004474:	e009      	b.n	800448a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004476:	f7fd fa91 	bl	800199c <HAL_GetTick>
 800447a:	4602      	mov	r2, r0
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	1ad3      	subs	r3, r2, r3
 8004480:	2b02      	cmp	r3, #2
 8004482:	d902      	bls.n	800448a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004484:	2303      	movs	r3, #3
 8004486:	74fb      	strb	r3, [r7, #19]
        break;
 8004488:	e005      	b.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800448a:	4b30      	ldr	r3, [pc, #192]	; (800454c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004492:	2b00      	cmp	r3, #0
 8004494:	d0ef      	beq.n	8004476 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004496:	7cfb      	ldrb	r3, [r7, #19]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d159      	bne.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800449c:	4b2a      	ldr	r3, [pc, #168]	; (8004548 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800449e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044a6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d01e      	beq.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044b2:	697a      	ldr	r2, [r7, #20]
 80044b4:	429a      	cmp	r2, r3
 80044b6:	d019      	beq.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80044b8:	4b23      	ldr	r3, [pc, #140]	; (8004548 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044c2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80044c4:	4b20      	ldr	r3, [pc, #128]	; (8004548 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044ca:	4a1f      	ldr	r2, [pc, #124]	; (8004548 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80044d4:	4b1c      	ldr	r3, [pc, #112]	; (8004548 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044da:	4a1b      	ldr	r2, [pc, #108]	; (8004548 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80044e4:	4a18      	ldr	r2, [pc, #96]	; (8004548 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044e6:	697b      	ldr	r3, [r7, #20]
 80044e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	f003 0301 	and.w	r3, r3, #1
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d016      	beq.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044f6:	f7fd fa51 	bl	800199c <HAL_GetTick>
 80044fa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044fc:	e00b      	b.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044fe:	f7fd fa4d 	bl	800199c <HAL_GetTick>
 8004502:	4602      	mov	r2, r0
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	1ad3      	subs	r3, r2, r3
 8004508:	f241 3288 	movw	r2, #5000	; 0x1388
 800450c:	4293      	cmp	r3, r2
 800450e:	d902      	bls.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004510:	2303      	movs	r3, #3
 8004512:	74fb      	strb	r3, [r7, #19]
            break;
 8004514:	e006      	b.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004516:	4b0c      	ldr	r3, [pc, #48]	; (8004548 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004518:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800451c:	f003 0302 	and.w	r3, r3, #2
 8004520:	2b00      	cmp	r3, #0
 8004522:	d0ec      	beq.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004524:	7cfb      	ldrb	r3, [r7, #19]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d10b      	bne.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800452a:	4b07      	ldr	r3, [pc, #28]	; (8004548 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800452c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004530:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004538:	4903      	ldr	r1, [pc, #12]	; (8004548 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800453a:	4313      	orrs	r3, r2
 800453c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004540:	e008      	b.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004542:	7cfb      	ldrb	r3, [r7, #19]
 8004544:	74bb      	strb	r3, [r7, #18]
 8004546:	e005      	b.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004548:	40021000 	.word	0x40021000
 800454c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004550:	7cfb      	ldrb	r3, [r7, #19]
 8004552:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004554:	7c7b      	ldrb	r3, [r7, #17]
 8004556:	2b01      	cmp	r3, #1
 8004558:	d105      	bne.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800455a:	4ba7      	ldr	r3, [pc, #668]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800455c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800455e:	4aa6      	ldr	r2, [pc, #664]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004560:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004564:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 0301 	and.w	r3, r3, #1
 800456e:	2b00      	cmp	r3, #0
 8004570:	d00a      	beq.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004572:	4ba1      	ldr	r3, [pc, #644]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004574:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004578:	f023 0203 	bic.w	r2, r3, #3
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	499d      	ldr	r1, [pc, #628]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004582:	4313      	orrs	r3, r2
 8004584:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f003 0302 	and.w	r3, r3, #2
 8004590:	2b00      	cmp	r3, #0
 8004592:	d00a      	beq.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004594:	4b98      	ldr	r3, [pc, #608]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004596:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800459a:	f023 020c 	bic.w	r2, r3, #12
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	689b      	ldr	r3, [r3, #8]
 80045a2:	4995      	ldr	r1, [pc, #596]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045a4:	4313      	orrs	r3, r2
 80045a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f003 0304 	and.w	r3, r3, #4
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d00a      	beq.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80045b6:	4b90      	ldr	r3, [pc, #576]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045bc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	68db      	ldr	r3, [r3, #12]
 80045c4:	498c      	ldr	r1, [pc, #560]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045c6:	4313      	orrs	r3, r2
 80045c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f003 0308 	and.w	r3, r3, #8
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d00a      	beq.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80045d8:	4b87      	ldr	r3, [pc, #540]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045de:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	691b      	ldr	r3, [r3, #16]
 80045e6:	4984      	ldr	r1, [pc, #528]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045e8:	4313      	orrs	r3, r2
 80045ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f003 0310 	and.w	r3, r3, #16
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d00a      	beq.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80045fa:	4b7f      	ldr	r3, [pc, #508]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004600:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	695b      	ldr	r3, [r3, #20]
 8004608:	497b      	ldr	r1, [pc, #492]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800460a:	4313      	orrs	r3, r2
 800460c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f003 0320 	and.w	r3, r3, #32
 8004618:	2b00      	cmp	r3, #0
 800461a:	d00a      	beq.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800461c:	4b76      	ldr	r3, [pc, #472]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800461e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004622:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	699b      	ldr	r3, [r3, #24]
 800462a:	4973      	ldr	r1, [pc, #460]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800462c:	4313      	orrs	r3, r2
 800462e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800463a:	2b00      	cmp	r3, #0
 800463c:	d00a      	beq.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800463e:	4b6e      	ldr	r3, [pc, #440]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004640:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004644:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	69db      	ldr	r3, [r3, #28]
 800464c:	496a      	ldr	r1, [pc, #424]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800464e:	4313      	orrs	r3, r2
 8004650:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800465c:	2b00      	cmp	r3, #0
 800465e:	d00a      	beq.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004660:	4b65      	ldr	r3, [pc, #404]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004662:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004666:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6a1b      	ldr	r3, [r3, #32]
 800466e:	4962      	ldr	r1, [pc, #392]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004670:	4313      	orrs	r3, r2
 8004672:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800467e:	2b00      	cmp	r3, #0
 8004680:	d00a      	beq.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004682:	4b5d      	ldr	r3, [pc, #372]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004684:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004688:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004690:	4959      	ldr	r1, [pc, #356]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004692:	4313      	orrs	r3, r2
 8004694:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d00a      	beq.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80046a4:	4b54      	ldr	r3, [pc, #336]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80046aa:	f023 0203 	bic.w	r2, r3, #3
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046b2:	4951      	ldr	r1, [pc, #324]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046b4:	4313      	orrs	r3, r2
 80046b6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d00a      	beq.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80046c6:	4b4c      	ldr	r3, [pc, #304]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046cc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046d4:	4948      	ldr	r1, [pc, #288]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046d6:	4313      	orrs	r3, r2
 80046d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d015      	beq.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80046e8:	4b43      	ldr	r3, [pc, #268]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046ee:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046f6:	4940      	ldr	r1, [pc, #256]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046f8:	4313      	orrs	r3, r2
 80046fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004702:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004706:	d105      	bne.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004708:	4b3b      	ldr	r3, [pc, #236]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800470a:	68db      	ldr	r3, [r3, #12]
 800470c:	4a3a      	ldr	r2, [pc, #232]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800470e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004712:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800471c:	2b00      	cmp	r3, #0
 800471e:	d015      	beq.n	800474c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004720:	4b35      	ldr	r3, [pc, #212]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004722:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004726:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800472e:	4932      	ldr	r1, [pc, #200]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004730:	4313      	orrs	r3, r2
 8004732:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800473a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800473e:	d105      	bne.n	800474c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004740:	4b2d      	ldr	r3, [pc, #180]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004742:	68db      	ldr	r3, [r3, #12]
 8004744:	4a2c      	ldr	r2, [pc, #176]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004746:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800474a:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004754:	2b00      	cmp	r3, #0
 8004756:	d015      	beq.n	8004784 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004758:	4b27      	ldr	r3, [pc, #156]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800475a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800475e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004766:	4924      	ldr	r1, [pc, #144]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004768:	4313      	orrs	r3, r2
 800476a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004772:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004776:	d105      	bne.n	8004784 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004778:	4b1f      	ldr	r3, [pc, #124]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800477a:	68db      	ldr	r3, [r3, #12]
 800477c:	4a1e      	ldr	r2, [pc, #120]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800477e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004782:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800478c:	2b00      	cmp	r3, #0
 800478e:	d015      	beq.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004790:	4b19      	ldr	r3, [pc, #100]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004792:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004796:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800479e:	4916      	ldr	r1, [pc, #88]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047a0:	4313      	orrs	r3, r2
 80047a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047aa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80047ae:	d105      	bne.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80047b0:	4b11      	ldr	r3, [pc, #68]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047b2:	68db      	ldr	r3, [r3, #12]
 80047b4:	4a10      	ldr	r2, [pc, #64]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80047ba:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d019      	beq.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80047c8:	4b0b      	ldr	r3, [pc, #44]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047ce:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047d6:	4908      	ldr	r1, [pc, #32]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047d8:	4313      	orrs	r3, r2
 80047da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047e2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80047e6:	d109      	bne.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80047e8:	4b03      	ldr	r3, [pc, #12]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047ea:	68db      	ldr	r3, [r3, #12]
 80047ec:	4a02      	ldr	r2, [pc, #8]	; (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80047f2:	60d3      	str	r3, [r2, #12]
 80047f4:	e002      	b.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80047f6:	bf00      	nop
 80047f8:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004804:	2b00      	cmp	r3, #0
 8004806:	d015      	beq.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004808:	4b29      	ldr	r3, [pc, #164]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800480a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800480e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004816:	4926      	ldr	r1, [pc, #152]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004818:	4313      	orrs	r3, r2
 800481a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004822:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004826:	d105      	bne.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004828:	4b21      	ldr	r3, [pc, #132]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800482a:	68db      	ldr	r3, [r3, #12]
 800482c:	4a20      	ldr	r2, [pc, #128]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800482e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004832:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800483c:	2b00      	cmp	r3, #0
 800483e:	d015      	beq.n	800486c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004840:	4b1b      	ldr	r3, [pc, #108]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004842:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004846:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800484e:	4918      	ldr	r1, [pc, #96]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004850:	4313      	orrs	r3, r2
 8004852:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800485a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800485e:	d105      	bne.n	800486c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004860:	4b13      	ldr	r3, [pc, #76]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004862:	68db      	ldr	r3, [r3, #12]
 8004864:	4a12      	ldr	r2, [pc, #72]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004866:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800486a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004874:	2b00      	cmp	r3, #0
 8004876:	d015      	beq.n	80048a4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004878:	4b0d      	ldr	r3, [pc, #52]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800487a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800487e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004886:	490a      	ldr	r1, [pc, #40]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004888:	4313      	orrs	r3, r2
 800488a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004892:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004896:	d105      	bne.n	80048a4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004898:	4b05      	ldr	r3, [pc, #20]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800489a:	68db      	ldr	r3, [r3, #12]
 800489c:	4a04      	ldr	r2, [pc, #16]	; (80048b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800489e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80048a2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80048a4:	7cbb      	ldrb	r3, [r7, #18]
}
 80048a6:	4618      	mov	r0, r3
 80048a8:	3718      	adds	r7, #24
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd80      	pop	{r7, pc}
 80048ae:	bf00      	nop
 80048b0:	40021000 	.word	0x40021000

080048b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b082      	sub	sp, #8
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d101      	bne.n	80048c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	e049      	b.n	800495a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048cc:	b2db      	uxtb	r3, r3
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d106      	bne.n	80048e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2200      	movs	r2, #0
 80048d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	f000 f841 	bl	8004962 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2202      	movs	r2, #2
 80048e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681a      	ldr	r2, [r3, #0]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	3304      	adds	r3, #4
 80048f0:	4619      	mov	r1, r3
 80048f2:	4610      	mov	r0, r2
 80048f4:	f000 fd7a 	bl	80053ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2201      	movs	r2, #1
 80048fc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2201      	movs	r2, #1
 8004904:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2201      	movs	r2, #1
 8004914:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2201      	movs	r2, #1
 8004934:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2201      	movs	r2, #1
 800493c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2201      	movs	r2, #1
 8004944:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2201      	movs	r2, #1
 800494c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2201      	movs	r2, #1
 8004954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004958:	2300      	movs	r3, #0
}
 800495a:	4618      	mov	r0, r3
 800495c:	3708      	adds	r7, #8
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}

08004962 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004962:	b480      	push	{r7}
 8004964:	b083      	sub	sp, #12
 8004966:	af00      	add	r7, sp, #0
 8004968:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800496a:	bf00      	nop
 800496c:	370c      	adds	r7, #12
 800496e:	46bd      	mov	sp, r7
 8004970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004974:	4770      	bx	lr
	...

08004978 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004978:	b480      	push	{r7}
 800497a:	b085      	sub	sp, #20
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004986:	b2db      	uxtb	r3, r3
 8004988:	2b01      	cmp	r3, #1
 800498a:	d001      	beq.n	8004990 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800498c:	2301      	movs	r3, #1
 800498e:	e054      	b.n	8004a3a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2202      	movs	r2, #2
 8004994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	68da      	ldr	r2, [r3, #12]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f042 0201 	orr.w	r2, r2, #1
 80049a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a26      	ldr	r2, [pc, #152]	; (8004a48 <HAL_TIM_Base_Start_IT+0xd0>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d022      	beq.n	80049f8 <HAL_TIM_Base_Start_IT+0x80>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049ba:	d01d      	beq.n	80049f8 <HAL_TIM_Base_Start_IT+0x80>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a22      	ldr	r2, [pc, #136]	; (8004a4c <HAL_TIM_Base_Start_IT+0xd4>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d018      	beq.n	80049f8 <HAL_TIM_Base_Start_IT+0x80>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4a21      	ldr	r2, [pc, #132]	; (8004a50 <HAL_TIM_Base_Start_IT+0xd8>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d013      	beq.n	80049f8 <HAL_TIM_Base_Start_IT+0x80>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a1f      	ldr	r2, [pc, #124]	; (8004a54 <HAL_TIM_Base_Start_IT+0xdc>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d00e      	beq.n	80049f8 <HAL_TIM_Base_Start_IT+0x80>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4a1e      	ldr	r2, [pc, #120]	; (8004a58 <HAL_TIM_Base_Start_IT+0xe0>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d009      	beq.n	80049f8 <HAL_TIM_Base_Start_IT+0x80>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4a1c      	ldr	r2, [pc, #112]	; (8004a5c <HAL_TIM_Base_Start_IT+0xe4>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d004      	beq.n	80049f8 <HAL_TIM_Base_Start_IT+0x80>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	4a1b      	ldr	r2, [pc, #108]	; (8004a60 <HAL_TIM_Base_Start_IT+0xe8>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d115      	bne.n	8004a24 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	689a      	ldr	r2, [r3, #8]
 80049fe:	4b19      	ldr	r3, [pc, #100]	; (8004a64 <HAL_TIM_Base_Start_IT+0xec>)
 8004a00:	4013      	ands	r3, r2
 8004a02:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2b06      	cmp	r3, #6
 8004a08:	d015      	beq.n	8004a36 <HAL_TIM_Base_Start_IT+0xbe>
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a10:	d011      	beq.n	8004a36 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f042 0201 	orr.w	r2, r2, #1
 8004a20:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a22:	e008      	b.n	8004a36 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f042 0201 	orr.w	r2, r2, #1
 8004a32:	601a      	str	r2, [r3, #0]
 8004a34:	e000      	b.n	8004a38 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a36:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004a38:	2300      	movs	r3, #0
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	3714      	adds	r7, #20
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a44:	4770      	bx	lr
 8004a46:	bf00      	nop
 8004a48:	40012c00 	.word	0x40012c00
 8004a4c:	40000400 	.word	0x40000400
 8004a50:	40000800 	.word	0x40000800
 8004a54:	40000c00 	.word	0x40000c00
 8004a58:	40013400 	.word	0x40013400
 8004a5c:	40014000 	.word	0x40014000
 8004a60:	40015000 	.word	0x40015000
 8004a64:	00010007 	.word	0x00010007

08004a68 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b082      	sub	sp, #8
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d101      	bne.n	8004a7a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004a76:	2301      	movs	r3, #1
 8004a78:	e049      	b.n	8004b0e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a80:	b2db      	uxtb	r3, r3
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d106      	bne.n	8004a94 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004a8e:	6878      	ldr	r0, [r7, #4]
 8004a90:	f7fc fb6c 	bl	800116c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2202      	movs	r2, #2
 8004a98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681a      	ldr	r2, [r3, #0]
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	3304      	adds	r3, #4
 8004aa4:	4619      	mov	r1, r3
 8004aa6:	4610      	mov	r0, r2
 8004aa8:	f000 fca0 	bl	80053ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2201      	movs	r2, #1
 8004ab0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2201      	movs	r2, #1
 8004ac0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2201      	movs	r2, #1
 8004ad0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2201      	movs	r2, #1
 8004ae0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2201      	movs	r2, #1
 8004af0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2201      	movs	r2, #1
 8004af8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2201      	movs	r2, #1
 8004b00:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2201      	movs	r2, #1
 8004b08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004b0c:	2300      	movs	r3, #0
}
 8004b0e:	4618      	mov	r0, r3
 8004b10:	3708      	adds	r7, #8
 8004b12:	46bd      	mov	sp, r7
 8004b14:	bd80      	pop	{r7, pc}
	...

08004b18 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b084      	sub	sp, #16
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
 8004b20:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d109      	bne.n	8004b3c <HAL_TIM_PWM_Start+0x24>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004b2e:	b2db      	uxtb	r3, r3
 8004b30:	2b01      	cmp	r3, #1
 8004b32:	bf14      	ite	ne
 8004b34:	2301      	movne	r3, #1
 8004b36:	2300      	moveq	r3, #0
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	e03c      	b.n	8004bb6 <HAL_TIM_PWM_Start+0x9e>
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	2b04      	cmp	r3, #4
 8004b40:	d109      	bne.n	8004b56 <HAL_TIM_PWM_Start+0x3e>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004b48:	b2db      	uxtb	r3, r3
 8004b4a:	2b01      	cmp	r3, #1
 8004b4c:	bf14      	ite	ne
 8004b4e:	2301      	movne	r3, #1
 8004b50:	2300      	moveq	r3, #0
 8004b52:	b2db      	uxtb	r3, r3
 8004b54:	e02f      	b.n	8004bb6 <HAL_TIM_PWM_Start+0x9e>
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	2b08      	cmp	r3, #8
 8004b5a:	d109      	bne.n	8004b70 <HAL_TIM_PWM_Start+0x58>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004b62:	b2db      	uxtb	r3, r3
 8004b64:	2b01      	cmp	r3, #1
 8004b66:	bf14      	ite	ne
 8004b68:	2301      	movne	r3, #1
 8004b6a:	2300      	moveq	r3, #0
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	e022      	b.n	8004bb6 <HAL_TIM_PWM_Start+0x9e>
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	2b0c      	cmp	r3, #12
 8004b74:	d109      	bne.n	8004b8a <HAL_TIM_PWM_Start+0x72>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b7c:	b2db      	uxtb	r3, r3
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	bf14      	ite	ne
 8004b82:	2301      	movne	r3, #1
 8004b84:	2300      	moveq	r3, #0
 8004b86:	b2db      	uxtb	r3, r3
 8004b88:	e015      	b.n	8004bb6 <HAL_TIM_PWM_Start+0x9e>
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	2b10      	cmp	r3, #16
 8004b8e:	d109      	bne.n	8004ba4 <HAL_TIM_PWM_Start+0x8c>
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004b96:	b2db      	uxtb	r3, r3
 8004b98:	2b01      	cmp	r3, #1
 8004b9a:	bf14      	ite	ne
 8004b9c:	2301      	movne	r3, #1
 8004b9e:	2300      	moveq	r3, #0
 8004ba0:	b2db      	uxtb	r3, r3
 8004ba2:	e008      	b.n	8004bb6 <HAL_TIM_PWM_Start+0x9e>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004baa:	b2db      	uxtb	r3, r3
 8004bac:	2b01      	cmp	r3, #1
 8004bae:	bf14      	ite	ne
 8004bb0:	2301      	movne	r3, #1
 8004bb2:	2300      	moveq	r3, #0
 8004bb4:	b2db      	uxtb	r3, r3
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d001      	beq.n	8004bbe <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	e0a6      	b.n	8004d0c <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d104      	bne.n	8004bce <HAL_TIM_PWM_Start+0xb6>
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2202      	movs	r2, #2
 8004bc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004bcc:	e023      	b.n	8004c16 <HAL_TIM_PWM_Start+0xfe>
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	2b04      	cmp	r3, #4
 8004bd2:	d104      	bne.n	8004bde <HAL_TIM_PWM_Start+0xc6>
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2202      	movs	r2, #2
 8004bd8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004bdc:	e01b      	b.n	8004c16 <HAL_TIM_PWM_Start+0xfe>
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	2b08      	cmp	r3, #8
 8004be2:	d104      	bne.n	8004bee <HAL_TIM_PWM_Start+0xd6>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2202      	movs	r2, #2
 8004be8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004bec:	e013      	b.n	8004c16 <HAL_TIM_PWM_Start+0xfe>
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	2b0c      	cmp	r3, #12
 8004bf2:	d104      	bne.n	8004bfe <HAL_TIM_PWM_Start+0xe6>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2202      	movs	r2, #2
 8004bf8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004bfc:	e00b      	b.n	8004c16 <HAL_TIM_PWM_Start+0xfe>
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	2b10      	cmp	r3, #16
 8004c02:	d104      	bne.n	8004c0e <HAL_TIM_PWM_Start+0xf6>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2202      	movs	r2, #2
 8004c08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004c0c:	e003      	b.n	8004c16 <HAL_TIM_PWM_Start+0xfe>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2202      	movs	r2, #2
 8004c12:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	6839      	ldr	r1, [r7, #0]
 8004c1e:	4618      	mov	r0, r3
 8004c20:	f001 f82a 	bl	8005c78 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a3a      	ldr	r2, [pc, #232]	; (8004d14 <HAL_TIM_PWM_Start+0x1fc>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d018      	beq.n	8004c60 <HAL_TIM_PWM_Start+0x148>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4a39      	ldr	r2, [pc, #228]	; (8004d18 <HAL_TIM_PWM_Start+0x200>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d013      	beq.n	8004c60 <HAL_TIM_PWM_Start+0x148>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a37      	ldr	r2, [pc, #220]	; (8004d1c <HAL_TIM_PWM_Start+0x204>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d00e      	beq.n	8004c60 <HAL_TIM_PWM_Start+0x148>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4a36      	ldr	r2, [pc, #216]	; (8004d20 <HAL_TIM_PWM_Start+0x208>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d009      	beq.n	8004c60 <HAL_TIM_PWM_Start+0x148>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a34      	ldr	r2, [pc, #208]	; (8004d24 <HAL_TIM_PWM_Start+0x20c>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d004      	beq.n	8004c60 <HAL_TIM_PWM_Start+0x148>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a33      	ldr	r2, [pc, #204]	; (8004d28 <HAL_TIM_PWM_Start+0x210>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d101      	bne.n	8004c64 <HAL_TIM_PWM_Start+0x14c>
 8004c60:	2301      	movs	r3, #1
 8004c62:	e000      	b.n	8004c66 <HAL_TIM_PWM_Start+0x14e>
 8004c64:	2300      	movs	r3, #0
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d007      	beq.n	8004c7a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004c78:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a25      	ldr	r2, [pc, #148]	; (8004d14 <HAL_TIM_PWM_Start+0x1fc>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d022      	beq.n	8004cca <HAL_TIM_PWM_Start+0x1b2>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c8c:	d01d      	beq.n	8004cca <HAL_TIM_PWM_Start+0x1b2>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a26      	ldr	r2, [pc, #152]	; (8004d2c <HAL_TIM_PWM_Start+0x214>)
 8004c94:	4293      	cmp	r3, r2
 8004c96:	d018      	beq.n	8004cca <HAL_TIM_PWM_Start+0x1b2>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a24      	ldr	r2, [pc, #144]	; (8004d30 <HAL_TIM_PWM_Start+0x218>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d013      	beq.n	8004cca <HAL_TIM_PWM_Start+0x1b2>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a23      	ldr	r2, [pc, #140]	; (8004d34 <HAL_TIM_PWM_Start+0x21c>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d00e      	beq.n	8004cca <HAL_TIM_PWM_Start+0x1b2>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4a19      	ldr	r2, [pc, #100]	; (8004d18 <HAL_TIM_PWM_Start+0x200>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d009      	beq.n	8004cca <HAL_TIM_PWM_Start+0x1b2>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a18      	ldr	r2, [pc, #96]	; (8004d1c <HAL_TIM_PWM_Start+0x204>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d004      	beq.n	8004cca <HAL_TIM_PWM_Start+0x1b2>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a18      	ldr	r2, [pc, #96]	; (8004d28 <HAL_TIM_PWM_Start+0x210>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d115      	bne.n	8004cf6 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	689a      	ldr	r2, [r3, #8]
 8004cd0:	4b19      	ldr	r3, [pc, #100]	; (8004d38 <HAL_TIM_PWM_Start+0x220>)
 8004cd2:	4013      	ands	r3, r2
 8004cd4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	2b06      	cmp	r3, #6
 8004cda:	d015      	beq.n	8004d08 <HAL_TIM_PWM_Start+0x1f0>
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ce2:	d011      	beq.n	8004d08 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	681a      	ldr	r2, [r3, #0]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f042 0201 	orr.w	r2, r2, #1
 8004cf2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cf4:	e008      	b.n	8004d08 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	681a      	ldr	r2, [r3, #0]
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f042 0201 	orr.w	r2, r2, #1
 8004d04:	601a      	str	r2, [r3, #0]
 8004d06:	e000      	b.n	8004d0a <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d08:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004d0a:	2300      	movs	r3, #0
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	3710      	adds	r7, #16
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bd80      	pop	{r7, pc}
 8004d14:	40012c00 	.word	0x40012c00
 8004d18:	40013400 	.word	0x40013400
 8004d1c:	40014000 	.word	0x40014000
 8004d20:	40014400 	.word	0x40014400
 8004d24:	40014800 	.word	0x40014800
 8004d28:	40015000 	.word	0x40015000
 8004d2c:	40000400 	.word	0x40000400
 8004d30:	40000800 	.word	0x40000800
 8004d34:	40000c00 	.word	0x40000c00
 8004d38:	00010007 	.word	0x00010007

08004d3c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b082      	sub	sp, #8
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
 8004d44:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	6839      	ldr	r1, [r7, #0]
 8004d4e:	4618      	mov	r0, r3
 8004d50:	f000 ff92 	bl	8005c78 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4a40      	ldr	r2, [pc, #256]	; (8004e5c <HAL_TIM_PWM_Stop+0x120>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d018      	beq.n	8004d90 <HAL_TIM_PWM_Stop+0x54>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4a3f      	ldr	r2, [pc, #252]	; (8004e60 <HAL_TIM_PWM_Stop+0x124>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d013      	beq.n	8004d90 <HAL_TIM_PWM_Stop+0x54>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a3d      	ldr	r2, [pc, #244]	; (8004e64 <HAL_TIM_PWM_Stop+0x128>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d00e      	beq.n	8004d90 <HAL_TIM_PWM_Stop+0x54>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	4a3c      	ldr	r2, [pc, #240]	; (8004e68 <HAL_TIM_PWM_Stop+0x12c>)
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d009      	beq.n	8004d90 <HAL_TIM_PWM_Stop+0x54>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a3a      	ldr	r2, [pc, #232]	; (8004e6c <HAL_TIM_PWM_Stop+0x130>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d004      	beq.n	8004d90 <HAL_TIM_PWM_Stop+0x54>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4a39      	ldr	r2, [pc, #228]	; (8004e70 <HAL_TIM_PWM_Stop+0x134>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d101      	bne.n	8004d94 <HAL_TIM_PWM_Stop+0x58>
 8004d90:	2301      	movs	r3, #1
 8004d92:	e000      	b.n	8004d96 <HAL_TIM_PWM_Stop+0x5a>
 8004d94:	2300      	movs	r3, #0
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d017      	beq.n	8004dca <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	6a1a      	ldr	r2, [r3, #32]
 8004da0:	f241 1311 	movw	r3, #4369	; 0x1111
 8004da4:	4013      	ands	r3, r2
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d10f      	bne.n	8004dca <HAL_TIM_PWM_Stop+0x8e>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	6a1a      	ldr	r2, [r3, #32]
 8004db0:	f244 4344 	movw	r3, #17476	; 0x4444
 8004db4:	4013      	ands	r3, r2
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d107      	bne.n	8004dca <HAL_TIM_PWM_Stop+0x8e>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004dc8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	6a1a      	ldr	r2, [r3, #32]
 8004dd0:	f241 1311 	movw	r3, #4369	; 0x1111
 8004dd4:	4013      	ands	r3, r2
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d10f      	bne.n	8004dfa <HAL_TIM_PWM_Stop+0xbe>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	6a1a      	ldr	r2, [r3, #32]
 8004de0:	f244 4344 	movw	r3, #17476	; 0x4444
 8004de4:	4013      	ands	r3, r2
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d107      	bne.n	8004dfa <HAL_TIM_PWM_Stop+0xbe>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	681a      	ldr	r2, [r3, #0]
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f022 0201 	bic.w	r2, r2, #1
 8004df8:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d104      	bne.n	8004e0a <HAL_TIM_PWM_Stop+0xce>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2201      	movs	r2, #1
 8004e04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e08:	e023      	b.n	8004e52 <HAL_TIM_PWM_Stop+0x116>
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	2b04      	cmp	r3, #4
 8004e0e:	d104      	bne.n	8004e1a <HAL_TIM_PWM_Stop+0xde>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2201      	movs	r2, #1
 8004e14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e18:	e01b      	b.n	8004e52 <HAL_TIM_PWM_Stop+0x116>
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	2b08      	cmp	r3, #8
 8004e1e:	d104      	bne.n	8004e2a <HAL_TIM_PWM_Stop+0xee>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2201      	movs	r2, #1
 8004e24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e28:	e013      	b.n	8004e52 <HAL_TIM_PWM_Stop+0x116>
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	2b0c      	cmp	r3, #12
 8004e2e:	d104      	bne.n	8004e3a <HAL_TIM_PWM_Stop+0xfe>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2201      	movs	r2, #1
 8004e34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004e38:	e00b      	b.n	8004e52 <HAL_TIM_PWM_Stop+0x116>
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	2b10      	cmp	r3, #16
 8004e3e:	d104      	bne.n	8004e4a <HAL_TIM_PWM_Stop+0x10e>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2201      	movs	r2, #1
 8004e44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004e48:	e003      	b.n	8004e52 <HAL_TIM_PWM_Stop+0x116>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2201      	movs	r2, #1
 8004e4e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8004e52:	2300      	movs	r3, #0
}
 8004e54:	4618      	mov	r0, r3
 8004e56:	3708      	adds	r7, #8
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	bd80      	pop	{r7, pc}
 8004e5c:	40012c00 	.word	0x40012c00
 8004e60:	40013400 	.word	0x40013400
 8004e64:	40014000 	.word	0x40014000
 8004e68:	40014400 	.word	0x40014400
 8004e6c:	40014800 	.word	0x40014800
 8004e70:	40015000 	.word	0x40015000

08004e74 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b082      	sub	sp, #8
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	691b      	ldr	r3, [r3, #16]
 8004e82:	f003 0302 	and.w	r3, r3, #2
 8004e86:	2b02      	cmp	r3, #2
 8004e88:	d122      	bne.n	8004ed0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	68db      	ldr	r3, [r3, #12]
 8004e90:	f003 0302 	and.w	r3, r3, #2
 8004e94:	2b02      	cmp	r3, #2
 8004e96:	d11b      	bne.n	8004ed0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f06f 0202 	mvn.w	r2, #2
 8004ea0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2201      	movs	r2, #1
 8004ea6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	699b      	ldr	r3, [r3, #24]
 8004eae:	f003 0303 	and.w	r3, r3, #3
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d003      	beq.n	8004ebe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f000 fa7a 	bl	80053b0 <HAL_TIM_IC_CaptureCallback>
 8004ebc:	e005      	b.n	8004eca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ebe:	6878      	ldr	r0, [r7, #4]
 8004ec0:	f000 fa6c 	bl	800539c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ec4:	6878      	ldr	r0, [r7, #4]
 8004ec6:	f000 fa7d 	bl	80053c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	691b      	ldr	r3, [r3, #16]
 8004ed6:	f003 0304 	and.w	r3, r3, #4
 8004eda:	2b04      	cmp	r3, #4
 8004edc:	d122      	bne.n	8004f24 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	68db      	ldr	r3, [r3, #12]
 8004ee4:	f003 0304 	and.w	r3, r3, #4
 8004ee8:	2b04      	cmp	r3, #4
 8004eea:	d11b      	bne.n	8004f24 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f06f 0204 	mvn.w	r2, #4
 8004ef4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2202      	movs	r2, #2
 8004efa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	699b      	ldr	r3, [r3, #24]
 8004f02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d003      	beq.n	8004f12 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f0a:	6878      	ldr	r0, [r7, #4]
 8004f0c:	f000 fa50 	bl	80053b0 <HAL_TIM_IC_CaptureCallback>
 8004f10:	e005      	b.n	8004f1e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f12:	6878      	ldr	r0, [r7, #4]
 8004f14:	f000 fa42 	bl	800539c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f18:	6878      	ldr	r0, [r7, #4]
 8004f1a:	f000 fa53 	bl	80053c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2200      	movs	r2, #0
 8004f22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	691b      	ldr	r3, [r3, #16]
 8004f2a:	f003 0308 	and.w	r3, r3, #8
 8004f2e:	2b08      	cmp	r3, #8
 8004f30:	d122      	bne.n	8004f78 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	68db      	ldr	r3, [r3, #12]
 8004f38:	f003 0308 	and.w	r3, r3, #8
 8004f3c:	2b08      	cmp	r3, #8
 8004f3e:	d11b      	bne.n	8004f78 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f06f 0208 	mvn.w	r2, #8
 8004f48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2204      	movs	r2, #4
 8004f4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	69db      	ldr	r3, [r3, #28]
 8004f56:	f003 0303 	and.w	r3, r3, #3
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d003      	beq.n	8004f66 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f5e:	6878      	ldr	r0, [r7, #4]
 8004f60:	f000 fa26 	bl	80053b0 <HAL_TIM_IC_CaptureCallback>
 8004f64:	e005      	b.n	8004f72 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f66:	6878      	ldr	r0, [r7, #4]
 8004f68:	f000 fa18 	bl	800539c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f6c:	6878      	ldr	r0, [r7, #4]
 8004f6e:	f000 fa29 	bl	80053c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2200      	movs	r2, #0
 8004f76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	691b      	ldr	r3, [r3, #16]
 8004f7e:	f003 0310 	and.w	r3, r3, #16
 8004f82:	2b10      	cmp	r3, #16
 8004f84:	d122      	bne.n	8004fcc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	68db      	ldr	r3, [r3, #12]
 8004f8c:	f003 0310 	and.w	r3, r3, #16
 8004f90:	2b10      	cmp	r3, #16
 8004f92:	d11b      	bne.n	8004fcc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f06f 0210 	mvn.w	r2, #16
 8004f9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2208      	movs	r2, #8
 8004fa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	69db      	ldr	r3, [r3, #28]
 8004faa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d003      	beq.n	8004fba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fb2:	6878      	ldr	r0, [r7, #4]
 8004fb4:	f000 f9fc 	bl	80053b0 <HAL_TIM_IC_CaptureCallback>
 8004fb8:	e005      	b.n	8004fc6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fba:	6878      	ldr	r0, [r7, #4]
 8004fbc:	f000 f9ee 	bl	800539c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fc0:	6878      	ldr	r0, [r7, #4]
 8004fc2:	f000 f9ff 	bl	80053c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2200      	movs	r2, #0
 8004fca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	691b      	ldr	r3, [r3, #16]
 8004fd2:	f003 0301 	and.w	r3, r3, #1
 8004fd6:	2b01      	cmp	r3, #1
 8004fd8:	d10e      	bne.n	8004ff8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	68db      	ldr	r3, [r3, #12]
 8004fe0:	f003 0301 	and.w	r3, r3, #1
 8004fe4:	2b01      	cmp	r3, #1
 8004fe6:	d107      	bne.n	8004ff8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f06f 0201 	mvn.w	r2, #1
 8004ff0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004ff2:	6878      	ldr	r0, [r7, #4]
 8004ff4:	f7fb fdea 	bl	8000bcc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	691b      	ldr	r3, [r3, #16]
 8004ffe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005002:	2b80      	cmp	r3, #128	; 0x80
 8005004:	d10e      	bne.n	8005024 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	68db      	ldr	r3, [r3, #12]
 800500c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005010:	2b80      	cmp	r3, #128	; 0x80
 8005012:	d107      	bne.n	8005024 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800501c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	f001 f912 	bl	8006248 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	691b      	ldr	r3, [r3, #16]
 800502a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800502e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005032:	d10e      	bne.n	8005052 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	68db      	ldr	r3, [r3, #12]
 800503a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800503e:	2b80      	cmp	r3, #128	; 0x80
 8005040:	d107      	bne.n	8005052 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800504a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800504c:	6878      	ldr	r0, [r7, #4]
 800504e:	f001 f905 	bl	800625c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	691b      	ldr	r3, [r3, #16]
 8005058:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800505c:	2b40      	cmp	r3, #64	; 0x40
 800505e:	d10e      	bne.n	800507e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	68db      	ldr	r3, [r3, #12]
 8005066:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800506a:	2b40      	cmp	r3, #64	; 0x40
 800506c:	d107      	bne.n	800507e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005076:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005078:	6878      	ldr	r0, [r7, #4]
 800507a:	f000 f9ad 	bl	80053d8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	691b      	ldr	r3, [r3, #16]
 8005084:	f003 0320 	and.w	r3, r3, #32
 8005088:	2b20      	cmp	r3, #32
 800508a:	d10e      	bne.n	80050aa <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	68db      	ldr	r3, [r3, #12]
 8005092:	f003 0320 	and.w	r3, r3, #32
 8005096:	2b20      	cmp	r3, #32
 8005098:	d107      	bne.n	80050aa <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f06f 0220 	mvn.w	r2, #32
 80050a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80050a4:	6878      	ldr	r0, [r7, #4]
 80050a6:	f001 f8c5 	bl	8006234 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	691b      	ldr	r3, [r3, #16]
 80050b0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80050b4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80050b8:	d10f      	bne.n	80050da <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	68db      	ldr	r3, [r3, #12]
 80050c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80050c4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80050c8:	d107      	bne.n	80050da <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 80050d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80050d4:	6878      	ldr	r0, [r7, #4]
 80050d6:	f001 f8cb 	bl	8006270 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	691b      	ldr	r3, [r3, #16]
 80050e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80050e4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80050e8:	d10f      	bne.n	800510a <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	68db      	ldr	r3, [r3, #12]
 80050f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80050f4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80050f8:	d107      	bne.n	800510a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8005102:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8005104:	6878      	ldr	r0, [r7, #4]
 8005106:	f001 f8bd 	bl	8006284 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	691b      	ldr	r3, [r3, #16]
 8005110:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005114:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005118:	d10f      	bne.n	800513a <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	68db      	ldr	r3, [r3, #12]
 8005120:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005124:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005128:	d107      	bne.n	800513a <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8005132:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8005134:	6878      	ldr	r0, [r7, #4]
 8005136:	f001 f8af 	bl	8006298 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	691b      	ldr	r3, [r3, #16]
 8005140:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005144:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005148:	d10f      	bne.n	800516a <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	68db      	ldr	r3, [r3, #12]
 8005150:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005154:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005158:	d107      	bne.n	800516a <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8005162:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8005164:	6878      	ldr	r0, [r7, #4]
 8005166:	f001 f8a1 	bl	80062ac <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800516a:	bf00      	nop
 800516c:	3708      	adds	r7, #8
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}
	...

08005174 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b086      	sub	sp, #24
 8005178:	af00      	add	r7, sp, #0
 800517a:	60f8      	str	r0, [r7, #12]
 800517c:	60b9      	str	r1, [r7, #8]
 800517e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005180:	2300      	movs	r3, #0
 8005182:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800518a:	2b01      	cmp	r3, #1
 800518c:	d101      	bne.n	8005192 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800518e:	2302      	movs	r3, #2
 8005190:	e0ff      	b.n	8005392 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	2201      	movs	r2, #1
 8005196:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2b14      	cmp	r3, #20
 800519e:	f200 80f0 	bhi.w	8005382 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80051a2:	a201      	add	r2, pc, #4	; (adr r2, 80051a8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80051a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051a8:	080051fd 	.word	0x080051fd
 80051ac:	08005383 	.word	0x08005383
 80051b0:	08005383 	.word	0x08005383
 80051b4:	08005383 	.word	0x08005383
 80051b8:	0800523d 	.word	0x0800523d
 80051bc:	08005383 	.word	0x08005383
 80051c0:	08005383 	.word	0x08005383
 80051c4:	08005383 	.word	0x08005383
 80051c8:	0800527f 	.word	0x0800527f
 80051cc:	08005383 	.word	0x08005383
 80051d0:	08005383 	.word	0x08005383
 80051d4:	08005383 	.word	0x08005383
 80051d8:	080052bf 	.word	0x080052bf
 80051dc:	08005383 	.word	0x08005383
 80051e0:	08005383 	.word	0x08005383
 80051e4:	08005383 	.word	0x08005383
 80051e8:	08005301 	.word	0x08005301
 80051ec:	08005383 	.word	0x08005383
 80051f0:	08005383 	.word	0x08005383
 80051f4:	08005383 	.word	0x08005383
 80051f8:	08005341 	.word	0x08005341
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	68b9      	ldr	r1, [r7, #8]
 8005202:	4618      	mov	r0, r3
 8005204:	f000 f99a 	bl	800553c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	699a      	ldr	r2, [r3, #24]
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f042 0208 	orr.w	r2, r2, #8
 8005216:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	699a      	ldr	r2, [r3, #24]
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f022 0204 	bic.w	r2, r2, #4
 8005226:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	6999      	ldr	r1, [r3, #24]
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	691a      	ldr	r2, [r3, #16]
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	430a      	orrs	r2, r1
 8005238:	619a      	str	r2, [r3, #24]
      break;
 800523a:	e0a5      	b.n	8005388 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	68b9      	ldr	r1, [r7, #8]
 8005242:	4618      	mov	r0, r3
 8005244:	f000 fa14 	bl	8005670 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	699a      	ldr	r2, [r3, #24]
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005256:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	699a      	ldr	r2, [r3, #24]
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005266:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	6999      	ldr	r1, [r3, #24]
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	691b      	ldr	r3, [r3, #16]
 8005272:	021a      	lsls	r2, r3, #8
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	430a      	orrs	r2, r1
 800527a:	619a      	str	r2, [r3, #24]
      break;
 800527c:	e084      	b.n	8005388 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	68b9      	ldr	r1, [r7, #8]
 8005284:	4618      	mov	r0, r3
 8005286:	f000 fa87 	bl	8005798 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	69da      	ldr	r2, [r3, #28]
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f042 0208 	orr.w	r2, r2, #8
 8005298:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	69da      	ldr	r2, [r3, #28]
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f022 0204 	bic.w	r2, r2, #4
 80052a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	69d9      	ldr	r1, [r3, #28]
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	691a      	ldr	r2, [r3, #16]
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	430a      	orrs	r2, r1
 80052ba:	61da      	str	r2, [r3, #28]
      break;
 80052bc:	e064      	b.n	8005388 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	68b9      	ldr	r1, [r7, #8]
 80052c4:	4618      	mov	r0, r3
 80052c6:	f000 faf9 	bl	80058bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	69da      	ldr	r2, [r3, #28]
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80052d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	69da      	ldr	r2, [r3, #28]
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80052e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	69d9      	ldr	r1, [r3, #28]
 80052f0:	68bb      	ldr	r3, [r7, #8]
 80052f2:	691b      	ldr	r3, [r3, #16]
 80052f4:	021a      	lsls	r2, r3, #8
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	430a      	orrs	r2, r1
 80052fc:	61da      	str	r2, [r3, #28]
      break;
 80052fe:	e043      	b.n	8005388 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	68b9      	ldr	r1, [r7, #8]
 8005306:	4618      	mov	r0, r3
 8005308:	f000 fb6c 	bl	80059e4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f042 0208 	orr.w	r2, r2, #8
 800531a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f022 0204 	bic.w	r2, r2, #4
 800532a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	691a      	ldr	r2, [r3, #16]
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	430a      	orrs	r2, r1
 800533c:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800533e:	e023      	b.n	8005388 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	68b9      	ldr	r1, [r7, #8]
 8005346:	4618      	mov	r0, r3
 8005348:	f000 fbb6 	bl	8005ab8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800535a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800536a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	691b      	ldr	r3, [r3, #16]
 8005376:	021a      	lsls	r2, r3, #8
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	430a      	orrs	r2, r1
 800537e:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8005380:	e002      	b.n	8005388 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005382:	2301      	movs	r3, #1
 8005384:	75fb      	strb	r3, [r7, #23]
      break;
 8005386:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	2200      	movs	r2, #0
 800538c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005390:	7dfb      	ldrb	r3, [r7, #23]
}
 8005392:	4618      	mov	r0, r3
 8005394:	3718      	adds	r7, #24
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}
 800539a:	bf00      	nop

0800539c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800539c:	b480      	push	{r7}
 800539e:	b083      	sub	sp, #12
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80053a4:	bf00      	nop
 80053a6:	370c      	adds	r7, #12
 80053a8:	46bd      	mov	sp, r7
 80053aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ae:	4770      	bx	lr

080053b0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b083      	sub	sp, #12
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80053b8:	bf00      	nop
 80053ba:	370c      	adds	r7, #12
 80053bc:	46bd      	mov	sp, r7
 80053be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c2:	4770      	bx	lr

080053c4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80053c4:	b480      	push	{r7}
 80053c6:	b083      	sub	sp, #12
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80053cc:	bf00      	nop
 80053ce:	370c      	adds	r7, #12
 80053d0:	46bd      	mov	sp, r7
 80053d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d6:	4770      	bx	lr

080053d8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80053d8:	b480      	push	{r7}
 80053da:	b083      	sub	sp, #12
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80053e0:	bf00      	nop
 80053e2:	370c      	adds	r7, #12
 80053e4:	46bd      	mov	sp, r7
 80053e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ea:	4770      	bx	lr

080053ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b085      	sub	sp, #20
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
 80053f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	4a46      	ldr	r2, [pc, #280]	; (8005518 <TIM_Base_SetConfig+0x12c>)
 8005400:	4293      	cmp	r3, r2
 8005402:	d017      	beq.n	8005434 <TIM_Base_SetConfig+0x48>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800540a:	d013      	beq.n	8005434 <TIM_Base_SetConfig+0x48>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	4a43      	ldr	r2, [pc, #268]	; (800551c <TIM_Base_SetConfig+0x130>)
 8005410:	4293      	cmp	r3, r2
 8005412:	d00f      	beq.n	8005434 <TIM_Base_SetConfig+0x48>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	4a42      	ldr	r2, [pc, #264]	; (8005520 <TIM_Base_SetConfig+0x134>)
 8005418:	4293      	cmp	r3, r2
 800541a:	d00b      	beq.n	8005434 <TIM_Base_SetConfig+0x48>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	4a41      	ldr	r2, [pc, #260]	; (8005524 <TIM_Base_SetConfig+0x138>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d007      	beq.n	8005434 <TIM_Base_SetConfig+0x48>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	4a40      	ldr	r2, [pc, #256]	; (8005528 <TIM_Base_SetConfig+0x13c>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d003      	beq.n	8005434 <TIM_Base_SetConfig+0x48>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	4a3f      	ldr	r2, [pc, #252]	; (800552c <TIM_Base_SetConfig+0x140>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d108      	bne.n	8005446 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800543a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	685b      	ldr	r3, [r3, #4]
 8005440:	68fa      	ldr	r2, [r7, #12]
 8005442:	4313      	orrs	r3, r2
 8005444:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	4a33      	ldr	r2, [pc, #204]	; (8005518 <TIM_Base_SetConfig+0x12c>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d023      	beq.n	8005496 <TIM_Base_SetConfig+0xaa>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005454:	d01f      	beq.n	8005496 <TIM_Base_SetConfig+0xaa>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	4a30      	ldr	r2, [pc, #192]	; (800551c <TIM_Base_SetConfig+0x130>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d01b      	beq.n	8005496 <TIM_Base_SetConfig+0xaa>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	4a2f      	ldr	r2, [pc, #188]	; (8005520 <TIM_Base_SetConfig+0x134>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d017      	beq.n	8005496 <TIM_Base_SetConfig+0xaa>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	4a2e      	ldr	r2, [pc, #184]	; (8005524 <TIM_Base_SetConfig+0x138>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d013      	beq.n	8005496 <TIM_Base_SetConfig+0xaa>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	4a2d      	ldr	r2, [pc, #180]	; (8005528 <TIM_Base_SetConfig+0x13c>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d00f      	beq.n	8005496 <TIM_Base_SetConfig+0xaa>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	4a2d      	ldr	r2, [pc, #180]	; (8005530 <TIM_Base_SetConfig+0x144>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d00b      	beq.n	8005496 <TIM_Base_SetConfig+0xaa>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	4a2c      	ldr	r2, [pc, #176]	; (8005534 <TIM_Base_SetConfig+0x148>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d007      	beq.n	8005496 <TIM_Base_SetConfig+0xaa>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	4a2b      	ldr	r2, [pc, #172]	; (8005538 <TIM_Base_SetConfig+0x14c>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d003      	beq.n	8005496 <TIM_Base_SetConfig+0xaa>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	4a26      	ldr	r2, [pc, #152]	; (800552c <TIM_Base_SetConfig+0x140>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d108      	bne.n	80054a8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800549c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	68db      	ldr	r3, [r3, #12]
 80054a2:	68fa      	ldr	r2, [r7, #12]
 80054a4:	4313      	orrs	r3, r2
 80054a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	695b      	ldr	r3, [r3, #20]
 80054b2:	4313      	orrs	r3, r2
 80054b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	68fa      	ldr	r2, [r7, #12]
 80054ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	689a      	ldr	r2, [r3, #8]
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	681a      	ldr	r2, [r3, #0]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	4a12      	ldr	r2, [pc, #72]	; (8005518 <TIM_Base_SetConfig+0x12c>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d013      	beq.n	80054fc <TIM_Base_SetConfig+0x110>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	4a14      	ldr	r2, [pc, #80]	; (8005528 <TIM_Base_SetConfig+0x13c>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	d00f      	beq.n	80054fc <TIM_Base_SetConfig+0x110>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	4a14      	ldr	r2, [pc, #80]	; (8005530 <TIM_Base_SetConfig+0x144>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d00b      	beq.n	80054fc <TIM_Base_SetConfig+0x110>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	4a13      	ldr	r2, [pc, #76]	; (8005534 <TIM_Base_SetConfig+0x148>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d007      	beq.n	80054fc <TIM_Base_SetConfig+0x110>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	4a12      	ldr	r2, [pc, #72]	; (8005538 <TIM_Base_SetConfig+0x14c>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d003      	beq.n	80054fc <TIM_Base_SetConfig+0x110>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	4a0d      	ldr	r2, [pc, #52]	; (800552c <TIM_Base_SetConfig+0x140>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d103      	bne.n	8005504 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	691a      	ldr	r2, [r3, #16]
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2201      	movs	r2, #1
 8005508:	615a      	str	r2, [r3, #20]
}
 800550a:	bf00      	nop
 800550c:	3714      	adds	r7, #20
 800550e:	46bd      	mov	sp, r7
 8005510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005514:	4770      	bx	lr
 8005516:	bf00      	nop
 8005518:	40012c00 	.word	0x40012c00
 800551c:	40000400 	.word	0x40000400
 8005520:	40000800 	.word	0x40000800
 8005524:	40000c00 	.word	0x40000c00
 8005528:	40013400 	.word	0x40013400
 800552c:	40015000 	.word	0x40015000
 8005530:	40014000 	.word	0x40014000
 8005534:	40014400 	.word	0x40014400
 8005538:	40014800 	.word	0x40014800

0800553c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800553c:	b480      	push	{r7}
 800553e:	b087      	sub	sp, #28
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
 8005544:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6a1b      	ldr	r3, [r3, #32]
 800554a:	f023 0201 	bic.w	r2, r3, #1
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6a1b      	ldr	r3, [r3, #32]
 8005556:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	699b      	ldr	r3, [r3, #24]
 8005562:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800556a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800556e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	f023 0303 	bic.w	r3, r3, #3
 8005576:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	68fa      	ldr	r2, [r7, #12]
 800557e:	4313      	orrs	r3, r2
 8005580:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005582:	697b      	ldr	r3, [r7, #20]
 8005584:	f023 0302 	bic.w	r3, r3, #2
 8005588:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	689b      	ldr	r3, [r3, #8]
 800558e:	697a      	ldr	r2, [r7, #20]
 8005590:	4313      	orrs	r3, r2
 8005592:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	4a30      	ldr	r2, [pc, #192]	; (8005658 <TIM_OC1_SetConfig+0x11c>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d013      	beq.n	80055c4 <TIM_OC1_SetConfig+0x88>
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	4a2f      	ldr	r2, [pc, #188]	; (800565c <TIM_OC1_SetConfig+0x120>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d00f      	beq.n	80055c4 <TIM_OC1_SetConfig+0x88>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	4a2e      	ldr	r2, [pc, #184]	; (8005660 <TIM_OC1_SetConfig+0x124>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d00b      	beq.n	80055c4 <TIM_OC1_SetConfig+0x88>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	4a2d      	ldr	r2, [pc, #180]	; (8005664 <TIM_OC1_SetConfig+0x128>)
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d007      	beq.n	80055c4 <TIM_OC1_SetConfig+0x88>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	4a2c      	ldr	r2, [pc, #176]	; (8005668 <TIM_OC1_SetConfig+0x12c>)
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d003      	beq.n	80055c4 <TIM_OC1_SetConfig+0x88>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	4a2b      	ldr	r2, [pc, #172]	; (800566c <TIM_OC1_SetConfig+0x130>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d10c      	bne.n	80055de <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	f023 0308 	bic.w	r3, r3, #8
 80055ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	68db      	ldr	r3, [r3, #12]
 80055d0:	697a      	ldr	r2, [r7, #20]
 80055d2:	4313      	orrs	r3, r2
 80055d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	f023 0304 	bic.w	r3, r3, #4
 80055dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	4a1d      	ldr	r2, [pc, #116]	; (8005658 <TIM_OC1_SetConfig+0x11c>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d013      	beq.n	800560e <TIM_OC1_SetConfig+0xd2>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	4a1c      	ldr	r2, [pc, #112]	; (800565c <TIM_OC1_SetConfig+0x120>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d00f      	beq.n	800560e <TIM_OC1_SetConfig+0xd2>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	4a1b      	ldr	r2, [pc, #108]	; (8005660 <TIM_OC1_SetConfig+0x124>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d00b      	beq.n	800560e <TIM_OC1_SetConfig+0xd2>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	4a1a      	ldr	r2, [pc, #104]	; (8005664 <TIM_OC1_SetConfig+0x128>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d007      	beq.n	800560e <TIM_OC1_SetConfig+0xd2>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	4a19      	ldr	r2, [pc, #100]	; (8005668 <TIM_OC1_SetConfig+0x12c>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d003      	beq.n	800560e <TIM_OC1_SetConfig+0xd2>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	4a18      	ldr	r2, [pc, #96]	; (800566c <TIM_OC1_SetConfig+0x130>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d111      	bne.n	8005632 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005614:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800561c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	695b      	ldr	r3, [r3, #20]
 8005622:	693a      	ldr	r2, [r7, #16]
 8005624:	4313      	orrs	r3, r2
 8005626:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	699b      	ldr	r3, [r3, #24]
 800562c:	693a      	ldr	r2, [r7, #16]
 800562e:	4313      	orrs	r3, r2
 8005630:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	693a      	ldr	r2, [r7, #16]
 8005636:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	68fa      	ldr	r2, [r7, #12]
 800563c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	685a      	ldr	r2, [r3, #4]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	697a      	ldr	r2, [r7, #20]
 800564a:	621a      	str	r2, [r3, #32]
}
 800564c:	bf00      	nop
 800564e:	371c      	adds	r7, #28
 8005650:	46bd      	mov	sp, r7
 8005652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005656:	4770      	bx	lr
 8005658:	40012c00 	.word	0x40012c00
 800565c:	40013400 	.word	0x40013400
 8005660:	40014000 	.word	0x40014000
 8005664:	40014400 	.word	0x40014400
 8005668:	40014800 	.word	0x40014800
 800566c:	40015000 	.word	0x40015000

08005670 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005670:	b480      	push	{r7}
 8005672:	b087      	sub	sp, #28
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
 8005678:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6a1b      	ldr	r3, [r3, #32]
 800567e:	f023 0210 	bic.w	r2, r3, #16
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6a1b      	ldr	r3, [r3, #32]
 800568a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	699b      	ldr	r3, [r3, #24]
 8005696:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800569e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	021b      	lsls	r3, r3, #8
 80056b2:	68fa      	ldr	r2, [r7, #12]
 80056b4:	4313      	orrs	r3, r2
 80056b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80056b8:	697b      	ldr	r3, [r7, #20]
 80056ba:	f023 0320 	bic.w	r3, r3, #32
 80056be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	689b      	ldr	r3, [r3, #8]
 80056c4:	011b      	lsls	r3, r3, #4
 80056c6:	697a      	ldr	r2, [r7, #20]
 80056c8:	4313      	orrs	r3, r2
 80056ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	4a2c      	ldr	r2, [pc, #176]	; (8005780 <TIM_OC2_SetConfig+0x110>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d007      	beq.n	80056e4 <TIM_OC2_SetConfig+0x74>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	4a2b      	ldr	r2, [pc, #172]	; (8005784 <TIM_OC2_SetConfig+0x114>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d003      	beq.n	80056e4 <TIM_OC2_SetConfig+0x74>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	4a2a      	ldr	r2, [pc, #168]	; (8005788 <TIM_OC2_SetConfig+0x118>)
 80056e0:	4293      	cmp	r3, r2
 80056e2:	d10d      	bne.n	8005700 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80056e4:	697b      	ldr	r3, [r7, #20]
 80056e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80056ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	68db      	ldr	r3, [r3, #12]
 80056f0:	011b      	lsls	r3, r3, #4
 80056f2:	697a      	ldr	r2, [r7, #20]
 80056f4:	4313      	orrs	r3, r2
 80056f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80056fe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	4a1f      	ldr	r2, [pc, #124]	; (8005780 <TIM_OC2_SetConfig+0x110>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d013      	beq.n	8005730 <TIM_OC2_SetConfig+0xc0>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	4a1e      	ldr	r2, [pc, #120]	; (8005784 <TIM_OC2_SetConfig+0x114>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d00f      	beq.n	8005730 <TIM_OC2_SetConfig+0xc0>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	4a1e      	ldr	r2, [pc, #120]	; (800578c <TIM_OC2_SetConfig+0x11c>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d00b      	beq.n	8005730 <TIM_OC2_SetConfig+0xc0>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	4a1d      	ldr	r2, [pc, #116]	; (8005790 <TIM_OC2_SetConfig+0x120>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d007      	beq.n	8005730 <TIM_OC2_SetConfig+0xc0>
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	4a1c      	ldr	r2, [pc, #112]	; (8005794 <TIM_OC2_SetConfig+0x124>)
 8005724:	4293      	cmp	r3, r2
 8005726:	d003      	beq.n	8005730 <TIM_OC2_SetConfig+0xc0>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	4a17      	ldr	r2, [pc, #92]	; (8005788 <TIM_OC2_SetConfig+0x118>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d113      	bne.n	8005758 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005730:	693b      	ldr	r3, [r7, #16]
 8005732:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005736:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005738:	693b      	ldr	r3, [r7, #16]
 800573a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800573e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	695b      	ldr	r3, [r3, #20]
 8005744:	009b      	lsls	r3, r3, #2
 8005746:	693a      	ldr	r2, [r7, #16]
 8005748:	4313      	orrs	r3, r2
 800574a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	699b      	ldr	r3, [r3, #24]
 8005750:	009b      	lsls	r3, r3, #2
 8005752:	693a      	ldr	r2, [r7, #16]
 8005754:	4313      	orrs	r3, r2
 8005756:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	693a      	ldr	r2, [r7, #16]
 800575c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	68fa      	ldr	r2, [r7, #12]
 8005762:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	685a      	ldr	r2, [r3, #4]
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	697a      	ldr	r2, [r7, #20]
 8005770:	621a      	str	r2, [r3, #32]
}
 8005772:	bf00      	nop
 8005774:	371c      	adds	r7, #28
 8005776:	46bd      	mov	sp, r7
 8005778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577c:	4770      	bx	lr
 800577e:	bf00      	nop
 8005780:	40012c00 	.word	0x40012c00
 8005784:	40013400 	.word	0x40013400
 8005788:	40015000 	.word	0x40015000
 800578c:	40014000 	.word	0x40014000
 8005790:	40014400 	.word	0x40014400
 8005794:	40014800 	.word	0x40014800

08005798 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005798:	b480      	push	{r7}
 800579a:	b087      	sub	sp, #28
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
 80057a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6a1b      	ldr	r3, [r3, #32]
 80057a6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6a1b      	ldr	r3, [r3, #32]
 80057b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	69db      	ldr	r3, [r3, #28]
 80057be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80057c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	f023 0303 	bic.w	r3, r3, #3
 80057d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	68fa      	ldr	r2, [r7, #12]
 80057da:	4313      	orrs	r3, r2
 80057dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80057de:	697b      	ldr	r3, [r7, #20]
 80057e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80057e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	689b      	ldr	r3, [r3, #8]
 80057ea:	021b      	lsls	r3, r3, #8
 80057ec:	697a      	ldr	r2, [r7, #20]
 80057ee:	4313      	orrs	r3, r2
 80057f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	4a2b      	ldr	r2, [pc, #172]	; (80058a4 <TIM_OC3_SetConfig+0x10c>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d007      	beq.n	800580a <TIM_OC3_SetConfig+0x72>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	4a2a      	ldr	r2, [pc, #168]	; (80058a8 <TIM_OC3_SetConfig+0x110>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d003      	beq.n	800580a <TIM_OC3_SetConfig+0x72>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	4a29      	ldr	r2, [pc, #164]	; (80058ac <TIM_OC3_SetConfig+0x114>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d10d      	bne.n	8005826 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005810:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	68db      	ldr	r3, [r3, #12]
 8005816:	021b      	lsls	r3, r3, #8
 8005818:	697a      	ldr	r2, [r7, #20]
 800581a:	4313      	orrs	r3, r2
 800581c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800581e:	697b      	ldr	r3, [r7, #20]
 8005820:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005824:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	4a1e      	ldr	r2, [pc, #120]	; (80058a4 <TIM_OC3_SetConfig+0x10c>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d013      	beq.n	8005856 <TIM_OC3_SetConfig+0xbe>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	4a1d      	ldr	r2, [pc, #116]	; (80058a8 <TIM_OC3_SetConfig+0x110>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d00f      	beq.n	8005856 <TIM_OC3_SetConfig+0xbe>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	4a1d      	ldr	r2, [pc, #116]	; (80058b0 <TIM_OC3_SetConfig+0x118>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d00b      	beq.n	8005856 <TIM_OC3_SetConfig+0xbe>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	4a1c      	ldr	r2, [pc, #112]	; (80058b4 <TIM_OC3_SetConfig+0x11c>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d007      	beq.n	8005856 <TIM_OC3_SetConfig+0xbe>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	4a1b      	ldr	r2, [pc, #108]	; (80058b8 <TIM_OC3_SetConfig+0x120>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d003      	beq.n	8005856 <TIM_OC3_SetConfig+0xbe>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	4a16      	ldr	r2, [pc, #88]	; (80058ac <TIM_OC3_SetConfig+0x114>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d113      	bne.n	800587e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800585c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005864:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	695b      	ldr	r3, [r3, #20]
 800586a:	011b      	lsls	r3, r3, #4
 800586c:	693a      	ldr	r2, [r7, #16]
 800586e:	4313      	orrs	r3, r2
 8005870:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	699b      	ldr	r3, [r3, #24]
 8005876:	011b      	lsls	r3, r3, #4
 8005878:	693a      	ldr	r2, [r7, #16]
 800587a:	4313      	orrs	r3, r2
 800587c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	693a      	ldr	r2, [r7, #16]
 8005882:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	68fa      	ldr	r2, [r7, #12]
 8005888:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	685a      	ldr	r2, [r3, #4]
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	697a      	ldr	r2, [r7, #20]
 8005896:	621a      	str	r2, [r3, #32]
}
 8005898:	bf00      	nop
 800589a:	371c      	adds	r7, #28
 800589c:	46bd      	mov	sp, r7
 800589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a2:	4770      	bx	lr
 80058a4:	40012c00 	.word	0x40012c00
 80058a8:	40013400 	.word	0x40013400
 80058ac:	40015000 	.word	0x40015000
 80058b0:	40014000 	.word	0x40014000
 80058b4:	40014400 	.word	0x40014400
 80058b8:	40014800 	.word	0x40014800

080058bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80058bc:	b480      	push	{r7}
 80058be:	b087      	sub	sp, #28
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
 80058c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6a1b      	ldr	r3, [r3, #32]
 80058ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6a1b      	ldr	r3, [r3, #32]
 80058d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	685b      	ldr	r3, [r3, #4]
 80058dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	69db      	ldr	r3, [r3, #28]
 80058e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80058ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80058ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	021b      	lsls	r3, r3, #8
 80058fe:	68fa      	ldr	r2, [r7, #12]
 8005900:	4313      	orrs	r3, r2
 8005902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005904:	697b      	ldr	r3, [r7, #20]
 8005906:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800590a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	689b      	ldr	r3, [r3, #8]
 8005910:	031b      	lsls	r3, r3, #12
 8005912:	697a      	ldr	r2, [r7, #20]
 8005914:	4313      	orrs	r3, r2
 8005916:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	4a2c      	ldr	r2, [pc, #176]	; (80059cc <TIM_OC4_SetConfig+0x110>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d007      	beq.n	8005930 <TIM_OC4_SetConfig+0x74>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	4a2b      	ldr	r2, [pc, #172]	; (80059d0 <TIM_OC4_SetConfig+0x114>)
 8005924:	4293      	cmp	r3, r2
 8005926:	d003      	beq.n	8005930 <TIM_OC4_SetConfig+0x74>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	4a2a      	ldr	r2, [pc, #168]	; (80059d4 <TIM_OC4_SetConfig+0x118>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d10d      	bne.n	800594c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005930:	697b      	ldr	r3, [r7, #20]
 8005932:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005936:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	68db      	ldr	r3, [r3, #12]
 800593c:	031b      	lsls	r3, r3, #12
 800593e:	697a      	ldr	r2, [r7, #20]
 8005940:	4313      	orrs	r3, r2
 8005942:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800594a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	4a1f      	ldr	r2, [pc, #124]	; (80059cc <TIM_OC4_SetConfig+0x110>)
 8005950:	4293      	cmp	r3, r2
 8005952:	d013      	beq.n	800597c <TIM_OC4_SetConfig+0xc0>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	4a1e      	ldr	r2, [pc, #120]	; (80059d0 <TIM_OC4_SetConfig+0x114>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d00f      	beq.n	800597c <TIM_OC4_SetConfig+0xc0>
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	4a1e      	ldr	r2, [pc, #120]	; (80059d8 <TIM_OC4_SetConfig+0x11c>)
 8005960:	4293      	cmp	r3, r2
 8005962:	d00b      	beq.n	800597c <TIM_OC4_SetConfig+0xc0>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	4a1d      	ldr	r2, [pc, #116]	; (80059dc <TIM_OC4_SetConfig+0x120>)
 8005968:	4293      	cmp	r3, r2
 800596a:	d007      	beq.n	800597c <TIM_OC4_SetConfig+0xc0>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	4a1c      	ldr	r2, [pc, #112]	; (80059e0 <TIM_OC4_SetConfig+0x124>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d003      	beq.n	800597c <TIM_OC4_SetConfig+0xc0>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	4a17      	ldr	r2, [pc, #92]	; (80059d4 <TIM_OC4_SetConfig+0x118>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d113      	bne.n	80059a4 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800597c:	693b      	ldr	r3, [r7, #16]
 800597e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005982:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005984:	693b      	ldr	r3, [r7, #16]
 8005986:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800598a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	695b      	ldr	r3, [r3, #20]
 8005990:	019b      	lsls	r3, r3, #6
 8005992:	693a      	ldr	r2, [r7, #16]
 8005994:	4313      	orrs	r3, r2
 8005996:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	699b      	ldr	r3, [r3, #24]
 800599c:	019b      	lsls	r3, r3, #6
 800599e:	693a      	ldr	r2, [r7, #16]
 80059a0:	4313      	orrs	r3, r2
 80059a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	693a      	ldr	r2, [r7, #16]
 80059a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	68fa      	ldr	r2, [r7, #12]
 80059ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	685a      	ldr	r2, [r3, #4]
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	697a      	ldr	r2, [r7, #20]
 80059bc:	621a      	str	r2, [r3, #32]
}
 80059be:	bf00      	nop
 80059c0:	371c      	adds	r7, #28
 80059c2:	46bd      	mov	sp, r7
 80059c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c8:	4770      	bx	lr
 80059ca:	bf00      	nop
 80059cc:	40012c00 	.word	0x40012c00
 80059d0:	40013400 	.word	0x40013400
 80059d4:	40015000 	.word	0x40015000
 80059d8:	40014000 	.word	0x40014000
 80059dc:	40014400 	.word	0x40014400
 80059e0:	40014800 	.word	0x40014800

080059e4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80059e4:	b480      	push	{r7}
 80059e6:	b087      	sub	sp, #28
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
 80059ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6a1b      	ldr	r3, [r3, #32]
 80059f2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6a1b      	ldr	r3, [r3, #32]
 80059fe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	68fa      	ldr	r2, [r7, #12]
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005a28:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	689b      	ldr	r3, [r3, #8]
 8005a2e:	041b      	lsls	r3, r3, #16
 8005a30:	693a      	ldr	r2, [r7, #16]
 8005a32:	4313      	orrs	r3, r2
 8005a34:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	4a19      	ldr	r2, [pc, #100]	; (8005aa0 <TIM_OC5_SetConfig+0xbc>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d013      	beq.n	8005a66 <TIM_OC5_SetConfig+0x82>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	4a18      	ldr	r2, [pc, #96]	; (8005aa4 <TIM_OC5_SetConfig+0xc0>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d00f      	beq.n	8005a66 <TIM_OC5_SetConfig+0x82>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	4a17      	ldr	r2, [pc, #92]	; (8005aa8 <TIM_OC5_SetConfig+0xc4>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d00b      	beq.n	8005a66 <TIM_OC5_SetConfig+0x82>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	4a16      	ldr	r2, [pc, #88]	; (8005aac <TIM_OC5_SetConfig+0xc8>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d007      	beq.n	8005a66 <TIM_OC5_SetConfig+0x82>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	4a15      	ldr	r2, [pc, #84]	; (8005ab0 <TIM_OC5_SetConfig+0xcc>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d003      	beq.n	8005a66 <TIM_OC5_SetConfig+0x82>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	4a14      	ldr	r2, [pc, #80]	; (8005ab4 <TIM_OC5_SetConfig+0xd0>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d109      	bne.n	8005a7a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005a66:	697b      	ldr	r3, [r7, #20]
 8005a68:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a6c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	695b      	ldr	r3, [r3, #20]
 8005a72:	021b      	lsls	r3, r3, #8
 8005a74:	697a      	ldr	r2, [r7, #20]
 8005a76:	4313      	orrs	r3, r2
 8005a78:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	697a      	ldr	r2, [r7, #20]
 8005a7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	68fa      	ldr	r2, [r7, #12]
 8005a84:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	685a      	ldr	r2, [r3, #4]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	693a      	ldr	r2, [r7, #16]
 8005a92:	621a      	str	r2, [r3, #32]
}
 8005a94:	bf00      	nop
 8005a96:	371c      	adds	r7, #28
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9e:	4770      	bx	lr
 8005aa0:	40012c00 	.word	0x40012c00
 8005aa4:	40013400 	.word	0x40013400
 8005aa8:	40014000 	.word	0x40014000
 8005aac:	40014400 	.word	0x40014400
 8005ab0:	40014800 	.word	0x40014800
 8005ab4:	40015000 	.word	0x40015000

08005ab8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b087      	sub	sp, #28
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
 8005ac0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6a1b      	ldr	r3, [r3, #32]
 8005ac6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6a1b      	ldr	r3, [r3, #32]
 8005ad2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	685b      	ldr	r3, [r3, #4]
 8005ad8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ade:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005ae6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005aea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	021b      	lsls	r3, r3, #8
 8005af2:	68fa      	ldr	r2, [r7, #12]
 8005af4:	4313      	orrs	r3, r2
 8005af6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005af8:	693b      	ldr	r3, [r7, #16]
 8005afa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005afe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	689b      	ldr	r3, [r3, #8]
 8005b04:	051b      	lsls	r3, r3, #20
 8005b06:	693a      	ldr	r2, [r7, #16]
 8005b08:	4313      	orrs	r3, r2
 8005b0a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	4a1a      	ldr	r2, [pc, #104]	; (8005b78 <TIM_OC6_SetConfig+0xc0>)
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d013      	beq.n	8005b3c <TIM_OC6_SetConfig+0x84>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	4a19      	ldr	r2, [pc, #100]	; (8005b7c <TIM_OC6_SetConfig+0xc4>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d00f      	beq.n	8005b3c <TIM_OC6_SetConfig+0x84>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	4a18      	ldr	r2, [pc, #96]	; (8005b80 <TIM_OC6_SetConfig+0xc8>)
 8005b20:	4293      	cmp	r3, r2
 8005b22:	d00b      	beq.n	8005b3c <TIM_OC6_SetConfig+0x84>
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	4a17      	ldr	r2, [pc, #92]	; (8005b84 <TIM_OC6_SetConfig+0xcc>)
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d007      	beq.n	8005b3c <TIM_OC6_SetConfig+0x84>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	4a16      	ldr	r2, [pc, #88]	; (8005b88 <TIM_OC6_SetConfig+0xd0>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d003      	beq.n	8005b3c <TIM_OC6_SetConfig+0x84>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	4a15      	ldr	r2, [pc, #84]	; (8005b8c <TIM_OC6_SetConfig+0xd4>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d109      	bne.n	8005b50 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005b3c:	697b      	ldr	r3, [r7, #20]
 8005b3e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005b42:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	695b      	ldr	r3, [r3, #20]
 8005b48:	029b      	lsls	r3, r3, #10
 8005b4a:	697a      	ldr	r2, [r7, #20]
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	697a      	ldr	r2, [r7, #20]
 8005b54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	68fa      	ldr	r2, [r7, #12]
 8005b5a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	685a      	ldr	r2, [r3, #4]
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	693a      	ldr	r2, [r7, #16]
 8005b68:	621a      	str	r2, [r3, #32]
}
 8005b6a:	bf00      	nop
 8005b6c:	371c      	adds	r7, #28
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b74:	4770      	bx	lr
 8005b76:	bf00      	nop
 8005b78:	40012c00 	.word	0x40012c00
 8005b7c:	40013400 	.word	0x40013400
 8005b80:	40014000 	.word	0x40014000
 8005b84:	40014400 	.word	0x40014400
 8005b88:	40014800 	.word	0x40014800
 8005b8c:	40015000 	.word	0x40015000

08005b90 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005b90:	b480      	push	{r7}
 8005b92:	b087      	sub	sp, #28
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	60f8      	str	r0, [r7, #12]
 8005b98:	60b9      	str	r1, [r7, #8]
 8005b9a:	607a      	str	r2, [r7, #4]
 8005b9c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	6a1b      	ldr	r3, [r3, #32]
 8005ba2:	f023 0201 	bic.w	r2, r3, #1
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	699b      	ldr	r3, [r3, #24]
 8005bae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	6a1b      	ldr	r3, [r3, #32]
 8005bb4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	4a28      	ldr	r2, [pc, #160]	; (8005c5c <TIM_TI1_SetConfig+0xcc>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d01b      	beq.n	8005bf6 <TIM_TI1_SetConfig+0x66>
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bc4:	d017      	beq.n	8005bf6 <TIM_TI1_SetConfig+0x66>
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	4a25      	ldr	r2, [pc, #148]	; (8005c60 <TIM_TI1_SetConfig+0xd0>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d013      	beq.n	8005bf6 <TIM_TI1_SetConfig+0x66>
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	4a24      	ldr	r2, [pc, #144]	; (8005c64 <TIM_TI1_SetConfig+0xd4>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d00f      	beq.n	8005bf6 <TIM_TI1_SetConfig+0x66>
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	4a23      	ldr	r2, [pc, #140]	; (8005c68 <TIM_TI1_SetConfig+0xd8>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d00b      	beq.n	8005bf6 <TIM_TI1_SetConfig+0x66>
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	4a22      	ldr	r2, [pc, #136]	; (8005c6c <TIM_TI1_SetConfig+0xdc>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d007      	beq.n	8005bf6 <TIM_TI1_SetConfig+0x66>
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	4a21      	ldr	r2, [pc, #132]	; (8005c70 <TIM_TI1_SetConfig+0xe0>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d003      	beq.n	8005bf6 <TIM_TI1_SetConfig+0x66>
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	4a20      	ldr	r2, [pc, #128]	; (8005c74 <TIM_TI1_SetConfig+0xe4>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d101      	bne.n	8005bfa <TIM_TI1_SetConfig+0x6a>
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	e000      	b.n	8005bfc <TIM_TI1_SetConfig+0x6c>
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d008      	beq.n	8005c12 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005c00:	697b      	ldr	r3, [r7, #20]
 8005c02:	f023 0303 	bic.w	r3, r3, #3
 8005c06:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005c08:	697a      	ldr	r2, [r7, #20]
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	4313      	orrs	r3, r2
 8005c0e:	617b      	str	r3, [r7, #20]
 8005c10:	e003      	b.n	8005c1a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005c12:	697b      	ldr	r3, [r7, #20]
 8005c14:	f043 0301 	orr.w	r3, r3, #1
 8005c18:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c20:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	011b      	lsls	r3, r3, #4
 8005c26:	b2db      	uxtb	r3, r3
 8005c28:	697a      	ldr	r2, [r7, #20]
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c2e:	693b      	ldr	r3, [r7, #16]
 8005c30:	f023 030a 	bic.w	r3, r3, #10
 8005c34:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005c36:	68bb      	ldr	r3, [r7, #8]
 8005c38:	f003 030a 	and.w	r3, r3, #10
 8005c3c:	693a      	ldr	r2, [r7, #16]
 8005c3e:	4313      	orrs	r3, r2
 8005c40:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	697a      	ldr	r2, [r7, #20]
 8005c46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	693a      	ldr	r2, [r7, #16]
 8005c4c:	621a      	str	r2, [r3, #32]
}
 8005c4e:	bf00      	nop
 8005c50:	371c      	adds	r7, #28
 8005c52:	46bd      	mov	sp, r7
 8005c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c58:	4770      	bx	lr
 8005c5a:	bf00      	nop
 8005c5c:	40012c00 	.word	0x40012c00
 8005c60:	40000400 	.word	0x40000400
 8005c64:	40000800 	.word	0x40000800
 8005c68:	40000c00 	.word	0x40000c00
 8005c6c:	40013400 	.word	0x40013400
 8005c70:	40014000 	.word	0x40014000
 8005c74:	40015000 	.word	0x40015000

08005c78 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b087      	sub	sp, #28
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	60f8      	str	r0, [r7, #12]
 8005c80:	60b9      	str	r1, [r7, #8]
 8005c82:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	f003 031f 	and.w	r3, r3, #31
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c90:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	6a1a      	ldr	r2, [r3, #32]
 8005c96:	697b      	ldr	r3, [r7, #20]
 8005c98:	43db      	mvns	r3, r3
 8005c9a:	401a      	ands	r2, r3
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	6a1a      	ldr	r2, [r3, #32]
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	f003 031f 	and.w	r3, r3, #31
 8005caa:	6879      	ldr	r1, [r7, #4]
 8005cac:	fa01 f303 	lsl.w	r3, r1, r3
 8005cb0:	431a      	orrs	r2, r3
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	621a      	str	r2, [r3, #32]
}
 8005cb6:	bf00      	nop
 8005cb8:	371c      	adds	r7, #28
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc0:	4770      	bx	lr

08005cc2 <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, TIM_HallSensor_InitTypeDef *sConfig)
{
 8005cc2:	b580      	push	{r7, lr}
 8005cc4:	b08a      	sub	sp, #40	; 0x28
 8005cc6:	af00      	add	r7, sp, #0
 8005cc8:	6078      	str	r0, [r7, #4]
 8005cca:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d101      	bne.n	8005cd6 <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	e0a0      	b.n	8005e18 <HAL_TIMEx_HallSensor_Init+0x156>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cdc:	b2db      	uxtb	r3, r3
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d106      	bne.n	8005cf0 <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 8005cea:	6878      	ldr	r0, [r7, #4]
 8005cec:	f7fb fa5e 	bl	80011ac <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2202      	movs	r2, #2
 8005cf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681a      	ldr	r2, [r3, #0]
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	3304      	adds	r3, #4
 8005d00:	4619      	mov	r1, r3
 8005d02:	4610      	mov	r0, r2
 8005d04:	f7ff fb72 	bl	80053ec <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6818      	ldr	r0, [r3, #0]
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	6819      	ldr	r1, [r3, #0]
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	689b      	ldr	r3, [r3, #8]
 8005d14:	2203      	movs	r2, #3
 8005d16:	f7ff ff3b 	bl	8005b90 <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	699a      	ldr	r2, [r3, #24]
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f022 020c 	bic.w	r2, r2, #12
 8005d28:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	6999      	ldr	r1, [r3, #24]
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	685a      	ldr	r2, [r3, #4]
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	430a      	orrs	r2, r1
 8005d3a:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	685a      	ldr	r2, [r3, #4]
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005d4a:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	689b      	ldr	r3, [r3, #8]
 8005d52:	687a      	ldr	r2, [r7, #4]
 8005d54:	6812      	ldr	r2, [r2, #0]
 8005d56:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8005d5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d5e:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	689a      	ldr	r2, [r3, #8]
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d6e:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	689b      	ldr	r3, [r3, #8]
 8005d76:	687a      	ldr	r2, [r7, #4]
 8005d78:	6812      	ldr	r2, [r2, #0]
 8005d7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d7e:	f023 0307 	bic.w	r3, r3, #7
 8005d82:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	689a      	ldr	r2, [r3, #8]
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f042 0204 	orr.w	r2, r2, #4
 8005d92:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 8005d94:	2300      	movs	r3, #0
 8005d96:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005d98:	2300      	movs	r3, #0
 8005d9a:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 8005d9c:	2370      	movs	r3, #112	; 0x70
 8005d9e:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005da0:	2300      	movs	r3, #0
 8005da2:	627b      	str	r3, [r7, #36]	; 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005da4:	2300      	movs	r3, #0
 8005da6:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005da8:	2300      	movs	r3, #0
 8005daa:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	68db      	ldr	r3, [r3, #12]
 8005db0:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f107 020c 	add.w	r2, r7, #12
 8005dba:	4611      	mov	r1, r2
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	f7ff fc57 	bl	8005670 <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	687a      	ldr	r2, [r7, #4]
 8005dca:	6812      	ldr	r2, [r2, #0]
 8005dcc:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8005dd0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005dd4:	6053      	str	r3, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	685a      	ldr	r2, [r3, #4]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 8005de4:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2201      	movs	r2, #1
 8005dea:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2201      	movs	r2, #1
 8005df2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2201      	movs	r2, #1
 8005dfa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2201      	movs	r2, #1
 8005e02:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2201      	movs	r2, #1
 8005e0a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2201      	movs	r2, #1
 8005e12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005e16:	2300      	movs	r3, #0
}
 8005e18:	4618      	mov	r0, r3
 8005e1a:	3728      	adds	r7, #40	; 0x28
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	bd80      	pop	{r7, pc}

08005e20 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b084      	sub	sp, #16
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
 8005e28:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d109      	bne.n	8005e44 <HAL_TIMEx_PWMN_Start+0x24>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005e36:	b2db      	uxtb	r3, r3
 8005e38:	2b01      	cmp	r3, #1
 8005e3a:	bf14      	ite	ne
 8005e3c:	2301      	movne	r3, #1
 8005e3e:	2300      	moveq	r3, #0
 8005e40:	b2db      	uxtb	r3, r3
 8005e42:	e022      	b.n	8005e8a <HAL_TIMEx_PWMN_Start+0x6a>
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	2b04      	cmp	r3, #4
 8005e48:	d109      	bne.n	8005e5e <HAL_TIMEx_PWMN_Start+0x3e>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005e50:	b2db      	uxtb	r3, r3
 8005e52:	2b01      	cmp	r3, #1
 8005e54:	bf14      	ite	ne
 8005e56:	2301      	movne	r3, #1
 8005e58:	2300      	moveq	r3, #0
 8005e5a:	b2db      	uxtb	r3, r3
 8005e5c:	e015      	b.n	8005e8a <HAL_TIMEx_PWMN_Start+0x6a>
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	2b08      	cmp	r3, #8
 8005e62:	d109      	bne.n	8005e78 <HAL_TIMEx_PWMN_Start+0x58>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8005e6a:	b2db      	uxtb	r3, r3
 8005e6c:	2b01      	cmp	r3, #1
 8005e6e:	bf14      	ite	ne
 8005e70:	2301      	movne	r3, #1
 8005e72:	2300      	moveq	r3, #0
 8005e74:	b2db      	uxtb	r3, r3
 8005e76:	e008      	b.n	8005e8a <HAL_TIMEx_PWMN_Start+0x6a>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8005e7e:	b2db      	uxtb	r3, r3
 8005e80:	2b01      	cmp	r3, #1
 8005e82:	bf14      	ite	ne
 8005e84:	2301      	movne	r3, #1
 8005e86:	2300      	moveq	r3, #0
 8005e88:	b2db      	uxtb	r3, r3
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d001      	beq.n	8005e92 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8005e8e:	2301      	movs	r3, #1
 8005e90:	e073      	b.n	8005f7a <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d104      	bne.n	8005ea2 <HAL_TIMEx_PWMN_Start+0x82>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2202      	movs	r2, #2
 8005e9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005ea0:	e013      	b.n	8005eca <HAL_TIMEx_PWMN_Start+0xaa>
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	2b04      	cmp	r3, #4
 8005ea6:	d104      	bne.n	8005eb2 <HAL_TIMEx_PWMN_Start+0x92>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2202      	movs	r2, #2
 8005eac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005eb0:	e00b      	b.n	8005eca <HAL_TIMEx_PWMN_Start+0xaa>
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	2b08      	cmp	r3, #8
 8005eb6:	d104      	bne.n	8005ec2 <HAL_TIMEx_PWMN_Start+0xa2>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2202      	movs	r2, #2
 8005ebc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005ec0:	e003      	b.n	8005eca <HAL_TIMEx_PWMN_Start+0xaa>
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2202      	movs	r2, #2
 8005ec6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	2204      	movs	r2, #4
 8005ed0:	6839      	ldr	r1, [r7, #0]
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	f000 f9f4 	bl	80062c0 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005ee6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4a25      	ldr	r2, [pc, #148]	; (8005f84 <HAL_TIMEx_PWMN_Start+0x164>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d022      	beq.n	8005f38 <HAL_TIMEx_PWMN_Start+0x118>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005efa:	d01d      	beq.n	8005f38 <HAL_TIMEx_PWMN_Start+0x118>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4a21      	ldr	r2, [pc, #132]	; (8005f88 <HAL_TIMEx_PWMN_Start+0x168>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d018      	beq.n	8005f38 <HAL_TIMEx_PWMN_Start+0x118>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4a20      	ldr	r2, [pc, #128]	; (8005f8c <HAL_TIMEx_PWMN_Start+0x16c>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d013      	beq.n	8005f38 <HAL_TIMEx_PWMN_Start+0x118>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4a1e      	ldr	r2, [pc, #120]	; (8005f90 <HAL_TIMEx_PWMN_Start+0x170>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d00e      	beq.n	8005f38 <HAL_TIMEx_PWMN_Start+0x118>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	4a1d      	ldr	r2, [pc, #116]	; (8005f94 <HAL_TIMEx_PWMN_Start+0x174>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d009      	beq.n	8005f38 <HAL_TIMEx_PWMN_Start+0x118>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	4a1b      	ldr	r2, [pc, #108]	; (8005f98 <HAL_TIMEx_PWMN_Start+0x178>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d004      	beq.n	8005f38 <HAL_TIMEx_PWMN_Start+0x118>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4a1a      	ldr	r2, [pc, #104]	; (8005f9c <HAL_TIMEx_PWMN_Start+0x17c>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d115      	bne.n	8005f64 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	689a      	ldr	r2, [r3, #8]
 8005f3e:	4b18      	ldr	r3, [pc, #96]	; (8005fa0 <HAL_TIMEx_PWMN_Start+0x180>)
 8005f40:	4013      	ands	r3, r2
 8005f42:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	2b06      	cmp	r3, #6
 8005f48:	d015      	beq.n	8005f76 <HAL_TIMEx_PWMN_Start+0x156>
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f50:	d011      	beq.n	8005f76 <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	681a      	ldr	r2, [r3, #0]
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f042 0201 	orr.w	r2, r2, #1
 8005f60:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f62:	e008      	b.n	8005f76 <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	681a      	ldr	r2, [r3, #0]
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f042 0201 	orr.w	r2, r2, #1
 8005f72:	601a      	str	r2, [r3, #0]
 8005f74:	e000      	b.n	8005f78 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f76:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005f78:	2300      	movs	r3, #0
}
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	3710      	adds	r7, #16
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	bd80      	pop	{r7, pc}
 8005f82:	bf00      	nop
 8005f84:	40012c00 	.word	0x40012c00
 8005f88:	40000400 	.word	0x40000400
 8005f8c:	40000800 	.word	0x40000800
 8005f90:	40000c00 	.word	0x40000c00
 8005f94:	40013400 	.word	0x40013400
 8005f98:	40014000 	.word	0x40014000
 8005f9c:	40015000 	.word	0x40015000
 8005fa0:	00010007 	.word	0x00010007

08005fa4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b085      	sub	sp, #20
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
 8005fac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fb4:	2b01      	cmp	r3, #1
 8005fb6:	d101      	bne.n	8005fbc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005fb8:	2302      	movs	r3, #2
 8005fba:	e074      	b.n	80060a6 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2201      	movs	r2, #1
 8005fc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2202      	movs	r2, #2
 8005fc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	689b      	ldr	r3, [r3, #8]
 8005fda:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	4a34      	ldr	r2, [pc, #208]	; (80060b4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d009      	beq.n	8005ffa <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	4a33      	ldr	r2, [pc, #204]	; (80060b8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d004      	beq.n	8005ffa <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4a31      	ldr	r2, [pc, #196]	; (80060bc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d108      	bne.n	800600c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006000:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	685b      	ldr	r3, [r3, #4]
 8006006:	68fa      	ldr	r2, [r7, #12]
 8006008:	4313      	orrs	r3, r2
 800600a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8006012:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006016:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	68fa      	ldr	r2, [r7, #12]
 800601e:	4313      	orrs	r3, r2
 8006020:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	68fa      	ldr	r2, [r7, #12]
 8006028:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	4a21      	ldr	r2, [pc, #132]	; (80060b4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006030:	4293      	cmp	r3, r2
 8006032:	d022      	beq.n	800607a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800603c:	d01d      	beq.n	800607a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	4a1f      	ldr	r2, [pc, #124]	; (80060c0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d018      	beq.n	800607a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	4a1d      	ldr	r2, [pc, #116]	; (80060c4 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d013      	beq.n	800607a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	4a1c      	ldr	r2, [pc, #112]	; (80060c8 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006058:	4293      	cmp	r3, r2
 800605a:	d00e      	beq.n	800607a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	4a15      	ldr	r2, [pc, #84]	; (80060b8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d009      	beq.n	800607a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	4a18      	ldr	r2, [pc, #96]	; (80060cc <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800606c:	4293      	cmp	r3, r2
 800606e:	d004      	beq.n	800607a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	4a11      	ldr	r2, [pc, #68]	; (80060bc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d10c      	bne.n	8006094 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800607a:	68bb      	ldr	r3, [r7, #8]
 800607c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006080:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	689b      	ldr	r3, [r3, #8]
 8006086:	68ba      	ldr	r2, [r7, #8]
 8006088:	4313      	orrs	r3, r2
 800608a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	68ba      	ldr	r2, [r7, #8]
 8006092:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2201      	movs	r2, #1
 8006098:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2200      	movs	r2, #0
 80060a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80060a4:	2300      	movs	r3, #0
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	3714      	adds	r7, #20
 80060aa:	46bd      	mov	sp, r7
 80060ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b0:	4770      	bx	lr
 80060b2:	bf00      	nop
 80060b4:	40012c00 	.word	0x40012c00
 80060b8:	40013400 	.word	0x40013400
 80060bc:	40015000 	.word	0x40015000
 80060c0:	40000400 	.word	0x40000400
 80060c4:	40000800 	.word	0x40000800
 80060c8:	40000c00 	.word	0x40000c00
 80060cc:	40014000 	.word	0x40014000

080060d0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80060d0:	b480      	push	{r7}
 80060d2:	b085      	sub	sp, #20
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
 80060d8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80060da:	2300      	movs	r3, #0
 80060dc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060e4:	2b01      	cmp	r3, #1
 80060e6:	d101      	bne.n	80060ec <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80060e8:	2302      	movs	r3, #2
 80060ea:	e096      	b.n	800621a <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2201      	movs	r2, #1
 80060f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	68db      	ldr	r3, [r3, #12]
 80060fe:	4313      	orrs	r3, r2
 8006100:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	689b      	ldr	r3, [r3, #8]
 800610c:	4313      	orrs	r3, r2
 800610e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	4313      	orrs	r3, r2
 800611c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	4313      	orrs	r3, r2
 800612a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	691b      	ldr	r3, [r3, #16]
 8006136:	4313      	orrs	r3, r2
 8006138:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	695b      	ldr	r3, [r3, #20]
 8006144:	4313      	orrs	r3, r2
 8006146:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006152:	4313      	orrs	r3, r2
 8006154:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	699b      	ldr	r3, [r3, #24]
 8006160:	041b      	lsls	r3, r3, #16
 8006162:	4313      	orrs	r3, r2
 8006164:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a2f      	ldr	r2, [pc, #188]	; (8006228 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d009      	beq.n	8006184 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4a2d      	ldr	r2, [pc, #180]	; (800622c <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d004      	beq.n	8006184 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4a2c      	ldr	r2, [pc, #176]	; (8006230 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8006180:	4293      	cmp	r3, r2
 8006182:	d106      	bne.n	8006192 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	69db      	ldr	r3, [r3, #28]
 800618e:	4313      	orrs	r3, r2
 8006190:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	4a24      	ldr	r2, [pc, #144]	; (8006228 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8006198:	4293      	cmp	r3, r2
 800619a:	d009      	beq.n	80061b0 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	4a22      	ldr	r2, [pc, #136]	; (800622c <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d004      	beq.n	80061b0 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	4a21      	ldr	r2, [pc, #132]	; (8006230 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d12b      	bne.n	8006208 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061ba:	051b      	lsls	r3, r3, #20
 80061bc:	4313      	orrs	r3, r2
 80061be:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80061c6:	683b      	ldr	r3, [r7, #0]
 80061c8:	6a1b      	ldr	r3, [r3, #32]
 80061ca:	4313      	orrs	r3, r2
 80061cc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061d8:	4313      	orrs	r3, r2
 80061da:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	4a11      	ldr	r2, [pc, #68]	; (8006228 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d009      	beq.n	80061fa <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	4a10      	ldr	r2, [pc, #64]	; (800622c <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 80061ec:	4293      	cmp	r3, r2
 80061ee:	d004      	beq.n	80061fa <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4a0e      	ldr	r2, [pc, #56]	; (8006230 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d106      	bne.n	8006208 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006204:	4313      	orrs	r3, r2
 8006206:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	68fa      	ldr	r2, [r7, #12]
 800620e:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2200      	movs	r2, #0
 8006214:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006218:	2300      	movs	r3, #0
}
 800621a:	4618      	mov	r0, r3
 800621c:	3714      	adds	r7, #20
 800621e:	46bd      	mov	sp, r7
 8006220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006224:	4770      	bx	lr
 8006226:	bf00      	nop
 8006228:	40012c00 	.word	0x40012c00
 800622c:	40013400 	.word	0x40013400
 8006230:	40015000 	.word	0x40015000

08006234 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006234:	b480      	push	{r7}
 8006236:	b083      	sub	sp, #12
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800623c:	bf00      	nop
 800623e:	370c      	adds	r7, #12
 8006240:	46bd      	mov	sp, r7
 8006242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006246:	4770      	bx	lr

08006248 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006248:	b480      	push	{r7}
 800624a:	b083      	sub	sp, #12
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006250:	bf00      	nop
 8006252:	370c      	adds	r7, #12
 8006254:	46bd      	mov	sp, r7
 8006256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625a:	4770      	bx	lr

0800625c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800625c:	b480      	push	{r7}
 800625e:	b083      	sub	sp, #12
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006264:	bf00      	nop
 8006266:	370c      	adds	r7, #12
 8006268:	46bd      	mov	sp, r7
 800626a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626e:	4770      	bx	lr

08006270 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8006270:	b480      	push	{r7}
 8006272:	b083      	sub	sp, #12
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8006278:	bf00      	nop
 800627a:	370c      	adds	r7, #12
 800627c:	46bd      	mov	sp, r7
 800627e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006282:	4770      	bx	lr

08006284 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8006284:	b480      	push	{r7}
 8006286:	b083      	sub	sp, #12
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800628c:	bf00      	nop
 800628e:	370c      	adds	r7, #12
 8006290:	46bd      	mov	sp, r7
 8006292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006296:	4770      	bx	lr

08006298 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006298:	b480      	push	{r7}
 800629a:	b083      	sub	sp, #12
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80062a0:	bf00      	nop
 80062a2:	370c      	adds	r7, #12
 80062a4:	46bd      	mov	sp, r7
 80062a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062aa:	4770      	bx	lr

080062ac <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80062ac:	b480      	push	{r7}
 80062ae:	b083      	sub	sp, #12
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80062b4:	bf00      	nop
 80062b6:	370c      	adds	r7, #12
 80062b8:	46bd      	mov	sp, r7
 80062ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062be:	4770      	bx	lr

080062c0 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80062c0:	b480      	push	{r7}
 80062c2:	b087      	sub	sp, #28
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	60f8      	str	r0, [r7, #12]
 80062c8:	60b9      	str	r1, [r7, #8]
 80062ca:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80062cc:	68bb      	ldr	r3, [r7, #8]
 80062ce:	f003 031f 	and.w	r3, r3, #31
 80062d2:	2204      	movs	r2, #4
 80062d4:	fa02 f303 	lsl.w	r3, r2, r3
 80062d8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	6a1a      	ldr	r2, [r3, #32]
 80062de:	697b      	ldr	r3, [r7, #20]
 80062e0:	43db      	mvns	r3, r3
 80062e2:	401a      	ands	r2, r3
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	6a1a      	ldr	r2, [r3, #32]
 80062ec:	68bb      	ldr	r3, [r7, #8]
 80062ee:	f003 031f 	and.w	r3, r3, #31
 80062f2:	6879      	ldr	r1, [r7, #4]
 80062f4:	fa01 f303 	lsl.w	r3, r1, r3
 80062f8:	431a      	orrs	r2, r3
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	621a      	str	r2, [r3, #32]
}
 80062fe:	bf00      	nop
 8006300:	371c      	adds	r7, #28
 8006302:	46bd      	mov	sp, r7
 8006304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006308:	4770      	bx	lr

0800630a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800630a:	b580      	push	{r7, lr}
 800630c:	b082      	sub	sp, #8
 800630e:	af00      	add	r7, sp, #0
 8006310:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d101      	bne.n	800631c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006318:	2301      	movs	r3, #1
 800631a:	e042      	b.n	80063a2 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006322:	2b00      	cmp	r3, #0
 8006324:	d106      	bne.n	8006334 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2200      	movs	r2, #0
 800632a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800632e:	6878      	ldr	r0, [r7, #4]
 8006330:	f7fb f89e 	bl	8001470 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2224      	movs	r2, #36	; 0x24
 8006338:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	681a      	ldr	r2, [r3, #0]
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f022 0201 	bic.w	r2, r2, #1
 800634a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800634c:	6878      	ldr	r0, [r7, #4]
 800634e:	f000 fc51 	bl	8006bf4 <UART_SetConfig>
 8006352:	4603      	mov	r3, r0
 8006354:	2b01      	cmp	r3, #1
 8006356:	d101      	bne.n	800635c <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8006358:	2301      	movs	r3, #1
 800635a:	e022      	b.n	80063a2 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006360:	2b00      	cmp	r3, #0
 8006362:	d002      	beq.n	800636a <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8006364:	6878      	ldr	r0, [r7, #4]
 8006366:	f000 ff41 	bl	80071ec <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	685a      	ldr	r2, [r3, #4]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006378:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	689a      	ldr	r2, [r3, #8]
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006388:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	681a      	ldr	r2, [r3, #0]
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f042 0201 	orr.w	r2, r2, #1
 8006398:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800639a:	6878      	ldr	r0, [r7, #4]
 800639c:	f000 ffc8 	bl	8007330 <UART_CheckIdleState>
 80063a0:	4603      	mov	r3, r0
}
 80063a2:	4618      	mov	r0, r3
 80063a4:	3708      	adds	r7, #8
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bd80      	pop	{r7, pc}

080063aa <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063aa:	b580      	push	{r7, lr}
 80063ac:	b08a      	sub	sp, #40	; 0x28
 80063ae:	af02      	add	r7, sp, #8
 80063b0:	60f8      	str	r0, [r7, #12]
 80063b2:	60b9      	str	r1, [r7, #8]
 80063b4:	603b      	str	r3, [r7, #0]
 80063b6:	4613      	mov	r3, r2
 80063b8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80063c0:	2b20      	cmp	r3, #32
 80063c2:	f040 8083 	bne.w	80064cc <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 80063c6:	68bb      	ldr	r3, [r7, #8]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d002      	beq.n	80063d2 <HAL_UART_Transmit+0x28>
 80063cc:	88fb      	ldrh	r3, [r7, #6]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d101      	bne.n	80063d6 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80063d2:	2301      	movs	r3, #1
 80063d4:	e07b      	b.n	80064ce <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80063dc:	2b01      	cmp	r3, #1
 80063de:	d101      	bne.n	80063e4 <HAL_UART_Transmit+0x3a>
 80063e0:	2302      	movs	r3, #2
 80063e2:	e074      	b.n	80064ce <HAL_UART_Transmit+0x124>
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	2201      	movs	r2, #1
 80063e8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	2200      	movs	r2, #0
 80063f0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	2221      	movs	r2, #33	; 0x21
 80063f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80063fc:	f7fb face 	bl	800199c <HAL_GetTick>
 8006400:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	88fa      	ldrh	r2, [r7, #6]
 8006406:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	88fa      	ldrh	r2, [r7, #6]
 800640e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	689b      	ldr	r3, [r3, #8]
 8006416:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800641a:	d108      	bne.n	800642e <HAL_UART_Transmit+0x84>
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	691b      	ldr	r3, [r3, #16]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d104      	bne.n	800642e <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8006424:	2300      	movs	r3, #0
 8006426:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	61bb      	str	r3, [r7, #24]
 800642c:	e003      	b.n	8006436 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006432:	2300      	movs	r3, #0
 8006434:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	2200      	movs	r2, #0
 800643a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800643e:	e02c      	b.n	800649a <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	9300      	str	r3, [sp, #0]
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	2200      	movs	r2, #0
 8006448:	2180      	movs	r1, #128	; 0x80
 800644a:	68f8      	ldr	r0, [r7, #12]
 800644c:	f000 ffbb 	bl	80073c6 <UART_WaitOnFlagUntilTimeout>
 8006450:	4603      	mov	r3, r0
 8006452:	2b00      	cmp	r3, #0
 8006454:	d001      	beq.n	800645a <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8006456:	2303      	movs	r3, #3
 8006458:	e039      	b.n	80064ce <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800645a:	69fb      	ldr	r3, [r7, #28]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d10b      	bne.n	8006478 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006460:	69bb      	ldr	r3, [r7, #24]
 8006462:	881b      	ldrh	r3, [r3, #0]
 8006464:	461a      	mov	r2, r3
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800646e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006470:	69bb      	ldr	r3, [r7, #24]
 8006472:	3302      	adds	r3, #2
 8006474:	61bb      	str	r3, [r7, #24]
 8006476:	e007      	b.n	8006488 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006478:	69fb      	ldr	r3, [r7, #28]
 800647a:	781a      	ldrb	r2, [r3, #0]
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006482:	69fb      	ldr	r3, [r7, #28]
 8006484:	3301      	adds	r3, #1
 8006486:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800648e:	b29b      	uxth	r3, r3
 8006490:	3b01      	subs	r3, #1
 8006492:	b29a      	uxth	r2, r3
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80064a0:	b29b      	uxth	r3, r3
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d1cc      	bne.n	8006440 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	9300      	str	r3, [sp, #0]
 80064aa:	697b      	ldr	r3, [r7, #20]
 80064ac:	2200      	movs	r2, #0
 80064ae:	2140      	movs	r1, #64	; 0x40
 80064b0:	68f8      	ldr	r0, [r7, #12]
 80064b2:	f000 ff88 	bl	80073c6 <UART_WaitOnFlagUntilTimeout>
 80064b6:	4603      	mov	r3, r0
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d001      	beq.n	80064c0 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 80064bc:	2303      	movs	r3, #3
 80064be:	e006      	b.n	80064ce <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	2220      	movs	r2, #32
 80064c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 80064c8:	2300      	movs	r3, #0
 80064ca:	e000      	b.n	80064ce <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 80064cc:	2302      	movs	r3, #2
  }
}
 80064ce:	4618      	mov	r0, r3
 80064d0:	3720      	adds	r7, #32
 80064d2:	46bd      	mov	sp, r7
 80064d4:	bd80      	pop	{r7, pc}
	...

080064d8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	b08a      	sub	sp, #40	; 0x28
 80064dc:	af00      	add	r7, sp, #0
 80064de:	60f8      	str	r0, [r7, #12]
 80064e0:	60b9      	str	r1, [r7, #8]
 80064e2:	4613      	mov	r3, r2
 80064e4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064ec:	2b20      	cmp	r3, #32
 80064ee:	d142      	bne.n	8006576 <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 80064f0:	68bb      	ldr	r3, [r7, #8]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d002      	beq.n	80064fc <HAL_UART_Receive_IT+0x24>
 80064f6:	88fb      	ldrh	r3, [r7, #6]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d101      	bne.n	8006500 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80064fc:	2301      	movs	r3, #1
 80064fe:	e03b      	b.n	8006578 <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006506:	2b01      	cmp	r3, #1
 8006508:	d101      	bne.n	800650e <HAL_UART_Receive_IT+0x36>
 800650a:	2302      	movs	r3, #2
 800650c:	e034      	b.n	8006578 <HAL_UART_Receive_IT+0xa0>
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	2201      	movs	r2, #1
 8006512:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	2200      	movs	r2, #0
 800651a:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4a17      	ldr	r2, [pc, #92]	; (8006580 <HAL_UART_Receive_IT+0xa8>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d01f      	beq.n	8006566 <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	685b      	ldr	r3, [r3, #4]
 800652c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006530:	2b00      	cmp	r3, #0
 8006532:	d018      	beq.n	8006566 <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800653a:	697b      	ldr	r3, [r7, #20]
 800653c:	e853 3f00 	ldrex	r3, [r3]
 8006540:	613b      	str	r3, [r7, #16]
   return(result);
 8006542:	693b      	ldr	r3, [r7, #16]
 8006544:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006548:	627b      	str	r3, [r7, #36]	; 0x24
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	461a      	mov	r2, r3
 8006550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006552:	623b      	str	r3, [r7, #32]
 8006554:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006556:	69f9      	ldr	r1, [r7, #28]
 8006558:	6a3a      	ldr	r2, [r7, #32]
 800655a:	e841 2300 	strex	r3, r2, [r1]
 800655e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006560:	69bb      	ldr	r3, [r7, #24]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d1e6      	bne.n	8006534 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006566:	88fb      	ldrh	r3, [r7, #6]
 8006568:	461a      	mov	r2, r3
 800656a:	68b9      	ldr	r1, [r7, #8]
 800656c:	68f8      	ldr	r0, [r7, #12]
 800656e:	f000 fff3 	bl	8007558 <UART_Start_Receive_IT>
 8006572:	4603      	mov	r3, r0
 8006574:	e000      	b.n	8006578 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8006576:	2302      	movs	r3, #2
  }
}
 8006578:	4618      	mov	r0, r3
 800657a:	3728      	adds	r7, #40	; 0x28
 800657c:	46bd      	mov	sp, r7
 800657e:	bd80      	pop	{r7, pc}
 8006580:	40008000 	.word	0x40008000

08006584 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	b0ba      	sub	sp, #232	; 0xe8
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	69db      	ldr	r3, [r3, #28]
 8006592:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	689b      	ldr	r3, [r3, #8]
 80065a6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80065aa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80065ae:	f640 030f 	movw	r3, #2063	; 0x80f
 80065b2:	4013      	ands	r3, r2
 80065b4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80065b8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d11b      	bne.n	80065f8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80065c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065c4:	f003 0320 	and.w	r3, r3, #32
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d015      	beq.n	80065f8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80065cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80065d0:	f003 0320 	and.w	r3, r3, #32
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d105      	bne.n	80065e4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80065d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80065dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d009      	beq.n	80065f8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	f000 82d6 	beq.w	8006b9a <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065f2:	6878      	ldr	r0, [r7, #4]
 80065f4:	4798      	blx	r3
      }
      return;
 80065f6:	e2d0      	b.n	8006b9a <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80065f8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	f000 811f 	beq.w	8006840 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006602:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8006606:	4b8b      	ldr	r3, [pc, #556]	; (8006834 <HAL_UART_IRQHandler+0x2b0>)
 8006608:	4013      	ands	r3, r2
 800660a:	2b00      	cmp	r3, #0
 800660c:	d106      	bne.n	800661c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800660e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006612:	4b89      	ldr	r3, [pc, #548]	; (8006838 <HAL_UART_IRQHandler+0x2b4>)
 8006614:	4013      	ands	r3, r2
 8006616:	2b00      	cmp	r3, #0
 8006618:	f000 8112 	beq.w	8006840 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800661c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006620:	f003 0301 	and.w	r3, r3, #1
 8006624:	2b00      	cmp	r3, #0
 8006626:	d011      	beq.n	800664c <HAL_UART_IRQHandler+0xc8>
 8006628:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800662c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006630:	2b00      	cmp	r3, #0
 8006632:	d00b      	beq.n	800664c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	2201      	movs	r2, #1
 800663a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006642:	f043 0201 	orr.w	r2, r3, #1
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800664c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006650:	f003 0302 	and.w	r3, r3, #2
 8006654:	2b00      	cmp	r3, #0
 8006656:	d011      	beq.n	800667c <HAL_UART_IRQHandler+0xf8>
 8006658:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800665c:	f003 0301 	and.w	r3, r3, #1
 8006660:	2b00      	cmp	r3, #0
 8006662:	d00b      	beq.n	800667c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	2202      	movs	r2, #2
 800666a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006672:	f043 0204 	orr.w	r2, r3, #4
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800667c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006680:	f003 0304 	and.w	r3, r3, #4
 8006684:	2b00      	cmp	r3, #0
 8006686:	d011      	beq.n	80066ac <HAL_UART_IRQHandler+0x128>
 8006688:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800668c:	f003 0301 	and.w	r3, r3, #1
 8006690:	2b00      	cmp	r3, #0
 8006692:	d00b      	beq.n	80066ac <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	2204      	movs	r2, #4
 800669a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80066a2:	f043 0202 	orr.w	r2, r3, #2
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80066ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066b0:	f003 0308 	and.w	r3, r3, #8
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d017      	beq.n	80066e8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80066b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80066bc:	f003 0320 	and.w	r3, r3, #32
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d105      	bne.n	80066d0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80066c4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80066c8:	4b5a      	ldr	r3, [pc, #360]	; (8006834 <HAL_UART_IRQHandler+0x2b0>)
 80066ca:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d00b      	beq.n	80066e8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	2208      	movs	r2, #8
 80066d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80066de:	f043 0208 	orr.w	r2, r3, #8
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80066e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d012      	beq.n	800671a <HAL_UART_IRQHandler+0x196>
 80066f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80066f8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d00c      	beq.n	800671a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006708:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006710:	f043 0220 	orr.w	r2, r3, #32
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006720:	2b00      	cmp	r3, #0
 8006722:	f000 823c 	beq.w	8006b9e <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006726:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800672a:	f003 0320 	and.w	r3, r3, #32
 800672e:	2b00      	cmp	r3, #0
 8006730:	d013      	beq.n	800675a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006732:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006736:	f003 0320 	and.w	r3, r3, #32
 800673a:	2b00      	cmp	r3, #0
 800673c:	d105      	bne.n	800674a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800673e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006742:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006746:	2b00      	cmp	r3, #0
 8006748:	d007      	beq.n	800675a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800674e:	2b00      	cmp	r3, #0
 8006750:	d003      	beq.n	800675a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006756:	6878      	ldr	r0, [r7, #4]
 8006758:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006760:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	689b      	ldr	r3, [r3, #8]
 800676a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800676e:	2b40      	cmp	r3, #64	; 0x40
 8006770:	d005      	beq.n	800677e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006772:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006776:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800677a:	2b00      	cmp	r3, #0
 800677c:	d04f      	beq.n	800681e <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800677e:	6878      	ldr	r0, [r7, #4]
 8006780:	f001 f814 	bl	80077ac <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	689b      	ldr	r3, [r3, #8]
 800678a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800678e:	2b40      	cmp	r3, #64	; 0x40
 8006790:	d141      	bne.n	8006816 <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	3308      	adds	r3, #8
 8006798:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800679c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80067a0:	e853 3f00 	ldrex	r3, [r3]
 80067a4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80067a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80067ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80067b0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	3308      	adds	r3, #8
 80067ba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80067be:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80067c2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067c6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80067ca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80067ce:	e841 2300 	strex	r3, r2, [r1]
 80067d2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80067d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d1d9      	bne.n	8006792 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d013      	beq.n	800680e <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80067ea:	4a14      	ldr	r2, [pc, #80]	; (800683c <HAL_UART_IRQHandler+0x2b8>)
 80067ec:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80067f2:	4618      	mov	r0, r3
 80067f4:	f7fc fdd1 	bl	800339a <HAL_DMA_Abort_IT>
 80067f8:	4603      	mov	r3, r0
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d017      	beq.n	800682e <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006802:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006804:	687a      	ldr	r2, [r7, #4]
 8006806:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8006808:	4610      	mov	r0, r2
 800680a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800680c:	e00f      	b.n	800682e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800680e:	6878      	ldr	r0, [r7, #4]
 8006810:	f000 f9da 	bl	8006bc8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006814:	e00b      	b.n	800682e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006816:	6878      	ldr	r0, [r7, #4]
 8006818:	f000 f9d6 	bl	8006bc8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800681c:	e007      	b.n	800682e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800681e:	6878      	ldr	r0, [r7, #4]
 8006820:	f000 f9d2 	bl	8006bc8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2200      	movs	r2, #0
 8006828:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800682c:	e1b7      	b.n	8006b9e <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800682e:	bf00      	nop
    return;
 8006830:	e1b5      	b.n	8006b9e <HAL_UART_IRQHandler+0x61a>
 8006832:	bf00      	nop
 8006834:	10000001 	.word	0x10000001
 8006838:	04000120 	.word	0x04000120
 800683c:	08007879 	.word	0x08007879

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006844:	2b01      	cmp	r3, #1
 8006846:	f040 814a 	bne.w	8006ade <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800684a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800684e:	f003 0310 	and.w	r3, r3, #16
 8006852:	2b00      	cmp	r3, #0
 8006854:	f000 8143 	beq.w	8006ade <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006858:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800685c:	f003 0310 	and.w	r3, r3, #16
 8006860:	2b00      	cmp	r3, #0
 8006862:	f000 813c 	beq.w	8006ade <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	2210      	movs	r2, #16
 800686c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	689b      	ldr	r3, [r3, #8]
 8006874:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006878:	2b40      	cmp	r3, #64	; 0x40
 800687a:	f040 80b5 	bne.w	80069e8 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	685b      	ldr	r3, [r3, #4]
 8006886:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800688a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800688e:	2b00      	cmp	r3, #0
 8006890:	f000 8187 	beq.w	8006ba2 <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800689a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800689e:	429a      	cmp	r2, r3
 80068a0:	f080 817f 	bcs.w	8006ba2 <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80068aa:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f003 0320 	and.w	r3, r3, #32
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	f040 8086 	bne.w	80069cc <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80068cc:	e853 3f00 	ldrex	r3, [r3]
 80068d0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80068d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80068d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80068dc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	461a      	mov	r2, r3
 80068e6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80068ea:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80068ee:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068f2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80068f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80068fa:	e841 2300 	strex	r3, r2, [r1]
 80068fe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006902:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006906:	2b00      	cmp	r3, #0
 8006908:	d1da      	bne.n	80068c0 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	3308      	adds	r3, #8
 8006910:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006912:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006914:	e853 3f00 	ldrex	r3, [r3]
 8006918:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800691a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800691c:	f023 0301 	bic.w	r3, r3, #1
 8006920:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	3308      	adds	r3, #8
 800692a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800692e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006932:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006934:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006936:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800693a:	e841 2300 	strex	r3, r2, [r1]
 800693e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006940:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006942:	2b00      	cmp	r3, #0
 8006944:	d1e1      	bne.n	800690a <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	3308      	adds	r3, #8
 800694c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800694e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006950:	e853 3f00 	ldrex	r3, [r3]
 8006954:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006956:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006958:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800695c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	3308      	adds	r3, #8
 8006966:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800696a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800696c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800696e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006970:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006972:	e841 2300 	strex	r3, r2, [r1]
 8006976:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006978:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800697a:	2b00      	cmp	r3, #0
 800697c:	d1e3      	bne.n	8006946 <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2220      	movs	r2, #32
 8006982:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2200      	movs	r2, #0
 800698a:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006992:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006994:	e853 3f00 	ldrex	r3, [r3]
 8006998:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800699a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800699c:	f023 0310 	bic.w	r3, r3, #16
 80069a0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	461a      	mov	r2, r3
 80069aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80069ae:	65bb      	str	r3, [r7, #88]	; 0x58
 80069b0:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069b2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80069b4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80069b6:	e841 2300 	strex	r3, r2, [r1]
 80069ba:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80069bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d1e4      	bne.n	800698c <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80069c6:	4618      	mov	r0, r3
 80069c8:	f7fc fc8e 	bl	80032e8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80069d8:	b29b      	uxth	r3, r3
 80069da:	1ad3      	subs	r3, r2, r3
 80069dc:	b29b      	uxth	r3, r3
 80069de:	4619      	mov	r1, r3
 80069e0:	6878      	ldr	r0, [r7, #4]
 80069e2:	f000 f8fb 	bl	8006bdc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80069e6:	e0dc      	b.n	8006ba2 <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80069f4:	b29b      	uxth	r3, r3
 80069f6:	1ad3      	subs	r3, r2, r3
 80069f8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006a02:	b29b      	uxth	r3, r3
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	f000 80ce 	beq.w	8006ba6 <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 8006a0a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	f000 80c9 	beq.w	8006ba6 <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a1c:	e853 3f00 	ldrex	r3, [r3]
 8006a20:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006a22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a24:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006a28:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	461a      	mov	r2, r3
 8006a32:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006a36:	647b      	str	r3, [r7, #68]	; 0x44
 8006a38:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a3a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006a3c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006a3e:	e841 2300 	strex	r3, r2, [r1]
 8006a42:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006a44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d1e4      	bne.n	8006a14 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	3308      	adds	r3, #8
 8006a50:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a54:	e853 3f00 	ldrex	r3, [r3]
 8006a58:	623b      	str	r3, [r7, #32]
   return(result);
 8006a5a:	6a3b      	ldr	r3, [r7, #32]
 8006a5c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006a60:	f023 0301 	bic.w	r3, r3, #1
 8006a64:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	3308      	adds	r3, #8
 8006a6e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006a72:	633a      	str	r2, [r7, #48]	; 0x30
 8006a74:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a76:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006a78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a7a:	e841 2300 	strex	r3, r2, [r1]
 8006a7e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006a80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d1e1      	bne.n	8006a4a <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2220      	movs	r2, #32
 8006a8a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2200      	movs	r2, #0
 8006a92:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2200      	movs	r2, #0
 8006a98:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aa0:	693b      	ldr	r3, [r7, #16]
 8006aa2:	e853 3f00 	ldrex	r3, [r3]
 8006aa6:	60fb      	str	r3, [r7, #12]
   return(result);
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	f023 0310 	bic.w	r3, r3, #16
 8006aae:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	461a      	mov	r2, r3
 8006ab8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006abc:	61fb      	str	r3, [r7, #28]
 8006abe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ac0:	69b9      	ldr	r1, [r7, #24]
 8006ac2:	69fa      	ldr	r2, [r7, #28]
 8006ac4:	e841 2300 	strex	r3, r2, [r1]
 8006ac8:	617b      	str	r3, [r7, #20]
   return(result);
 8006aca:	697b      	ldr	r3, [r7, #20]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d1e4      	bne.n	8006a9a <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006ad0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006ad4:	4619      	mov	r1, r3
 8006ad6:	6878      	ldr	r0, [r7, #4]
 8006ad8:	f000 f880 	bl	8006bdc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006adc:	e063      	b.n	8006ba6 <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006ade:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ae2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d00e      	beq.n	8006b08 <HAL_UART_IRQHandler+0x584>
 8006aea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006aee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d008      	beq.n	8006b08 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006afe:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006b00:	6878      	ldr	r0, [r7, #4]
 8006b02:	f001 fb57 	bl	80081b4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006b06:	e051      	b.n	8006bac <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006b08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d014      	beq.n	8006b3e <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006b14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d105      	bne.n	8006b2c <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006b20:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006b24:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d008      	beq.n	8006b3e <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d03a      	beq.n	8006baa <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006b38:	6878      	ldr	r0, [r7, #4]
 8006b3a:	4798      	blx	r3
    }
    return;
 8006b3c:	e035      	b.n	8006baa <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006b3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d009      	beq.n	8006b5e <HAL_UART_IRQHandler+0x5da>
 8006b4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d003      	beq.n	8006b5e <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 8006b56:	6878      	ldr	r0, [r7, #4]
 8006b58:	f000 fea4 	bl	80078a4 <UART_EndTransmit_IT>
    return;
 8006b5c:	e026      	b.n	8006bac <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006b5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b62:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d009      	beq.n	8006b7e <HAL_UART_IRQHandler+0x5fa>
 8006b6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b6e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d003      	beq.n	8006b7e <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006b76:	6878      	ldr	r0, [r7, #4]
 8006b78:	f001 fb30 	bl	80081dc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006b7c:	e016      	b.n	8006bac <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006b7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b82:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d010      	beq.n	8006bac <HAL_UART_IRQHandler+0x628>
 8006b8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	da0c      	bge.n	8006bac <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006b92:	6878      	ldr	r0, [r7, #4]
 8006b94:	f001 fb18 	bl	80081c8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006b98:	e008      	b.n	8006bac <HAL_UART_IRQHandler+0x628>
      return;
 8006b9a:	bf00      	nop
 8006b9c:	e006      	b.n	8006bac <HAL_UART_IRQHandler+0x628>
    return;
 8006b9e:	bf00      	nop
 8006ba0:	e004      	b.n	8006bac <HAL_UART_IRQHandler+0x628>
      return;
 8006ba2:	bf00      	nop
 8006ba4:	e002      	b.n	8006bac <HAL_UART_IRQHandler+0x628>
      return;
 8006ba6:	bf00      	nop
 8006ba8:	e000      	b.n	8006bac <HAL_UART_IRQHandler+0x628>
    return;
 8006baa:	bf00      	nop
  }
}
 8006bac:	37e8      	adds	r7, #232	; 0xe8
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	bd80      	pop	{r7, pc}
 8006bb2:	bf00      	nop

08006bb4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006bb4:	b480      	push	{r7}
 8006bb6:	b083      	sub	sp, #12
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006bbc:	bf00      	nop
 8006bbe:	370c      	adds	r7, #12
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc6:	4770      	bx	lr

08006bc8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006bc8:	b480      	push	{r7}
 8006bca:	b083      	sub	sp, #12
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006bd0:	bf00      	nop
 8006bd2:	370c      	adds	r7, #12
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bda:	4770      	bx	lr

08006bdc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	b083      	sub	sp, #12
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
 8006be4:	460b      	mov	r3, r1
 8006be6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006be8:	bf00      	nop
 8006bea:	370c      	adds	r7, #12
 8006bec:	46bd      	mov	sp, r7
 8006bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf2:	4770      	bx	lr

08006bf4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006bf4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006bf8:	b08c      	sub	sp, #48	; 0x30
 8006bfa:	af00      	add	r7, sp, #0
 8006bfc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006bfe:	2300      	movs	r3, #0
 8006c00:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006c04:	697b      	ldr	r3, [r7, #20]
 8006c06:	689a      	ldr	r2, [r3, #8]
 8006c08:	697b      	ldr	r3, [r7, #20]
 8006c0a:	691b      	ldr	r3, [r3, #16]
 8006c0c:	431a      	orrs	r2, r3
 8006c0e:	697b      	ldr	r3, [r7, #20]
 8006c10:	695b      	ldr	r3, [r3, #20]
 8006c12:	431a      	orrs	r2, r3
 8006c14:	697b      	ldr	r3, [r7, #20]
 8006c16:	69db      	ldr	r3, [r3, #28]
 8006c18:	4313      	orrs	r3, r2
 8006c1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006c1c:	697b      	ldr	r3, [r7, #20]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	681a      	ldr	r2, [r3, #0]
 8006c22:	4baa      	ldr	r3, [pc, #680]	; (8006ecc <UART_SetConfig+0x2d8>)
 8006c24:	4013      	ands	r3, r2
 8006c26:	697a      	ldr	r2, [r7, #20]
 8006c28:	6812      	ldr	r2, [r2, #0]
 8006c2a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006c2c:	430b      	orrs	r3, r1
 8006c2e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c30:	697b      	ldr	r3, [r7, #20]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	685b      	ldr	r3, [r3, #4]
 8006c36:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006c3a:	697b      	ldr	r3, [r7, #20]
 8006c3c:	68da      	ldr	r2, [r3, #12]
 8006c3e:	697b      	ldr	r3, [r7, #20]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	430a      	orrs	r2, r1
 8006c44:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006c46:	697b      	ldr	r3, [r7, #20]
 8006c48:	699b      	ldr	r3, [r3, #24]
 8006c4a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006c4c:	697b      	ldr	r3, [r7, #20]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	4a9f      	ldr	r2, [pc, #636]	; (8006ed0 <UART_SetConfig+0x2dc>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d004      	beq.n	8006c60 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006c56:	697b      	ldr	r3, [r7, #20]
 8006c58:	6a1b      	ldr	r3, [r3, #32]
 8006c5a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006c5c:	4313      	orrs	r3, r2
 8006c5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006c60:	697b      	ldr	r3, [r7, #20]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	689b      	ldr	r3, [r3, #8]
 8006c66:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8006c6a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8006c6e:	697a      	ldr	r2, [r7, #20]
 8006c70:	6812      	ldr	r2, [r2, #0]
 8006c72:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006c74:	430b      	orrs	r3, r1
 8006c76:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006c78:	697b      	ldr	r3, [r7, #20]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c7e:	f023 010f 	bic.w	r1, r3, #15
 8006c82:	697b      	ldr	r3, [r7, #20]
 8006c84:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006c86:	697b      	ldr	r3, [r7, #20]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	430a      	orrs	r2, r1
 8006c8c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c8e:	697b      	ldr	r3, [r7, #20]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	4a90      	ldr	r2, [pc, #576]	; (8006ed4 <UART_SetConfig+0x2e0>)
 8006c94:	4293      	cmp	r3, r2
 8006c96:	d125      	bne.n	8006ce4 <UART_SetConfig+0xf0>
 8006c98:	4b8f      	ldr	r3, [pc, #572]	; (8006ed8 <UART_SetConfig+0x2e4>)
 8006c9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c9e:	f003 0303 	and.w	r3, r3, #3
 8006ca2:	2b03      	cmp	r3, #3
 8006ca4:	d81a      	bhi.n	8006cdc <UART_SetConfig+0xe8>
 8006ca6:	a201      	add	r2, pc, #4	; (adr r2, 8006cac <UART_SetConfig+0xb8>)
 8006ca8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cac:	08006cbd 	.word	0x08006cbd
 8006cb0:	08006ccd 	.word	0x08006ccd
 8006cb4:	08006cc5 	.word	0x08006cc5
 8006cb8:	08006cd5 	.word	0x08006cd5
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006cc2:	e116      	b.n	8006ef2 <UART_SetConfig+0x2fe>
 8006cc4:	2302      	movs	r3, #2
 8006cc6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006cca:	e112      	b.n	8006ef2 <UART_SetConfig+0x2fe>
 8006ccc:	2304      	movs	r3, #4
 8006cce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006cd2:	e10e      	b.n	8006ef2 <UART_SetConfig+0x2fe>
 8006cd4:	2308      	movs	r3, #8
 8006cd6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006cda:	e10a      	b.n	8006ef2 <UART_SetConfig+0x2fe>
 8006cdc:	2310      	movs	r3, #16
 8006cde:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006ce2:	e106      	b.n	8006ef2 <UART_SetConfig+0x2fe>
 8006ce4:	697b      	ldr	r3, [r7, #20]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	4a7c      	ldr	r2, [pc, #496]	; (8006edc <UART_SetConfig+0x2e8>)
 8006cea:	4293      	cmp	r3, r2
 8006cec:	d138      	bne.n	8006d60 <UART_SetConfig+0x16c>
 8006cee:	4b7a      	ldr	r3, [pc, #488]	; (8006ed8 <UART_SetConfig+0x2e4>)
 8006cf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006cf4:	f003 030c 	and.w	r3, r3, #12
 8006cf8:	2b0c      	cmp	r3, #12
 8006cfa:	d82d      	bhi.n	8006d58 <UART_SetConfig+0x164>
 8006cfc:	a201      	add	r2, pc, #4	; (adr r2, 8006d04 <UART_SetConfig+0x110>)
 8006cfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d02:	bf00      	nop
 8006d04:	08006d39 	.word	0x08006d39
 8006d08:	08006d59 	.word	0x08006d59
 8006d0c:	08006d59 	.word	0x08006d59
 8006d10:	08006d59 	.word	0x08006d59
 8006d14:	08006d49 	.word	0x08006d49
 8006d18:	08006d59 	.word	0x08006d59
 8006d1c:	08006d59 	.word	0x08006d59
 8006d20:	08006d59 	.word	0x08006d59
 8006d24:	08006d41 	.word	0x08006d41
 8006d28:	08006d59 	.word	0x08006d59
 8006d2c:	08006d59 	.word	0x08006d59
 8006d30:	08006d59 	.word	0x08006d59
 8006d34:	08006d51 	.word	0x08006d51
 8006d38:	2300      	movs	r3, #0
 8006d3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006d3e:	e0d8      	b.n	8006ef2 <UART_SetConfig+0x2fe>
 8006d40:	2302      	movs	r3, #2
 8006d42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006d46:	e0d4      	b.n	8006ef2 <UART_SetConfig+0x2fe>
 8006d48:	2304      	movs	r3, #4
 8006d4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006d4e:	e0d0      	b.n	8006ef2 <UART_SetConfig+0x2fe>
 8006d50:	2308      	movs	r3, #8
 8006d52:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006d56:	e0cc      	b.n	8006ef2 <UART_SetConfig+0x2fe>
 8006d58:	2310      	movs	r3, #16
 8006d5a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006d5e:	e0c8      	b.n	8006ef2 <UART_SetConfig+0x2fe>
 8006d60:	697b      	ldr	r3, [r7, #20]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	4a5e      	ldr	r2, [pc, #376]	; (8006ee0 <UART_SetConfig+0x2ec>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d125      	bne.n	8006db6 <UART_SetConfig+0x1c2>
 8006d6a:	4b5b      	ldr	r3, [pc, #364]	; (8006ed8 <UART_SetConfig+0x2e4>)
 8006d6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d70:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006d74:	2b30      	cmp	r3, #48	; 0x30
 8006d76:	d016      	beq.n	8006da6 <UART_SetConfig+0x1b2>
 8006d78:	2b30      	cmp	r3, #48	; 0x30
 8006d7a:	d818      	bhi.n	8006dae <UART_SetConfig+0x1ba>
 8006d7c:	2b20      	cmp	r3, #32
 8006d7e:	d00a      	beq.n	8006d96 <UART_SetConfig+0x1a2>
 8006d80:	2b20      	cmp	r3, #32
 8006d82:	d814      	bhi.n	8006dae <UART_SetConfig+0x1ba>
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d002      	beq.n	8006d8e <UART_SetConfig+0x19a>
 8006d88:	2b10      	cmp	r3, #16
 8006d8a:	d008      	beq.n	8006d9e <UART_SetConfig+0x1aa>
 8006d8c:	e00f      	b.n	8006dae <UART_SetConfig+0x1ba>
 8006d8e:	2300      	movs	r3, #0
 8006d90:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006d94:	e0ad      	b.n	8006ef2 <UART_SetConfig+0x2fe>
 8006d96:	2302      	movs	r3, #2
 8006d98:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006d9c:	e0a9      	b.n	8006ef2 <UART_SetConfig+0x2fe>
 8006d9e:	2304      	movs	r3, #4
 8006da0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006da4:	e0a5      	b.n	8006ef2 <UART_SetConfig+0x2fe>
 8006da6:	2308      	movs	r3, #8
 8006da8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006dac:	e0a1      	b.n	8006ef2 <UART_SetConfig+0x2fe>
 8006dae:	2310      	movs	r3, #16
 8006db0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006db4:	e09d      	b.n	8006ef2 <UART_SetConfig+0x2fe>
 8006db6:	697b      	ldr	r3, [r7, #20]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	4a4a      	ldr	r2, [pc, #296]	; (8006ee4 <UART_SetConfig+0x2f0>)
 8006dbc:	4293      	cmp	r3, r2
 8006dbe:	d125      	bne.n	8006e0c <UART_SetConfig+0x218>
 8006dc0:	4b45      	ldr	r3, [pc, #276]	; (8006ed8 <UART_SetConfig+0x2e4>)
 8006dc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dc6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006dca:	2bc0      	cmp	r3, #192	; 0xc0
 8006dcc:	d016      	beq.n	8006dfc <UART_SetConfig+0x208>
 8006dce:	2bc0      	cmp	r3, #192	; 0xc0
 8006dd0:	d818      	bhi.n	8006e04 <UART_SetConfig+0x210>
 8006dd2:	2b80      	cmp	r3, #128	; 0x80
 8006dd4:	d00a      	beq.n	8006dec <UART_SetConfig+0x1f8>
 8006dd6:	2b80      	cmp	r3, #128	; 0x80
 8006dd8:	d814      	bhi.n	8006e04 <UART_SetConfig+0x210>
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d002      	beq.n	8006de4 <UART_SetConfig+0x1f0>
 8006dde:	2b40      	cmp	r3, #64	; 0x40
 8006de0:	d008      	beq.n	8006df4 <UART_SetConfig+0x200>
 8006de2:	e00f      	b.n	8006e04 <UART_SetConfig+0x210>
 8006de4:	2300      	movs	r3, #0
 8006de6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006dea:	e082      	b.n	8006ef2 <UART_SetConfig+0x2fe>
 8006dec:	2302      	movs	r3, #2
 8006dee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006df2:	e07e      	b.n	8006ef2 <UART_SetConfig+0x2fe>
 8006df4:	2304      	movs	r3, #4
 8006df6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006dfa:	e07a      	b.n	8006ef2 <UART_SetConfig+0x2fe>
 8006dfc:	2308      	movs	r3, #8
 8006dfe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e02:	e076      	b.n	8006ef2 <UART_SetConfig+0x2fe>
 8006e04:	2310      	movs	r3, #16
 8006e06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e0a:	e072      	b.n	8006ef2 <UART_SetConfig+0x2fe>
 8006e0c:	697b      	ldr	r3, [r7, #20]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	4a35      	ldr	r2, [pc, #212]	; (8006ee8 <UART_SetConfig+0x2f4>)
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d12a      	bne.n	8006e6c <UART_SetConfig+0x278>
 8006e16:	4b30      	ldr	r3, [pc, #192]	; (8006ed8 <UART_SetConfig+0x2e4>)
 8006e18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e1c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e20:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006e24:	d01a      	beq.n	8006e5c <UART_SetConfig+0x268>
 8006e26:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006e2a:	d81b      	bhi.n	8006e64 <UART_SetConfig+0x270>
 8006e2c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e30:	d00c      	beq.n	8006e4c <UART_SetConfig+0x258>
 8006e32:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e36:	d815      	bhi.n	8006e64 <UART_SetConfig+0x270>
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d003      	beq.n	8006e44 <UART_SetConfig+0x250>
 8006e3c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e40:	d008      	beq.n	8006e54 <UART_SetConfig+0x260>
 8006e42:	e00f      	b.n	8006e64 <UART_SetConfig+0x270>
 8006e44:	2300      	movs	r3, #0
 8006e46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e4a:	e052      	b.n	8006ef2 <UART_SetConfig+0x2fe>
 8006e4c:	2302      	movs	r3, #2
 8006e4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e52:	e04e      	b.n	8006ef2 <UART_SetConfig+0x2fe>
 8006e54:	2304      	movs	r3, #4
 8006e56:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e5a:	e04a      	b.n	8006ef2 <UART_SetConfig+0x2fe>
 8006e5c:	2308      	movs	r3, #8
 8006e5e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e62:	e046      	b.n	8006ef2 <UART_SetConfig+0x2fe>
 8006e64:	2310      	movs	r3, #16
 8006e66:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e6a:	e042      	b.n	8006ef2 <UART_SetConfig+0x2fe>
 8006e6c:	697b      	ldr	r3, [r7, #20]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	4a17      	ldr	r2, [pc, #92]	; (8006ed0 <UART_SetConfig+0x2dc>)
 8006e72:	4293      	cmp	r3, r2
 8006e74:	d13a      	bne.n	8006eec <UART_SetConfig+0x2f8>
 8006e76:	4b18      	ldr	r3, [pc, #96]	; (8006ed8 <UART_SetConfig+0x2e4>)
 8006e78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e7c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006e80:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006e84:	d01a      	beq.n	8006ebc <UART_SetConfig+0x2c8>
 8006e86:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006e8a:	d81b      	bhi.n	8006ec4 <UART_SetConfig+0x2d0>
 8006e8c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e90:	d00c      	beq.n	8006eac <UART_SetConfig+0x2b8>
 8006e92:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e96:	d815      	bhi.n	8006ec4 <UART_SetConfig+0x2d0>
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d003      	beq.n	8006ea4 <UART_SetConfig+0x2b0>
 8006e9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ea0:	d008      	beq.n	8006eb4 <UART_SetConfig+0x2c0>
 8006ea2:	e00f      	b.n	8006ec4 <UART_SetConfig+0x2d0>
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006eaa:	e022      	b.n	8006ef2 <UART_SetConfig+0x2fe>
 8006eac:	2302      	movs	r3, #2
 8006eae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006eb2:	e01e      	b.n	8006ef2 <UART_SetConfig+0x2fe>
 8006eb4:	2304      	movs	r3, #4
 8006eb6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006eba:	e01a      	b.n	8006ef2 <UART_SetConfig+0x2fe>
 8006ebc:	2308      	movs	r3, #8
 8006ebe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006ec2:	e016      	b.n	8006ef2 <UART_SetConfig+0x2fe>
 8006ec4:	2310      	movs	r3, #16
 8006ec6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006eca:	e012      	b.n	8006ef2 <UART_SetConfig+0x2fe>
 8006ecc:	cfff69f3 	.word	0xcfff69f3
 8006ed0:	40008000 	.word	0x40008000
 8006ed4:	40013800 	.word	0x40013800
 8006ed8:	40021000 	.word	0x40021000
 8006edc:	40004400 	.word	0x40004400
 8006ee0:	40004800 	.word	0x40004800
 8006ee4:	40004c00 	.word	0x40004c00
 8006ee8:	40005000 	.word	0x40005000
 8006eec:	2310      	movs	r3, #16
 8006eee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006ef2:	697b      	ldr	r3, [r7, #20]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	4aae      	ldr	r2, [pc, #696]	; (80071b0 <UART_SetConfig+0x5bc>)
 8006ef8:	4293      	cmp	r3, r2
 8006efa:	f040 8097 	bne.w	800702c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006efe:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006f02:	2b08      	cmp	r3, #8
 8006f04:	d823      	bhi.n	8006f4e <UART_SetConfig+0x35a>
 8006f06:	a201      	add	r2, pc, #4	; (adr r2, 8006f0c <UART_SetConfig+0x318>)
 8006f08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f0c:	08006f31 	.word	0x08006f31
 8006f10:	08006f4f 	.word	0x08006f4f
 8006f14:	08006f39 	.word	0x08006f39
 8006f18:	08006f4f 	.word	0x08006f4f
 8006f1c:	08006f3f 	.word	0x08006f3f
 8006f20:	08006f4f 	.word	0x08006f4f
 8006f24:	08006f4f 	.word	0x08006f4f
 8006f28:	08006f4f 	.word	0x08006f4f
 8006f2c:	08006f47 	.word	0x08006f47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f30:	f7fd f9ce 	bl	80042d0 <HAL_RCC_GetPCLK1Freq>
 8006f34:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006f36:	e010      	b.n	8006f5a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006f38:	4b9e      	ldr	r3, [pc, #632]	; (80071b4 <UART_SetConfig+0x5c0>)
 8006f3a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006f3c:	e00d      	b.n	8006f5a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f3e:	f7fd f959 	bl	80041f4 <HAL_RCC_GetSysClockFreq>
 8006f42:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006f44:	e009      	b.n	8006f5a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006f4a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006f4c:	e005      	b.n	8006f5a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8006f4e:	2300      	movs	r3, #0
 8006f50:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006f52:	2301      	movs	r3, #1
 8006f54:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006f58:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	f000 8130 	beq.w	80071c2 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006f62:	697b      	ldr	r3, [r7, #20]
 8006f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f66:	4a94      	ldr	r2, [pc, #592]	; (80071b8 <UART_SetConfig+0x5c4>)
 8006f68:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006f6c:	461a      	mov	r2, r3
 8006f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f70:	fbb3 f3f2 	udiv	r3, r3, r2
 8006f74:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006f76:	697b      	ldr	r3, [r7, #20]
 8006f78:	685a      	ldr	r2, [r3, #4]
 8006f7a:	4613      	mov	r3, r2
 8006f7c:	005b      	lsls	r3, r3, #1
 8006f7e:	4413      	add	r3, r2
 8006f80:	69ba      	ldr	r2, [r7, #24]
 8006f82:	429a      	cmp	r2, r3
 8006f84:	d305      	bcc.n	8006f92 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006f86:	697b      	ldr	r3, [r7, #20]
 8006f88:	685b      	ldr	r3, [r3, #4]
 8006f8a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006f8c:	69ba      	ldr	r2, [r7, #24]
 8006f8e:	429a      	cmp	r2, r3
 8006f90:	d903      	bls.n	8006f9a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006f92:	2301      	movs	r3, #1
 8006f94:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006f98:	e113      	b.n	80071c2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	60bb      	str	r3, [r7, #8]
 8006fa0:	60fa      	str	r2, [r7, #12]
 8006fa2:	697b      	ldr	r3, [r7, #20]
 8006fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fa6:	4a84      	ldr	r2, [pc, #528]	; (80071b8 <UART_SetConfig+0x5c4>)
 8006fa8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006fac:	b29b      	uxth	r3, r3
 8006fae:	2200      	movs	r2, #0
 8006fb0:	603b      	str	r3, [r7, #0]
 8006fb2:	607a      	str	r2, [r7, #4]
 8006fb4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006fb8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006fbc:	f7f9 f998 	bl	80002f0 <__aeabi_uldivmod>
 8006fc0:	4602      	mov	r2, r0
 8006fc2:	460b      	mov	r3, r1
 8006fc4:	4610      	mov	r0, r2
 8006fc6:	4619      	mov	r1, r3
 8006fc8:	f04f 0200 	mov.w	r2, #0
 8006fcc:	f04f 0300 	mov.w	r3, #0
 8006fd0:	020b      	lsls	r3, r1, #8
 8006fd2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006fd6:	0202      	lsls	r2, r0, #8
 8006fd8:	6979      	ldr	r1, [r7, #20]
 8006fda:	6849      	ldr	r1, [r1, #4]
 8006fdc:	0849      	lsrs	r1, r1, #1
 8006fde:	2000      	movs	r0, #0
 8006fe0:	460c      	mov	r4, r1
 8006fe2:	4605      	mov	r5, r0
 8006fe4:	eb12 0804 	adds.w	r8, r2, r4
 8006fe8:	eb43 0905 	adc.w	r9, r3, r5
 8006fec:	697b      	ldr	r3, [r7, #20]
 8006fee:	685b      	ldr	r3, [r3, #4]
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	469a      	mov	sl, r3
 8006ff4:	4693      	mov	fp, r2
 8006ff6:	4652      	mov	r2, sl
 8006ff8:	465b      	mov	r3, fp
 8006ffa:	4640      	mov	r0, r8
 8006ffc:	4649      	mov	r1, r9
 8006ffe:	f7f9 f977 	bl	80002f0 <__aeabi_uldivmod>
 8007002:	4602      	mov	r2, r0
 8007004:	460b      	mov	r3, r1
 8007006:	4613      	mov	r3, r2
 8007008:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800700a:	6a3b      	ldr	r3, [r7, #32]
 800700c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007010:	d308      	bcc.n	8007024 <UART_SetConfig+0x430>
 8007012:	6a3b      	ldr	r3, [r7, #32]
 8007014:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007018:	d204      	bcs.n	8007024 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800701a:	697b      	ldr	r3, [r7, #20]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	6a3a      	ldr	r2, [r7, #32]
 8007020:	60da      	str	r2, [r3, #12]
 8007022:	e0ce      	b.n	80071c2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007024:	2301      	movs	r3, #1
 8007026:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800702a:	e0ca      	b.n	80071c2 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800702c:	697b      	ldr	r3, [r7, #20]
 800702e:	69db      	ldr	r3, [r3, #28]
 8007030:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007034:	d166      	bne.n	8007104 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007036:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800703a:	2b08      	cmp	r3, #8
 800703c:	d827      	bhi.n	800708e <UART_SetConfig+0x49a>
 800703e:	a201      	add	r2, pc, #4	; (adr r2, 8007044 <UART_SetConfig+0x450>)
 8007040:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007044:	08007069 	.word	0x08007069
 8007048:	08007071 	.word	0x08007071
 800704c:	08007079 	.word	0x08007079
 8007050:	0800708f 	.word	0x0800708f
 8007054:	0800707f 	.word	0x0800707f
 8007058:	0800708f 	.word	0x0800708f
 800705c:	0800708f 	.word	0x0800708f
 8007060:	0800708f 	.word	0x0800708f
 8007064:	08007087 	.word	0x08007087
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007068:	f7fd f932 	bl	80042d0 <HAL_RCC_GetPCLK1Freq>
 800706c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800706e:	e014      	b.n	800709a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007070:	f7fd f944 	bl	80042fc <HAL_RCC_GetPCLK2Freq>
 8007074:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007076:	e010      	b.n	800709a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007078:	4b4e      	ldr	r3, [pc, #312]	; (80071b4 <UART_SetConfig+0x5c0>)
 800707a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800707c:	e00d      	b.n	800709a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800707e:	f7fd f8b9 	bl	80041f4 <HAL_RCC_GetSysClockFreq>
 8007082:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007084:	e009      	b.n	800709a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007086:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800708a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800708c:	e005      	b.n	800709a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800708e:	2300      	movs	r3, #0
 8007090:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8007092:	2301      	movs	r3, #1
 8007094:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007098:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800709a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800709c:	2b00      	cmp	r3, #0
 800709e:	f000 8090 	beq.w	80071c2 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80070a2:	697b      	ldr	r3, [r7, #20]
 80070a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070a6:	4a44      	ldr	r2, [pc, #272]	; (80071b8 <UART_SetConfig+0x5c4>)
 80070a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80070ac:	461a      	mov	r2, r3
 80070ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80070b4:	005a      	lsls	r2, r3, #1
 80070b6:	697b      	ldr	r3, [r7, #20]
 80070b8:	685b      	ldr	r3, [r3, #4]
 80070ba:	085b      	lsrs	r3, r3, #1
 80070bc:	441a      	add	r2, r3
 80070be:	697b      	ldr	r3, [r7, #20]
 80070c0:	685b      	ldr	r3, [r3, #4]
 80070c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80070c6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80070c8:	6a3b      	ldr	r3, [r7, #32]
 80070ca:	2b0f      	cmp	r3, #15
 80070cc:	d916      	bls.n	80070fc <UART_SetConfig+0x508>
 80070ce:	6a3b      	ldr	r3, [r7, #32]
 80070d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80070d4:	d212      	bcs.n	80070fc <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80070d6:	6a3b      	ldr	r3, [r7, #32]
 80070d8:	b29b      	uxth	r3, r3
 80070da:	f023 030f 	bic.w	r3, r3, #15
 80070de:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80070e0:	6a3b      	ldr	r3, [r7, #32]
 80070e2:	085b      	lsrs	r3, r3, #1
 80070e4:	b29b      	uxth	r3, r3
 80070e6:	f003 0307 	and.w	r3, r3, #7
 80070ea:	b29a      	uxth	r2, r3
 80070ec:	8bfb      	ldrh	r3, [r7, #30]
 80070ee:	4313      	orrs	r3, r2
 80070f0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80070f2:	697b      	ldr	r3, [r7, #20]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	8bfa      	ldrh	r2, [r7, #30]
 80070f8:	60da      	str	r2, [r3, #12]
 80070fa:	e062      	b.n	80071c2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80070fc:	2301      	movs	r3, #1
 80070fe:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007102:	e05e      	b.n	80071c2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007104:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007108:	2b08      	cmp	r3, #8
 800710a:	d828      	bhi.n	800715e <UART_SetConfig+0x56a>
 800710c:	a201      	add	r2, pc, #4	; (adr r2, 8007114 <UART_SetConfig+0x520>)
 800710e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007112:	bf00      	nop
 8007114:	08007139 	.word	0x08007139
 8007118:	08007141 	.word	0x08007141
 800711c:	08007149 	.word	0x08007149
 8007120:	0800715f 	.word	0x0800715f
 8007124:	0800714f 	.word	0x0800714f
 8007128:	0800715f 	.word	0x0800715f
 800712c:	0800715f 	.word	0x0800715f
 8007130:	0800715f 	.word	0x0800715f
 8007134:	08007157 	.word	0x08007157
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007138:	f7fd f8ca 	bl	80042d0 <HAL_RCC_GetPCLK1Freq>
 800713c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800713e:	e014      	b.n	800716a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007140:	f7fd f8dc 	bl	80042fc <HAL_RCC_GetPCLK2Freq>
 8007144:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007146:	e010      	b.n	800716a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007148:	4b1a      	ldr	r3, [pc, #104]	; (80071b4 <UART_SetConfig+0x5c0>)
 800714a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800714c:	e00d      	b.n	800716a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800714e:	f7fd f851 	bl	80041f4 <HAL_RCC_GetSysClockFreq>
 8007152:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007154:	e009      	b.n	800716a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007156:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800715a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800715c:	e005      	b.n	800716a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800715e:	2300      	movs	r3, #0
 8007160:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8007162:	2301      	movs	r3, #1
 8007164:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007168:	bf00      	nop
    }

    if (pclk != 0U)
 800716a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800716c:	2b00      	cmp	r3, #0
 800716e:	d028      	beq.n	80071c2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007170:	697b      	ldr	r3, [r7, #20]
 8007172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007174:	4a10      	ldr	r2, [pc, #64]	; (80071b8 <UART_SetConfig+0x5c4>)
 8007176:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800717a:	461a      	mov	r2, r3
 800717c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800717e:	fbb3 f2f2 	udiv	r2, r3, r2
 8007182:	697b      	ldr	r3, [r7, #20]
 8007184:	685b      	ldr	r3, [r3, #4]
 8007186:	085b      	lsrs	r3, r3, #1
 8007188:	441a      	add	r2, r3
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	685b      	ldr	r3, [r3, #4]
 800718e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007192:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007194:	6a3b      	ldr	r3, [r7, #32]
 8007196:	2b0f      	cmp	r3, #15
 8007198:	d910      	bls.n	80071bc <UART_SetConfig+0x5c8>
 800719a:	6a3b      	ldr	r3, [r7, #32]
 800719c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80071a0:	d20c      	bcs.n	80071bc <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80071a2:	6a3b      	ldr	r3, [r7, #32]
 80071a4:	b29a      	uxth	r2, r3
 80071a6:	697b      	ldr	r3, [r7, #20]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	60da      	str	r2, [r3, #12]
 80071ac:	e009      	b.n	80071c2 <UART_SetConfig+0x5ce>
 80071ae:	bf00      	nop
 80071b0:	40008000 	.word	0x40008000
 80071b4:	00f42400 	.word	0x00f42400
 80071b8:	0800995c 	.word	0x0800995c
      }
      else
      {
        ret = HAL_ERROR;
 80071bc:	2301      	movs	r3, #1
 80071be:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80071c2:	697b      	ldr	r3, [r7, #20]
 80071c4:	2201      	movs	r2, #1
 80071c6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80071ca:	697b      	ldr	r3, [r7, #20]
 80071cc:	2201      	movs	r2, #1
 80071ce:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80071d2:	697b      	ldr	r3, [r7, #20]
 80071d4:	2200      	movs	r2, #0
 80071d6:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80071d8:	697b      	ldr	r3, [r7, #20]
 80071da:	2200      	movs	r2, #0
 80071dc:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80071de:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 80071e2:	4618      	mov	r0, r3
 80071e4:	3730      	adds	r7, #48	; 0x30
 80071e6:	46bd      	mov	sp, r7
 80071e8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080071ec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80071ec:	b480      	push	{r7}
 80071ee:	b083      	sub	sp, #12
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071f8:	f003 0301 	and.w	r3, r3, #1
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d00a      	beq.n	8007216 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	685b      	ldr	r3, [r3, #4]
 8007206:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	430a      	orrs	r2, r1
 8007214:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800721a:	f003 0302 	and.w	r3, r3, #2
 800721e:	2b00      	cmp	r3, #0
 8007220:	d00a      	beq.n	8007238 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	685b      	ldr	r3, [r3, #4]
 8007228:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	430a      	orrs	r2, r1
 8007236:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800723c:	f003 0304 	and.w	r3, r3, #4
 8007240:	2b00      	cmp	r3, #0
 8007242:	d00a      	beq.n	800725a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	685b      	ldr	r3, [r3, #4]
 800724a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	430a      	orrs	r2, r1
 8007258:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800725e:	f003 0308 	and.w	r3, r3, #8
 8007262:	2b00      	cmp	r3, #0
 8007264:	d00a      	beq.n	800727c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	685b      	ldr	r3, [r3, #4]
 800726c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	430a      	orrs	r2, r1
 800727a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007280:	f003 0310 	and.w	r3, r3, #16
 8007284:	2b00      	cmp	r3, #0
 8007286:	d00a      	beq.n	800729e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	689b      	ldr	r3, [r3, #8]
 800728e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	430a      	orrs	r2, r1
 800729c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072a2:	f003 0320 	and.w	r3, r3, #32
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d00a      	beq.n	80072c0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	689b      	ldr	r3, [r3, #8]
 80072b0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	430a      	orrs	r2, r1
 80072be:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d01a      	beq.n	8007302 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	685b      	ldr	r3, [r3, #4]
 80072d2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	430a      	orrs	r2, r1
 80072e0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072e6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80072ea:	d10a      	bne.n	8007302 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	685b      	ldr	r3, [r3, #4]
 80072f2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	430a      	orrs	r2, r1
 8007300:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007306:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800730a:	2b00      	cmp	r3, #0
 800730c:	d00a      	beq.n	8007324 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	685b      	ldr	r3, [r3, #4]
 8007314:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	430a      	orrs	r2, r1
 8007322:	605a      	str	r2, [r3, #4]
  }
}
 8007324:	bf00      	nop
 8007326:	370c      	adds	r7, #12
 8007328:	46bd      	mov	sp, r7
 800732a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732e:	4770      	bx	lr

08007330 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007330:	b580      	push	{r7, lr}
 8007332:	b086      	sub	sp, #24
 8007334:	af02      	add	r7, sp, #8
 8007336:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2200      	movs	r2, #0
 800733c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007340:	f7fa fb2c 	bl	800199c <HAL_GetTick>
 8007344:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f003 0308 	and.w	r3, r3, #8
 8007350:	2b08      	cmp	r3, #8
 8007352:	d10e      	bne.n	8007372 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007354:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007358:	9300      	str	r3, [sp, #0]
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	2200      	movs	r2, #0
 800735e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f000 f82f 	bl	80073c6 <UART_WaitOnFlagUntilTimeout>
 8007368:	4603      	mov	r3, r0
 800736a:	2b00      	cmp	r3, #0
 800736c:	d001      	beq.n	8007372 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800736e:	2303      	movs	r3, #3
 8007370:	e025      	b.n	80073be <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f003 0304 	and.w	r3, r3, #4
 800737c:	2b04      	cmp	r3, #4
 800737e:	d10e      	bne.n	800739e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007380:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007384:	9300      	str	r3, [sp, #0]
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	2200      	movs	r2, #0
 800738a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800738e:	6878      	ldr	r0, [r7, #4]
 8007390:	f000 f819 	bl	80073c6 <UART_WaitOnFlagUntilTimeout>
 8007394:	4603      	mov	r3, r0
 8007396:	2b00      	cmp	r3, #0
 8007398:	d001      	beq.n	800739e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800739a:	2303      	movs	r3, #3
 800739c:	e00f      	b.n	80073be <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2220      	movs	r2, #32
 80073a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	2220      	movs	r2, #32
 80073aa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	2200      	movs	r2, #0
 80073b2:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2200      	movs	r2, #0
 80073b8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80073bc:	2300      	movs	r3, #0
}
 80073be:	4618      	mov	r0, r3
 80073c0:	3710      	adds	r7, #16
 80073c2:	46bd      	mov	sp, r7
 80073c4:	bd80      	pop	{r7, pc}

080073c6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80073c6:	b580      	push	{r7, lr}
 80073c8:	b09c      	sub	sp, #112	; 0x70
 80073ca:	af00      	add	r7, sp, #0
 80073cc:	60f8      	str	r0, [r7, #12]
 80073ce:	60b9      	str	r1, [r7, #8]
 80073d0:	603b      	str	r3, [r7, #0]
 80073d2:	4613      	mov	r3, r2
 80073d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80073d6:	e0a9      	b.n	800752c <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80073da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073de:	f000 80a5 	beq.w	800752c <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073e2:	f7fa fadb 	bl	800199c <HAL_GetTick>
 80073e6:	4602      	mov	r2, r0
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	1ad3      	subs	r3, r2, r3
 80073ec:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80073ee:	429a      	cmp	r2, r3
 80073f0:	d302      	bcc.n	80073f8 <UART_WaitOnFlagUntilTimeout+0x32>
 80073f2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d140      	bne.n	800747a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007400:	e853 3f00 	ldrex	r3, [r3]
 8007404:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007406:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007408:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800740c:	667b      	str	r3, [r7, #100]	; 0x64
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	461a      	mov	r2, r3
 8007414:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007416:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007418:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800741a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800741c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800741e:	e841 2300 	strex	r3, r2, [r1]
 8007422:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007424:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007426:	2b00      	cmp	r3, #0
 8007428:	d1e6      	bne.n	80073f8 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	3308      	adds	r3, #8
 8007430:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007432:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007434:	e853 3f00 	ldrex	r3, [r3]
 8007438:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800743a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800743c:	f023 0301 	bic.w	r3, r3, #1
 8007440:	663b      	str	r3, [r7, #96]	; 0x60
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	3308      	adds	r3, #8
 8007448:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800744a:	64ba      	str	r2, [r7, #72]	; 0x48
 800744c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800744e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007450:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007452:	e841 2300 	strex	r3, r2, [r1]
 8007456:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007458:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800745a:	2b00      	cmp	r3, #0
 800745c:	d1e5      	bne.n	800742a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	2220      	movs	r2, #32
 8007462:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	2220      	movs	r2, #32
 800746a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	2200      	movs	r2, #0
 8007472:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8007476:	2303      	movs	r3, #3
 8007478:	e069      	b.n	800754e <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f003 0304 	and.w	r3, r3, #4
 8007484:	2b00      	cmp	r3, #0
 8007486:	d051      	beq.n	800752c <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	69db      	ldr	r3, [r3, #28]
 800748e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007492:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007496:	d149      	bne.n	800752c <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80074a0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074aa:	e853 3f00 	ldrex	r3, [r3]
 80074ae:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80074b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074b2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80074b6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	461a      	mov	r2, r3
 80074be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80074c0:	637b      	str	r3, [r7, #52]	; 0x34
 80074c2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074c4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80074c6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80074c8:	e841 2300 	strex	r3, r2, [r1]
 80074cc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80074ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d1e6      	bne.n	80074a2 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	3308      	adds	r3, #8
 80074da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	e853 3f00 	ldrex	r3, [r3]
 80074e2:	613b      	str	r3, [r7, #16]
   return(result);
 80074e4:	693b      	ldr	r3, [r7, #16]
 80074e6:	f023 0301 	bic.w	r3, r3, #1
 80074ea:	66bb      	str	r3, [r7, #104]	; 0x68
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	3308      	adds	r3, #8
 80074f2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80074f4:	623a      	str	r2, [r7, #32]
 80074f6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074f8:	69f9      	ldr	r1, [r7, #28]
 80074fa:	6a3a      	ldr	r2, [r7, #32]
 80074fc:	e841 2300 	strex	r3, r2, [r1]
 8007500:	61bb      	str	r3, [r7, #24]
   return(result);
 8007502:	69bb      	ldr	r3, [r7, #24]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d1e5      	bne.n	80074d4 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	2220      	movs	r2, #32
 800750c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	2220      	movs	r2, #32
 8007514:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	2220      	movs	r2, #32
 800751c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	2200      	movs	r2, #0
 8007524:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8007528:	2303      	movs	r3, #3
 800752a:	e010      	b.n	800754e <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	69da      	ldr	r2, [r3, #28]
 8007532:	68bb      	ldr	r3, [r7, #8]
 8007534:	4013      	ands	r3, r2
 8007536:	68ba      	ldr	r2, [r7, #8]
 8007538:	429a      	cmp	r2, r3
 800753a:	bf0c      	ite	eq
 800753c:	2301      	moveq	r3, #1
 800753e:	2300      	movne	r3, #0
 8007540:	b2db      	uxtb	r3, r3
 8007542:	461a      	mov	r2, r3
 8007544:	79fb      	ldrb	r3, [r7, #7]
 8007546:	429a      	cmp	r2, r3
 8007548:	f43f af46 	beq.w	80073d8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800754c:	2300      	movs	r3, #0
}
 800754e:	4618      	mov	r0, r3
 8007550:	3770      	adds	r7, #112	; 0x70
 8007552:	46bd      	mov	sp, r7
 8007554:	bd80      	pop	{r7, pc}
	...

08007558 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007558:	b480      	push	{r7}
 800755a:	b0a3      	sub	sp, #140	; 0x8c
 800755c:	af00      	add	r7, sp, #0
 800755e:	60f8      	str	r0, [r7, #12]
 8007560:	60b9      	str	r1, [r7, #8]
 8007562:	4613      	mov	r3, r2
 8007564:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	68ba      	ldr	r2, [r7, #8]
 800756a:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	88fa      	ldrh	r2, [r7, #6]
 8007570:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	88fa      	ldrh	r2, [r7, #6]
 8007578:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	2200      	movs	r2, #0
 8007580:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	689b      	ldr	r3, [r3, #8]
 8007586:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800758a:	d10e      	bne.n	80075aa <UART_Start_Receive_IT+0x52>
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	691b      	ldr	r3, [r3, #16]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d105      	bne.n	80075a0 <UART_Start_Receive_IT+0x48>
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	f240 12ff 	movw	r2, #511	; 0x1ff
 800759a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800759e:	e02d      	b.n	80075fc <UART_Start_Receive_IT+0xa4>
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	22ff      	movs	r2, #255	; 0xff
 80075a4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80075a8:	e028      	b.n	80075fc <UART_Start_Receive_IT+0xa4>
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	689b      	ldr	r3, [r3, #8]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d10d      	bne.n	80075ce <UART_Start_Receive_IT+0x76>
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	691b      	ldr	r3, [r3, #16]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d104      	bne.n	80075c4 <UART_Start_Receive_IT+0x6c>
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	22ff      	movs	r2, #255	; 0xff
 80075be:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80075c2:	e01b      	b.n	80075fc <UART_Start_Receive_IT+0xa4>
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	227f      	movs	r2, #127	; 0x7f
 80075c8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80075cc:	e016      	b.n	80075fc <UART_Start_Receive_IT+0xa4>
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	689b      	ldr	r3, [r3, #8]
 80075d2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80075d6:	d10d      	bne.n	80075f4 <UART_Start_Receive_IT+0x9c>
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	691b      	ldr	r3, [r3, #16]
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d104      	bne.n	80075ea <UART_Start_Receive_IT+0x92>
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	227f      	movs	r2, #127	; 0x7f
 80075e4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80075e8:	e008      	b.n	80075fc <UART_Start_Receive_IT+0xa4>
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	223f      	movs	r2, #63	; 0x3f
 80075ee:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80075f2:	e003      	b.n	80075fc <UART_Start_Receive_IT+0xa4>
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	2200      	movs	r2, #0
 80075f8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	2200      	movs	r2, #0
 8007600:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	2222      	movs	r2, #34	; 0x22
 8007608:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	3308      	adds	r3, #8
 8007612:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007614:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007616:	e853 3f00 	ldrex	r3, [r3]
 800761a:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800761c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800761e:	f043 0301 	orr.w	r3, r3, #1
 8007622:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	3308      	adds	r3, #8
 800762c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8007630:	673a      	str	r2, [r7, #112]	; 0x70
 8007632:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007634:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8007636:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8007638:	e841 2300 	strex	r3, r2, [r1]
 800763c:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 800763e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007640:	2b00      	cmp	r3, #0
 8007642:	d1e3      	bne.n	800760c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007648:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800764c:	d153      	bne.n	80076f6 <UART_Start_Receive_IT+0x19e>
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007654:	88fa      	ldrh	r2, [r7, #6]
 8007656:	429a      	cmp	r2, r3
 8007658:	d34d      	bcc.n	80076f6 <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	689b      	ldr	r3, [r3, #8]
 800765e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007662:	d107      	bne.n	8007674 <UART_Start_Receive_IT+0x11c>
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	691b      	ldr	r3, [r3, #16]
 8007668:	2b00      	cmp	r3, #0
 800766a:	d103      	bne.n	8007674 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	4a4b      	ldr	r2, [pc, #300]	; (800779c <UART_Start_Receive_IT+0x244>)
 8007670:	671a      	str	r2, [r3, #112]	; 0x70
 8007672:	e002      	b.n	800767a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	4a4a      	ldr	r2, [pc, #296]	; (80077a0 <UART_Start_Receive_IT+0x248>)
 8007678:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	2200      	movs	r2, #0
 800767e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	691b      	ldr	r3, [r3, #16]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d01a      	beq.n	80076c0 <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007690:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007692:	e853 3f00 	ldrex	r3, [r3]
 8007696:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007698:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800769a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800769e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	461a      	mov	r2, r3
 80076a8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80076ac:	65fb      	str	r3, [r7, #92]	; 0x5c
 80076ae:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076b0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80076b2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80076b4:	e841 2300 	strex	r3, r2, [r1]
 80076b8:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80076ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d1e4      	bne.n	800768a <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	3308      	adds	r3, #8
 80076c6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076ca:	e853 3f00 	ldrex	r3, [r3]
 80076ce:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80076d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80076d6:	67fb      	str	r3, [r7, #124]	; 0x7c
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	3308      	adds	r3, #8
 80076de:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80076e0:	64ba      	str	r2, [r7, #72]	; 0x48
 80076e2:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076e4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80076e6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80076e8:	e841 2300 	strex	r3, r2, [r1]
 80076ec:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80076ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d1e5      	bne.n	80076c0 <UART_Start_Receive_IT+0x168>
 80076f4:	e04a      	b.n	800778c <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	689b      	ldr	r3, [r3, #8]
 80076fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076fe:	d107      	bne.n	8007710 <UART_Start_Receive_IT+0x1b8>
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	691b      	ldr	r3, [r3, #16]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d103      	bne.n	8007710 <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	4a26      	ldr	r2, [pc, #152]	; (80077a4 <UART_Start_Receive_IT+0x24c>)
 800770c:	671a      	str	r2, [r3, #112]	; 0x70
 800770e:	e002      	b.n	8007716 <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	4a25      	ldr	r2, [pc, #148]	; (80077a8 <UART_Start_Receive_IT+0x250>)
 8007714:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	2200      	movs	r2, #0
 800771a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	691b      	ldr	r3, [r3, #16]
 8007722:	2b00      	cmp	r3, #0
 8007724:	d019      	beq.n	800775a <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800772c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800772e:	e853 3f00 	ldrex	r3, [r3]
 8007732:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007736:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800773a:	677b      	str	r3, [r7, #116]	; 0x74
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	461a      	mov	r2, r3
 8007742:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007744:	637b      	str	r3, [r7, #52]	; 0x34
 8007746:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007748:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800774a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800774c:	e841 2300 	strex	r3, r2, [r1]
 8007750:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007752:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007754:	2b00      	cmp	r3, #0
 8007756:	d1e6      	bne.n	8007726 <UART_Start_Receive_IT+0x1ce>
 8007758:	e018      	b.n	800778c <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007760:	697b      	ldr	r3, [r7, #20]
 8007762:	e853 3f00 	ldrex	r3, [r3]
 8007766:	613b      	str	r3, [r7, #16]
   return(result);
 8007768:	693b      	ldr	r3, [r7, #16]
 800776a:	f043 0320 	orr.w	r3, r3, #32
 800776e:	67bb      	str	r3, [r7, #120]	; 0x78
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	461a      	mov	r2, r3
 8007776:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007778:	623b      	str	r3, [r7, #32]
 800777a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800777c:	69f9      	ldr	r1, [r7, #28]
 800777e:	6a3a      	ldr	r2, [r7, #32]
 8007780:	e841 2300 	strex	r3, r2, [r1]
 8007784:	61bb      	str	r3, [r7, #24]
   return(result);
 8007786:	69bb      	ldr	r3, [r7, #24]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d1e6      	bne.n	800775a <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 800778c:	2300      	movs	r3, #0
}
 800778e:	4618      	mov	r0, r3
 8007790:	378c      	adds	r7, #140	; 0x8c
 8007792:	46bd      	mov	sp, r7
 8007794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007798:	4770      	bx	lr
 800779a:	bf00      	nop
 800779c:	08007eb5 	.word	0x08007eb5
 80077a0:	08007bbd 	.word	0x08007bbd
 80077a4:	08007a5b 	.word	0x08007a5b
 80077a8:	080078fb 	.word	0x080078fb

080077ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80077ac:	b480      	push	{r7}
 80077ae:	b095      	sub	sp, #84	; 0x54
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077bc:	e853 3f00 	ldrex	r3, [r3]
 80077c0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80077c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077c4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80077c8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	461a      	mov	r2, r3
 80077d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80077d2:	643b      	str	r3, [r7, #64]	; 0x40
 80077d4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077d6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80077d8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80077da:	e841 2300 	strex	r3, r2, [r1]
 80077de:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80077e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d1e6      	bne.n	80077b4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	3308      	adds	r3, #8
 80077ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077ee:	6a3b      	ldr	r3, [r7, #32]
 80077f0:	e853 3f00 	ldrex	r3, [r3]
 80077f4:	61fb      	str	r3, [r7, #28]
   return(result);
 80077f6:	69fb      	ldr	r3, [r7, #28]
 80077f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80077fc:	f023 0301 	bic.w	r3, r3, #1
 8007800:	64bb      	str	r3, [r7, #72]	; 0x48
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	3308      	adds	r3, #8
 8007808:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800780a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800780c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800780e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007810:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007812:	e841 2300 	strex	r3, r2, [r1]
 8007816:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800781a:	2b00      	cmp	r3, #0
 800781c:	d1e3      	bne.n	80077e6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007822:	2b01      	cmp	r3, #1
 8007824:	d118      	bne.n	8007858 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	e853 3f00 	ldrex	r3, [r3]
 8007832:	60bb      	str	r3, [r7, #8]
   return(result);
 8007834:	68bb      	ldr	r3, [r7, #8]
 8007836:	f023 0310 	bic.w	r3, r3, #16
 800783a:	647b      	str	r3, [r7, #68]	; 0x44
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	461a      	mov	r2, r3
 8007842:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007844:	61bb      	str	r3, [r7, #24]
 8007846:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007848:	6979      	ldr	r1, [r7, #20]
 800784a:	69ba      	ldr	r2, [r7, #24]
 800784c:	e841 2300 	strex	r3, r2, [r1]
 8007850:	613b      	str	r3, [r7, #16]
   return(result);
 8007852:	693b      	ldr	r3, [r7, #16]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d1e6      	bne.n	8007826 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	2220      	movs	r2, #32
 800785c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2200      	movs	r2, #0
 8007864:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	2200      	movs	r2, #0
 800786a:	671a      	str	r2, [r3, #112]	; 0x70
}
 800786c:	bf00      	nop
 800786e:	3754      	adds	r7, #84	; 0x54
 8007870:	46bd      	mov	sp, r7
 8007872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007876:	4770      	bx	lr

08007878 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007878:	b580      	push	{r7, lr}
 800787a:	b084      	sub	sp, #16
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007884:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	2200      	movs	r2, #0
 800788a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	2200      	movs	r2, #0
 8007892:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007896:	68f8      	ldr	r0, [r7, #12]
 8007898:	f7ff f996 	bl	8006bc8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800789c:	bf00      	nop
 800789e:	3710      	adds	r7, #16
 80078a0:	46bd      	mov	sp, r7
 80078a2:	bd80      	pop	{r7, pc}

080078a4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b088      	sub	sp, #32
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	e853 3f00 	ldrex	r3, [r3]
 80078b8:	60bb      	str	r3, [r7, #8]
   return(result);
 80078ba:	68bb      	ldr	r3, [r7, #8]
 80078bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80078c0:	61fb      	str	r3, [r7, #28]
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	461a      	mov	r2, r3
 80078c8:	69fb      	ldr	r3, [r7, #28]
 80078ca:	61bb      	str	r3, [r7, #24]
 80078cc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ce:	6979      	ldr	r1, [r7, #20]
 80078d0:	69ba      	ldr	r2, [r7, #24]
 80078d2:	e841 2300 	strex	r3, r2, [r1]
 80078d6:	613b      	str	r3, [r7, #16]
   return(result);
 80078d8:	693b      	ldr	r3, [r7, #16]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d1e6      	bne.n	80078ac <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	2220      	movs	r2, #32
 80078e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2200      	movs	r2, #0
 80078ea:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80078ec:	6878      	ldr	r0, [r7, #4]
 80078ee:	f7ff f961 	bl	8006bb4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80078f2:	bf00      	nop
 80078f4:	3720      	adds	r7, #32
 80078f6:	46bd      	mov	sp, r7
 80078f8:	bd80      	pop	{r7, pc}

080078fa <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80078fa:	b580      	push	{r7, lr}
 80078fc:	b096      	sub	sp, #88	; 0x58
 80078fe:	af00      	add	r7, sp, #0
 8007900:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8007908:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007912:	2b22      	cmp	r3, #34	; 0x22
 8007914:	f040 8095 	bne.w	8007a42 <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800791e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007922:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8007926:	b2d9      	uxtb	r1, r3
 8007928:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800792c:	b2da      	uxtb	r2, r3
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007932:	400a      	ands	r2, r1
 8007934:	b2d2      	uxtb	r2, r2
 8007936:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800793c:	1c5a      	adds	r2, r3, #1
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007948:	b29b      	uxth	r3, r3
 800794a:	3b01      	subs	r3, #1
 800794c:	b29a      	uxth	r2, r3
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800795a:	b29b      	uxth	r3, r3
 800795c:	2b00      	cmp	r3, #0
 800795e:	d178      	bne.n	8007a52 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007966:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007968:	e853 3f00 	ldrex	r3, [r3]
 800796c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800796e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007970:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007974:	653b      	str	r3, [r7, #80]	; 0x50
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	461a      	mov	r2, r3
 800797c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800797e:	647b      	str	r3, [r7, #68]	; 0x44
 8007980:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007982:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007984:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007986:	e841 2300 	strex	r3, r2, [r1]
 800798a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800798c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800798e:	2b00      	cmp	r3, #0
 8007990:	d1e6      	bne.n	8007960 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	3308      	adds	r3, #8
 8007998:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800799a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800799c:	e853 3f00 	ldrex	r3, [r3]
 80079a0:	623b      	str	r3, [r7, #32]
   return(result);
 80079a2:	6a3b      	ldr	r3, [r7, #32]
 80079a4:	f023 0301 	bic.w	r3, r3, #1
 80079a8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	3308      	adds	r3, #8
 80079b0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80079b2:	633a      	str	r2, [r7, #48]	; 0x30
 80079b4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079b6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80079b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80079ba:	e841 2300 	strex	r3, r2, [r1]
 80079be:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80079c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d1e5      	bne.n	8007992 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2220      	movs	r2, #32
 80079ca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2200      	movs	r2, #0
 80079d2:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80079d8:	2b01      	cmp	r3, #1
 80079da:	d12e      	bne.n	8007a3a <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2200      	movs	r2, #0
 80079e0:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079e8:	693b      	ldr	r3, [r7, #16]
 80079ea:	e853 3f00 	ldrex	r3, [r3]
 80079ee:	60fb      	str	r3, [r7, #12]
   return(result);
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	f023 0310 	bic.w	r3, r3, #16
 80079f6:	64bb      	str	r3, [r7, #72]	; 0x48
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	461a      	mov	r2, r3
 80079fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007a00:	61fb      	str	r3, [r7, #28]
 8007a02:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a04:	69b9      	ldr	r1, [r7, #24]
 8007a06:	69fa      	ldr	r2, [r7, #28]
 8007a08:	e841 2300 	strex	r3, r2, [r1]
 8007a0c:	617b      	str	r3, [r7, #20]
   return(result);
 8007a0e:	697b      	ldr	r3, [r7, #20]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d1e6      	bne.n	80079e2 <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	69db      	ldr	r3, [r3, #28]
 8007a1a:	f003 0310 	and.w	r3, r3, #16
 8007a1e:	2b10      	cmp	r3, #16
 8007a20:	d103      	bne.n	8007a2a <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	2210      	movs	r2, #16
 8007a28:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007a30:	4619      	mov	r1, r3
 8007a32:	6878      	ldr	r0, [r7, #4]
 8007a34:	f7ff f8d2 	bl	8006bdc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007a38:	e00b      	b.n	8007a52 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8007a3a:	6878      	ldr	r0, [r7, #4]
 8007a3c:	f7f9 ff44 	bl	80018c8 <HAL_UART_RxCpltCallback>
}
 8007a40:	e007      	b.n	8007a52 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	699a      	ldr	r2, [r3, #24]
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	f042 0208 	orr.w	r2, r2, #8
 8007a50:	619a      	str	r2, [r3, #24]
}
 8007a52:	bf00      	nop
 8007a54:	3758      	adds	r7, #88	; 0x58
 8007a56:	46bd      	mov	sp, r7
 8007a58:	bd80      	pop	{r7, pc}

08007a5a <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007a5a:	b580      	push	{r7, lr}
 8007a5c:	b096      	sub	sp, #88	; 0x58
 8007a5e:	af00      	add	r7, sp, #0
 8007a60:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8007a68:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a72:	2b22      	cmp	r3, #34	; 0x22
 8007a74:	f040 8095 	bne.w	8007ba2 <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a7e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a86:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8007a88:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8007a8c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8007a90:	4013      	ands	r3, r2
 8007a92:	b29a      	uxth	r2, r3
 8007a94:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007a96:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a9c:	1c9a      	adds	r2, r3, #2
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007aa8:	b29b      	uxth	r3, r3
 8007aaa:	3b01      	subs	r3, #1
 8007aac:	b29a      	uxth	r2, r3
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007aba:	b29b      	uxth	r3, r3
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d178      	bne.n	8007bb2 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ac6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ac8:	e853 3f00 	ldrex	r3, [r3]
 8007acc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007ace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ad0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007ad4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	461a      	mov	r2, r3
 8007adc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ade:	643b      	str	r3, [r7, #64]	; 0x40
 8007ae0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ae2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007ae4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007ae6:	e841 2300 	strex	r3, r2, [r1]
 8007aea:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007aec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d1e6      	bne.n	8007ac0 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	3308      	adds	r3, #8
 8007af8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007afa:	6a3b      	ldr	r3, [r7, #32]
 8007afc:	e853 3f00 	ldrex	r3, [r3]
 8007b00:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b02:	69fb      	ldr	r3, [r7, #28]
 8007b04:	f023 0301 	bic.w	r3, r3, #1
 8007b08:	64bb      	str	r3, [r7, #72]	; 0x48
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	3308      	adds	r3, #8
 8007b10:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007b12:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007b14:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b16:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007b18:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007b1a:	e841 2300 	strex	r3, r2, [r1]
 8007b1e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d1e5      	bne.n	8007af2 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2220      	movs	r2, #32
 8007b2a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2200      	movs	r2, #0
 8007b32:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007b38:	2b01      	cmp	r3, #1
 8007b3a:	d12e      	bne.n	8007b9a <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2200      	movs	r2, #0
 8007b40:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	e853 3f00 	ldrex	r3, [r3]
 8007b4e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007b50:	68bb      	ldr	r3, [r7, #8]
 8007b52:	f023 0310 	bic.w	r3, r3, #16
 8007b56:	647b      	str	r3, [r7, #68]	; 0x44
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	461a      	mov	r2, r3
 8007b5e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007b60:	61bb      	str	r3, [r7, #24]
 8007b62:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b64:	6979      	ldr	r1, [r7, #20]
 8007b66:	69ba      	ldr	r2, [r7, #24]
 8007b68:	e841 2300 	strex	r3, r2, [r1]
 8007b6c:	613b      	str	r3, [r7, #16]
   return(result);
 8007b6e:	693b      	ldr	r3, [r7, #16]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d1e6      	bne.n	8007b42 <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	69db      	ldr	r3, [r3, #28]
 8007b7a:	f003 0310 	and.w	r3, r3, #16
 8007b7e:	2b10      	cmp	r3, #16
 8007b80:	d103      	bne.n	8007b8a <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	2210      	movs	r2, #16
 8007b88:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007b90:	4619      	mov	r1, r3
 8007b92:	6878      	ldr	r0, [r7, #4]
 8007b94:	f7ff f822 	bl	8006bdc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007b98:	e00b      	b.n	8007bb2 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8007b9a:	6878      	ldr	r0, [r7, #4]
 8007b9c:	f7f9 fe94 	bl	80018c8 <HAL_UART_RxCpltCallback>
}
 8007ba0:	e007      	b.n	8007bb2 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	699a      	ldr	r2, [r3, #24]
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f042 0208 	orr.w	r2, r2, #8
 8007bb0:	619a      	str	r2, [r3, #24]
}
 8007bb2:	bf00      	nop
 8007bb4:	3758      	adds	r7, #88	; 0x58
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	bd80      	pop	{r7, pc}
	...

08007bbc <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007bbc:	b580      	push	{r7, lr}
 8007bbe:	b0a6      	sub	sp, #152	; 0x98
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8007bca:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	69db      	ldr	r3, [r3, #28]
 8007bd4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	689b      	ldr	r3, [r3, #8]
 8007be8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007bf2:	2b22      	cmp	r3, #34	; 0x22
 8007bf4:	f040 814f 	bne.w	8007e96 <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007bfe:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007c02:	e0f6      	b.n	8007df2 <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c0a:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007c0e:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8007c12:	b2d9      	uxtb	r1, r3
 8007c14:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8007c18:	b2da      	uxtb	r2, r3
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c1e:	400a      	ands	r2, r1
 8007c20:	b2d2      	uxtb	r2, r2
 8007c22:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c28:	1c5a      	adds	r2, r3, #1
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007c34:	b29b      	uxth	r3, r3
 8007c36:	3b01      	subs	r3, #1
 8007c38:	b29a      	uxth	r2, r3
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	69db      	ldr	r3, [r3, #28]
 8007c46:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007c4a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007c4e:	f003 0307 	and.w	r3, r3, #7
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d053      	beq.n	8007cfe <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007c56:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007c5a:	f003 0301 	and.w	r3, r3, #1
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d011      	beq.n	8007c86 <UART_RxISR_8BIT_FIFOEN+0xca>
 8007c62:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007c66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d00b      	beq.n	8007c86 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	2201      	movs	r2, #1
 8007c74:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007c7c:	f043 0201 	orr.w	r2, r3, #1
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007c86:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007c8a:	f003 0302 	and.w	r3, r3, #2
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d011      	beq.n	8007cb6 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8007c92:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007c96:	f003 0301 	and.w	r3, r3, #1
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d00b      	beq.n	8007cb6 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	2202      	movs	r2, #2
 8007ca4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007cac:	f043 0204 	orr.w	r2, r3, #4
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007cb6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007cba:	f003 0304 	and.w	r3, r3, #4
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d011      	beq.n	8007ce6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8007cc2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007cc6:	f003 0301 	and.w	r3, r3, #1
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d00b      	beq.n	8007ce6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	2204      	movs	r2, #4
 8007cd4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007cdc:	f043 0202 	orr.w	r2, r3, #2
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d006      	beq.n	8007cfe <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007cf0:	6878      	ldr	r0, [r7, #4]
 8007cf2:	f7fe ff69 	bl	8006bc8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007d04:	b29b      	uxth	r3, r3
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d173      	bne.n	8007df2 <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d10:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007d12:	e853 3f00 	ldrex	r3, [r3]
 8007d16:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8007d18:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007d1a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007d1e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	461a      	mov	r2, r3
 8007d28:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007d2c:	66bb      	str	r3, [r7, #104]	; 0x68
 8007d2e:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d30:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8007d32:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007d34:	e841 2300 	strex	r3, r2, [r1]
 8007d38:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8007d3a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d1e4      	bne.n	8007d0a <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	3308      	adds	r3, #8
 8007d46:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007d4a:	e853 3f00 	ldrex	r3, [r3]
 8007d4e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8007d50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d52:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007d56:	f023 0301 	bic.w	r3, r3, #1
 8007d5a:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	3308      	adds	r3, #8
 8007d62:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8007d64:	657a      	str	r2, [r7, #84]	; 0x54
 8007d66:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d68:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007d6a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007d6c:	e841 2300 	strex	r3, r2, [r1]
 8007d70:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007d72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d1e3      	bne.n	8007d40 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2220      	movs	r2, #32
 8007d7c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2200      	movs	r2, #0
 8007d84:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007d8a:	2b01      	cmp	r3, #1
 8007d8c:	d12e      	bne.n	8007dec <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2200      	movs	r2, #0
 8007d92:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d9c:	e853 3f00 	ldrex	r3, [r3]
 8007da0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007da2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007da4:	f023 0310 	bic.w	r3, r3, #16
 8007da8:	67bb      	str	r3, [r7, #120]	; 0x78
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	461a      	mov	r2, r3
 8007db0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007db2:	643b      	str	r3, [r7, #64]	; 0x40
 8007db4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007db6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007db8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007dba:	e841 2300 	strex	r3, r2, [r1]
 8007dbe:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007dc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d1e6      	bne.n	8007d94 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	69db      	ldr	r3, [r3, #28]
 8007dcc:	f003 0310 	and.w	r3, r3, #16
 8007dd0:	2b10      	cmp	r3, #16
 8007dd2:	d103      	bne.n	8007ddc <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	2210      	movs	r2, #16
 8007dda:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007de2:	4619      	mov	r1, r3
 8007de4:	6878      	ldr	r0, [r7, #4]
 8007de6:	f7fe fef9 	bl	8006bdc <HAL_UARTEx_RxEventCallback>
 8007dea:	e002      	b.n	8007df2 <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8007dec:	6878      	ldr	r0, [r7, #4]
 8007dee:	f7f9 fd6b 	bl	80018c8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007df2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d006      	beq.n	8007e08 <UART_RxISR_8BIT_FIFOEN+0x24c>
 8007dfa:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007dfe:	f003 0320 	and.w	r3, r3, #32
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	f47f aefe 	bne.w	8007c04 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007e0e:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007e12:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d045      	beq.n	8007ea6 <UART_RxISR_8BIT_FIFOEN+0x2ea>
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007e20:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8007e24:	429a      	cmp	r2, r3
 8007e26:	d23e      	bcs.n	8007ea6 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	3308      	adds	r3, #8
 8007e2e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e30:	6a3b      	ldr	r3, [r7, #32]
 8007e32:	e853 3f00 	ldrex	r3, [r3]
 8007e36:	61fb      	str	r3, [r7, #28]
   return(result);
 8007e38:	69fb      	ldr	r3, [r7, #28]
 8007e3a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007e3e:	673b      	str	r3, [r7, #112]	; 0x70
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	3308      	adds	r3, #8
 8007e46:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8007e48:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007e4a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e4c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007e4e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007e50:	e841 2300 	strex	r3, r2, [r1]
 8007e54:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d1e5      	bne.n	8007e28 <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	4a14      	ldr	r2, [pc, #80]	; (8007eb0 <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 8007e60:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	e853 3f00 	ldrex	r3, [r3]
 8007e6e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007e70:	68bb      	ldr	r3, [r7, #8]
 8007e72:	f043 0320 	orr.w	r3, r3, #32
 8007e76:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	461a      	mov	r2, r3
 8007e7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e80:	61bb      	str	r3, [r7, #24]
 8007e82:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e84:	6979      	ldr	r1, [r7, #20]
 8007e86:	69ba      	ldr	r2, [r7, #24]
 8007e88:	e841 2300 	strex	r3, r2, [r1]
 8007e8c:	613b      	str	r3, [r7, #16]
   return(result);
 8007e8e:	693b      	ldr	r3, [r7, #16]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d1e6      	bne.n	8007e62 <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007e94:	e007      	b.n	8007ea6 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	699a      	ldr	r2, [r3, #24]
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	f042 0208 	orr.w	r2, r2, #8
 8007ea4:	619a      	str	r2, [r3, #24]
}
 8007ea6:	bf00      	nop
 8007ea8:	3798      	adds	r7, #152	; 0x98
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	bd80      	pop	{r7, pc}
 8007eae:	bf00      	nop
 8007eb0:	080078fb 	.word	0x080078fb

08007eb4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b0a8      	sub	sp, #160	; 0xa0
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8007ec2:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	69db      	ldr	r3, [r3, #28]
 8007ecc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	689b      	ldr	r3, [r3, #8]
 8007ee0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007eea:	2b22      	cmp	r3, #34	; 0x22
 8007eec:	f040 8153 	bne.w	8008196 <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007ef6:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007efa:	e0fa      	b.n	80080f2 <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f02:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f0a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 8007f0e:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 8007f12:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8007f16:	4013      	ands	r3, r2
 8007f18:	b29a      	uxth	r2, r3
 8007f1a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007f1e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f24:	1c9a      	adds	r2, r3, #2
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007f30:	b29b      	uxth	r3, r3
 8007f32:	3b01      	subs	r3, #1
 8007f34:	b29a      	uxth	r2, r3
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	69db      	ldr	r3, [r3, #28]
 8007f42:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007f46:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007f4a:	f003 0307 	and.w	r3, r3, #7
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d053      	beq.n	8007ffa <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007f52:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007f56:	f003 0301 	and.w	r3, r3, #1
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d011      	beq.n	8007f82 <UART_RxISR_16BIT_FIFOEN+0xce>
 8007f5e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007f62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d00b      	beq.n	8007f82 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	2201      	movs	r2, #1
 8007f70:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007f78:	f043 0201 	orr.w	r2, r3, #1
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007f82:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007f86:	f003 0302 	and.w	r3, r3, #2
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d011      	beq.n	8007fb2 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8007f8e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007f92:	f003 0301 	and.w	r3, r3, #1
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d00b      	beq.n	8007fb2 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	2202      	movs	r2, #2
 8007fa0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007fa8:	f043 0204 	orr.w	r2, r3, #4
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007fb2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007fb6:	f003 0304 	and.w	r3, r3, #4
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d011      	beq.n	8007fe2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8007fbe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007fc2:	f003 0301 	and.w	r3, r3, #1
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d00b      	beq.n	8007fe2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	2204      	movs	r2, #4
 8007fd0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007fd8:	f043 0202 	orr.w	r2, r3, #2
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d006      	beq.n	8007ffa <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007fec:	6878      	ldr	r0, [r7, #4]
 8007fee:	f7fe fdeb 	bl	8006bc8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008000:	b29b      	uxth	r3, r3
 8008002:	2b00      	cmp	r3, #0
 8008004:	d175      	bne.n	80080f2 <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800800c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800800e:	e853 3f00 	ldrex	r3, [r3]
 8008012:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008014:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008016:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800801a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	461a      	mov	r2, r3
 8008024:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008028:	66fb      	str	r3, [r7, #108]	; 0x6c
 800802a:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800802c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800802e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008030:	e841 2300 	strex	r3, r2, [r1]
 8008034:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008036:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008038:	2b00      	cmp	r3, #0
 800803a:	d1e4      	bne.n	8008006 <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	3308      	adds	r3, #8
 8008042:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008044:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008046:	e853 3f00 	ldrex	r3, [r3]
 800804a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800804c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800804e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008052:	f023 0301 	bic.w	r3, r3, #1
 8008056:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	3308      	adds	r3, #8
 8008060:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008064:	65ba      	str	r2, [r7, #88]	; 0x58
 8008066:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008068:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800806a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800806c:	e841 2300 	strex	r3, r2, [r1]
 8008070:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008072:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008074:	2b00      	cmp	r3, #0
 8008076:	d1e1      	bne.n	800803c <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2220      	movs	r2, #32
 800807c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2200      	movs	r2, #0
 8008084:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800808a:	2b01      	cmp	r3, #1
 800808c:	d12e      	bne.n	80080ec <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	2200      	movs	r2, #0
 8008092:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800809a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800809c:	e853 3f00 	ldrex	r3, [r3]
 80080a0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80080a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080a4:	f023 0310 	bic.w	r3, r3, #16
 80080a8:	67fb      	str	r3, [r7, #124]	; 0x7c
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	461a      	mov	r2, r3
 80080b0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80080b2:	647b      	str	r3, [r7, #68]	; 0x44
 80080b4:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080b6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80080b8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80080ba:	e841 2300 	strex	r3, r2, [r1]
 80080be:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80080c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d1e6      	bne.n	8008094 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	69db      	ldr	r3, [r3, #28]
 80080cc:	f003 0310 	and.w	r3, r3, #16
 80080d0:	2b10      	cmp	r3, #16
 80080d2:	d103      	bne.n	80080dc <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	2210      	movs	r2, #16
 80080da:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80080e2:	4619      	mov	r1, r3
 80080e4:	6878      	ldr	r0, [r7, #4]
 80080e6:	f7fe fd79 	bl	8006bdc <HAL_UARTEx_RxEventCallback>
 80080ea:	e002      	b.n	80080f2 <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80080ec:	6878      	ldr	r0, [r7, #4]
 80080ee:	f7f9 fbeb 	bl	80018c8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80080f2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d006      	beq.n	8008108 <UART_RxISR_16BIT_FIFOEN+0x254>
 80080fa:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80080fe:	f003 0320 	and.w	r3, r3, #32
 8008102:	2b00      	cmp	r3, #0
 8008104:	f47f aefa 	bne.w	8007efc <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800810e:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008112:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8008116:	2b00      	cmp	r3, #0
 8008118:	d045      	beq.n	80081a6 <UART_RxISR_16BIT_FIFOEN+0x2f2>
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008120:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8008124:	429a      	cmp	r2, r3
 8008126:	d23e      	bcs.n	80081a6 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	3308      	adds	r3, #8
 800812e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008132:	e853 3f00 	ldrex	r3, [r3]
 8008136:	623b      	str	r3, [r7, #32]
   return(result);
 8008138:	6a3b      	ldr	r3, [r7, #32]
 800813a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800813e:	677b      	str	r3, [r7, #116]	; 0x74
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	3308      	adds	r3, #8
 8008146:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8008148:	633a      	str	r2, [r7, #48]	; 0x30
 800814a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800814c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800814e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008150:	e841 2300 	strex	r3, r2, [r1]
 8008154:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008156:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008158:	2b00      	cmp	r3, #0
 800815a:	d1e5      	bne.n	8008128 <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	4a14      	ldr	r2, [pc, #80]	; (80081b0 <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 8008160:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008168:	693b      	ldr	r3, [r7, #16]
 800816a:	e853 3f00 	ldrex	r3, [r3]
 800816e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	f043 0320 	orr.w	r3, r3, #32
 8008176:	673b      	str	r3, [r7, #112]	; 0x70
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	461a      	mov	r2, r3
 800817e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008180:	61fb      	str	r3, [r7, #28]
 8008182:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008184:	69b9      	ldr	r1, [r7, #24]
 8008186:	69fa      	ldr	r2, [r7, #28]
 8008188:	e841 2300 	strex	r3, r2, [r1]
 800818c:	617b      	str	r3, [r7, #20]
   return(result);
 800818e:	697b      	ldr	r3, [r7, #20]
 8008190:	2b00      	cmp	r3, #0
 8008192:	d1e6      	bne.n	8008162 <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008194:	e007      	b.n	80081a6 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	699a      	ldr	r2, [r3, #24]
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	f042 0208 	orr.w	r2, r2, #8
 80081a4:	619a      	str	r2, [r3, #24]
}
 80081a6:	bf00      	nop
 80081a8:	37a0      	adds	r7, #160	; 0xa0
 80081aa:	46bd      	mov	sp, r7
 80081ac:	bd80      	pop	{r7, pc}
 80081ae:	bf00      	nop
 80081b0:	08007a5b 	.word	0x08007a5b

080081b4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80081b4:	b480      	push	{r7}
 80081b6:	b083      	sub	sp, #12
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80081bc:	bf00      	nop
 80081be:	370c      	adds	r7, #12
 80081c0:	46bd      	mov	sp, r7
 80081c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c6:	4770      	bx	lr

080081c8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80081c8:	b480      	push	{r7}
 80081ca:	b083      	sub	sp, #12
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80081d0:	bf00      	nop
 80081d2:	370c      	adds	r7, #12
 80081d4:	46bd      	mov	sp, r7
 80081d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081da:	4770      	bx	lr

080081dc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80081dc:	b480      	push	{r7}
 80081de:	b083      	sub	sp, #12
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80081e4:	bf00      	nop
 80081e6:	370c      	adds	r7, #12
 80081e8:	46bd      	mov	sp, r7
 80081ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ee:	4770      	bx	lr

080081f0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80081f0:	b480      	push	{r7}
 80081f2:	b085      	sub	sp, #20
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80081fe:	2b01      	cmp	r3, #1
 8008200:	d101      	bne.n	8008206 <HAL_UARTEx_DisableFifoMode+0x16>
 8008202:	2302      	movs	r3, #2
 8008204:	e027      	b.n	8008256 <HAL_UARTEx_DisableFifoMode+0x66>
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	2201      	movs	r2, #1
 800820a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	2224      	movs	r2, #36	; 0x24
 8008212:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	681a      	ldr	r2, [r3, #0]
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	f022 0201 	bic.w	r2, r2, #1
 800822c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008234:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	2200      	movs	r2, #0
 800823a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	68fa      	ldr	r2, [r7, #12]
 8008242:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	2220      	movs	r2, #32
 8008248:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2200      	movs	r2, #0
 8008250:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008254:	2300      	movs	r3, #0
}
 8008256:	4618      	mov	r0, r3
 8008258:	3714      	adds	r7, #20
 800825a:	46bd      	mov	sp, r7
 800825c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008260:	4770      	bx	lr

08008262 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008262:	b580      	push	{r7, lr}
 8008264:	b084      	sub	sp, #16
 8008266:	af00      	add	r7, sp, #0
 8008268:	6078      	str	r0, [r7, #4]
 800826a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008272:	2b01      	cmp	r3, #1
 8008274:	d101      	bne.n	800827a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008276:	2302      	movs	r3, #2
 8008278:	e02d      	b.n	80082d6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	2201      	movs	r2, #1
 800827e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	2224      	movs	r2, #36	; 0x24
 8008286:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	681a      	ldr	r2, [r3, #0]
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	f022 0201 	bic.w	r2, r2, #1
 80082a0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	689b      	ldr	r3, [r3, #8]
 80082a8:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	683a      	ldr	r2, [r7, #0]
 80082b2:	430a      	orrs	r2, r1
 80082b4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80082b6:	6878      	ldr	r0, [r7, #4]
 80082b8:	f000 f850 	bl	800835c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	68fa      	ldr	r2, [r7, #12]
 80082c2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2220      	movs	r2, #32
 80082c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2200      	movs	r2, #0
 80082d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80082d4:	2300      	movs	r3, #0
}
 80082d6:	4618      	mov	r0, r3
 80082d8:	3710      	adds	r7, #16
 80082da:	46bd      	mov	sp, r7
 80082dc:	bd80      	pop	{r7, pc}

080082de <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80082de:	b580      	push	{r7, lr}
 80082e0:	b084      	sub	sp, #16
 80082e2:	af00      	add	r7, sp, #0
 80082e4:	6078      	str	r0, [r7, #4]
 80082e6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80082ee:	2b01      	cmp	r3, #1
 80082f0:	d101      	bne.n	80082f6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80082f2:	2302      	movs	r3, #2
 80082f4:	e02d      	b.n	8008352 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	2201      	movs	r2, #1
 80082fa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	2224      	movs	r2, #36	; 0x24
 8008302:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	681a      	ldr	r2, [r3, #0]
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	f022 0201 	bic.w	r2, r2, #1
 800831c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	689b      	ldr	r3, [r3, #8]
 8008324:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	683a      	ldr	r2, [r7, #0]
 800832e:	430a      	orrs	r2, r1
 8008330:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	f000 f812 	bl	800835c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	68fa      	ldr	r2, [r7, #12]
 800833e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2220      	movs	r2, #32
 8008344:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2200      	movs	r2, #0
 800834c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008350:	2300      	movs	r3, #0
}
 8008352:	4618      	mov	r0, r3
 8008354:	3710      	adds	r7, #16
 8008356:	46bd      	mov	sp, r7
 8008358:	bd80      	pop	{r7, pc}
	...

0800835c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800835c:	b480      	push	{r7}
 800835e:	b085      	sub	sp, #20
 8008360:	af00      	add	r7, sp, #0
 8008362:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008368:	2b00      	cmp	r3, #0
 800836a:	d108      	bne.n	800837e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	2201      	movs	r2, #1
 8008370:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2201      	movs	r2, #1
 8008378:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800837c:	e031      	b.n	80083e2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800837e:	2308      	movs	r3, #8
 8008380:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008382:	2308      	movs	r3, #8
 8008384:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	689b      	ldr	r3, [r3, #8]
 800838c:	0e5b      	lsrs	r3, r3, #25
 800838e:	b2db      	uxtb	r3, r3
 8008390:	f003 0307 	and.w	r3, r3, #7
 8008394:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	689b      	ldr	r3, [r3, #8]
 800839c:	0f5b      	lsrs	r3, r3, #29
 800839e:	b2db      	uxtb	r3, r3
 80083a0:	f003 0307 	and.w	r3, r3, #7
 80083a4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80083a6:	7bbb      	ldrb	r3, [r7, #14]
 80083a8:	7b3a      	ldrb	r2, [r7, #12]
 80083aa:	4911      	ldr	r1, [pc, #68]	; (80083f0 <UARTEx_SetNbDataToProcess+0x94>)
 80083ac:	5c8a      	ldrb	r2, [r1, r2]
 80083ae:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80083b2:	7b3a      	ldrb	r2, [r7, #12]
 80083b4:	490f      	ldr	r1, [pc, #60]	; (80083f4 <UARTEx_SetNbDataToProcess+0x98>)
 80083b6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80083b8:	fb93 f3f2 	sdiv	r3, r3, r2
 80083bc:	b29a      	uxth	r2, r3
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80083c4:	7bfb      	ldrb	r3, [r7, #15]
 80083c6:	7b7a      	ldrb	r2, [r7, #13]
 80083c8:	4909      	ldr	r1, [pc, #36]	; (80083f0 <UARTEx_SetNbDataToProcess+0x94>)
 80083ca:	5c8a      	ldrb	r2, [r1, r2]
 80083cc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80083d0:	7b7a      	ldrb	r2, [r7, #13]
 80083d2:	4908      	ldr	r1, [pc, #32]	; (80083f4 <UARTEx_SetNbDataToProcess+0x98>)
 80083d4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80083d6:	fb93 f3f2 	sdiv	r3, r3, r2
 80083da:	b29a      	uxth	r2, r3
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80083e2:	bf00      	nop
 80083e4:	3714      	adds	r7, #20
 80083e6:	46bd      	mov	sp, r7
 80083e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ec:	4770      	bx	lr
 80083ee:	bf00      	nop
 80083f0:	08009974 	.word	0x08009974
 80083f4:	0800997c 	.word	0x0800997c

080083f8 <atoi>:
 80083f8:	220a      	movs	r2, #10
 80083fa:	2100      	movs	r1, #0
 80083fc:	f000 b882 	b.w	8008504 <strtol>

08008400 <_strtol_l.constprop.0>:
 8008400:	2b01      	cmp	r3, #1
 8008402:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008406:	d001      	beq.n	800840c <_strtol_l.constprop.0+0xc>
 8008408:	2b24      	cmp	r3, #36	; 0x24
 800840a:	d906      	bls.n	800841a <_strtol_l.constprop.0+0x1a>
 800840c:	f000 fa56 	bl	80088bc <__errno>
 8008410:	2316      	movs	r3, #22
 8008412:	6003      	str	r3, [r0, #0]
 8008414:	2000      	movs	r0, #0
 8008416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800841a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008500 <_strtol_l.constprop.0+0x100>
 800841e:	460d      	mov	r5, r1
 8008420:	462e      	mov	r6, r5
 8008422:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008426:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800842a:	f017 0708 	ands.w	r7, r7, #8
 800842e:	d1f7      	bne.n	8008420 <_strtol_l.constprop.0+0x20>
 8008430:	2c2d      	cmp	r4, #45	; 0x2d
 8008432:	d132      	bne.n	800849a <_strtol_l.constprop.0+0x9a>
 8008434:	782c      	ldrb	r4, [r5, #0]
 8008436:	2701      	movs	r7, #1
 8008438:	1cb5      	adds	r5, r6, #2
 800843a:	2b00      	cmp	r3, #0
 800843c:	d05b      	beq.n	80084f6 <_strtol_l.constprop.0+0xf6>
 800843e:	2b10      	cmp	r3, #16
 8008440:	d109      	bne.n	8008456 <_strtol_l.constprop.0+0x56>
 8008442:	2c30      	cmp	r4, #48	; 0x30
 8008444:	d107      	bne.n	8008456 <_strtol_l.constprop.0+0x56>
 8008446:	782c      	ldrb	r4, [r5, #0]
 8008448:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800844c:	2c58      	cmp	r4, #88	; 0x58
 800844e:	d14d      	bne.n	80084ec <_strtol_l.constprop.0+0xec>
 8008450:	786c      	ldrb	r4, [r5, #1]
 8008452:	2310      	movs	r3, #16
 8008454:	3502      	adds	r5, #2
 8008456:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800845a:	f108 38ff 	add.w	r8, r8, #4294967295
 800845e:	f04f 0e00 	mov.w	lr, #0
 8008462:	fbb8 f9f3 	udiv	r9, r8, r3
 8008466:	4676      	mov	r6, lr
 8008468:	fb03 8a19 	mls	sl, r3, r9, r8
 800846c:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8008470:	f1bc 0f09 	cmp.w	ip, #9
 8008474:	d816      	bhi.n	80084a4 <_strtol_l.constprop.0+0xa4>
 8008476:	4664      	mov	r4, ip
 8008478:	42a3      	cmp	r3, r4
 800847a:	dd24      	ble.n	80084c6 <_strtol_l.constprop.0+0xc6>
 800847c:	f1be 3fff 	cmp.w	lr, #4294967295
 8008480:	d008      	beq.n	8008494 <_strtol_l.constprop.0+0x94>
 8008482:	45b1      	cmp	r9, r6
 8008484:	d31c      	bcc.n	80084c0 <_strtol_l.constprop.0+0xc0>
 8008486:	d101      	bne.n	800848c <_strtol_l.constprop.0+0x8c>
 8008488:	45a2      	cmp	sl, r4
 800848a:	db19      	blt.n	80084c0 <_strtol_l.constprop.0+0xc0>
 800848c:	fb06 4603 	mla	r6, r6, r3, r4
 8008490:	f04f 0e01 	mov.w	lr, #1
 8008494:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008498:	e7e8      	b.n	800846c <_strtol_l.constprop.0+0x6c>
 800849a:	2c2b      	cmp	r4, #43	; 0x2b
 800849c:	bf04      	itt	eq
 800849e:	782c      	ldrbeq	r4, [r5, #0]
 80084a0:	1cb5      	addeq	r5, r6, #2
 80084a2:	e7ca      	b.n	800843a <_strtol_l.constprop.0+0x3a>
 80084a4:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80084a8:	f1bc 0f19 	cmp.w	ip, #25
 80084ac:	d801      	bhi.n	80084b2 <_strtol_l.constprop.0+0xb2>
 80084ae:	3c37      	subs	r4, #55	; 0x37
 80084b0:	e7e2      	b.n	8008478 <_strtol_l.constprop.0+0x78>
 80084b2:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80084b6:	f1bc 0f19 	cmp.w	ip, #25
 80084ba:	d804      	bhi.n	80084c6 <_strtol_l.constprop.0+0xc6>
 80084bc:	3c57      	subs	r4, #87	; 0x57
 80084be:	e7db      	b.n	8008478 <_strtol_l.constprop.0+0x78>
 80084c0:	f04f 3eff 	mov.w	lr, #4294967295
 80084c4:	e7e6      	b.n	8008494 <_strtol_l.constprop.0+0x94>
 80084c6:	f1be 3fff 	cmp.w	lr, #4294967295
 80084ca:	d105      	bne.n	80084d8 <_strtol_l.constprop.0+0xd8>
 80084cc:	2322      	movs	r3, #34	; 0x22
 80084ce:	6003      	str	r3, [r0, #0]
 80084d0:	4646      	mov	r6, r8
 80084d2:	b942      	cbnz	r2, 80084e6 <_strtol_l.constprop.0+0xe6>
 80084d4:	4630      	mov	r0, r6
 80084d6:	e79e      	b.n	8008416 <_strtol_l.constprop.0+0x16>
 80084d8:	b107      	cbz	r7, 80084dc <_strtol_l.constprop.0+0xdc>
 80084da:	4276      	negs	r6, r6
 80084dc:	2a00      	cmp	r2, #0
 80084de:	d0f9      	beq.n	80084d4 <_strtol_l.constprop.0+0xd4>
 80084e0:	f1be 0f00 	cmp.w	lr, #0
 80084e4:	d000      	beq.n	80084e8 <_strtol_l.constprop.0+0xe8>
 80084e6:	1e69      	subs	r1, r5, #1
 80084e8:	6011      	str	r1, [r2, #0]
 80084ea:	e7f3      	b.n	80084d4 <_strtol_l.constprop.0+0xd4>
 80084ec:	2430      	movs	r4, #48	; 0x30
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d1b1      	bne.n	8008456 <_strtol_l.constprop.0+0x56>
 80084f2:	2308      	movs	r3, #8
 80084f4:	e7af      	b.n	8008456 <_strtol_l.constprop.0+0x56>
 80084f6:	2c30      	cmp	r4, #48	; 0x30
 80084f8:	d0a5      	beq.n	8008446 <_strtol_l.constprop.0+0x46>
 80084fa:	230a      	movs	r3, #10
 80084fc:	e7ab      	b.n	8008456 <_strtol_l.constprop.0+0x56>
 80084fe:	bf00      	nop
 8008500:	08009985 	.word	0x08009985

08008504 <strtol>:
 8008504:	4613      	mov	r3, r2
 8008506:	460a      	mov	r2, r1
 8008508:	4601      	mov	r1, r0
 800850a:	4802      	ldr	r0, [pc, #8]	; (8008514 <strtol+0x10>)
 800850c:	6800      	ldr	r0, [r0, #0]
 800850e:	f7ff bf77 	b.w	8008400 <_strtol_l.constprop.0>
 8008512:	bf00      	nop
 8008514:	20000120 	.word	0x20000120

08008518 <std>:
 8008518:	2300      	movs	r3, #0
 800851a:	b510      	push	{r4, lr}
 800851c:	4604      	mov	r4, r0
 800851e:	e9c0 3300 	strd	r3, r3, [r0]
 8008522:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008526:	6083      	str	r3, [r0, #8]
 8008528:	8181      	strh	r1, [r0, #12]
 800852a:	6643      	str	r3, [r0, #100]	; 0x64
 800852c:	81c2      	strh	r2, [r0, #14]
 800852e:	6183      	str	r3, [r0, #24]
 8008530:	4619      	mov	r1, r3
 8008532:	2208      	movs	r2, #8
 8008534:	305c      	adds	r0, #92	; 0x5c
 8008536:	f000 f916 	bl	8008766 <memset>
 800853a:	4b05      	ldr	r3, [pc, #20]	; (8008550 <std+0x38>)
 800853c:	6263      	str	r3, [r4, #36]	; 0x24
 800853e:	4b05      	ldr	r3, [pc, #20]	; (8008554 <std+0x3c>)
 8008540:	62a3      	str	r3, [r4, #40]	; 0x28
 8008542:	4b05      	ldr	r3, [pc, #20]	; (8008558 <std+0x40>)
 8008544:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008546:	4b05      	ldr	r3, [pc, #20]	; (800855c <std+0x44>)
 8008548:	6224      	str	r4, [r4, #32]
 800854a:	6323      	str	r3, [r4, #48]	; 0x30
 800854c:	bd10      	pop	{r4, pc}
 800854e:	bf00      	nop
 8008550:	080086e1 	.word	0x080086e1
 8008554:	08008703 	.word	0x08008703
 8008558:	0800873b 	.word	0x0800873b
 800855c:	0800875f 	.word	0x0800875f

08008560 <stdio_exit_handler>:
 8008560:	4a02      	ldr	r2, [pc, #8]	; (800856c <stdio_exit_handler+0xc>)
 8008562:	4903      	ldr	r1, [pc, #12]	; (8008570 <stdio_exit_handler+0x10>)
 8008564:	4803      	ldr	r0, [pc, #12]	; (8008574 <stdio_exit_handler+0x14>)
 8008566:	f000 b869 	b.w	800863c <_fwalk_sglue>
 800856a:	bf00      	nop
 800856c:	200000c8 	.word	0x200000c8
 8008570:	0800922d 	.word	0x0800922d
 8008574:	200000d4 	.word	0x200000d4

08008578 <cleanup_stdio>:
 8008578:	6841      	ldr	r1, [r0, #4]
 800857a:	4b0c      	ldr	r3, [pc, #48]	; (80085ac <cleanup_stdio+0x34>)
 800857c:	4299      	cmp	r1, r3
 800857e:	b510      	push	{r4, lr}
 8008580:	4604      	mov	r4, r0
 8008582:	d001      	beq.n	8008588 <cleanup_stdio+0x10>
 8008584:	f000 fe52 	bl	800922c <_fflush_r>
 8008588:	68a1      	ldr	r1, [r4, #8]
 800858a:	4b09      	ldr	r3, [pc, #36]	; (80085b0 <cleanup_stdio+0x38>)
 800858c:	4299      	cmp	r1, r3
 800858e:	d002      	beq.n	8008596 <cleanup_stdio+0x1e>
 8008590:	4620      	mov	r0, r4
 8008592:	f000 fe4b 	bl	800922c <_fflush_r>
 8008596:	68e1      	ldr	r1, [r4, #12]
 8008598:	4b06      	ldr	r3, [pc, #24]	; (80085b4 <cleanup_stdio+0x3c>)
 800859a:	4299      	cmp	r1, r3
 800859c:	d004      	beq.n	80085a8 <cleanup_stdio+0x30>
 800859e:	4620      	mov	r0, r4
 80085a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80085a4:	f000 be42 	b.w	800922c <_fflush_r>
 80085a8:	bd10      	pop	{r4, pc}
 80085aa:	bf00      	nop
 80085ac:	200004ec 	.word	0x200004ec
 80085b0:	20000554 	.word	0x20000554
 80085b4:	200005bc 	.word	0x200005bc

080085b8 <global_stdio_init.part.0>:
 80085b8:	b510      	push	{r4, lr}
 80085ba:	4b0b      	ldr	r3, [pc, #44]	; (80085e8 <global_stdio_init.part.0+0x30>)
 80085bc:	4c0b      	ldr	r4, [pc, #44]	; (80085ec <global_stdio_init.part.0+0x34>)
 80085be:	4a0c      	ldr	r2, [pc, #48]	; (80085f0 <global_stdio_init.part.0+0x38>)
 80085c0:	601a      	str	r2, [r3, #0]
 80085c2:	4620      	mov	r0, r4
 80085c4:	2200      	movs	r2, #0
 80085c6:	2104      	movs	r1, #4
 80085c8:	f7ff ffa6 	bl	8008518 <std>
 80085cc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80085d0:	2201      	movs	r2, #1
 80085d2:	2109      	movs	r1, #9
 80085d4:	f7ff ffa0 	bl	8008518 <std>
 80085d8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80085dc:	2202      	movs	r2, #2
 80085de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80085e2:	2112      	movs	r1, #18
 80085e4:	f7ff bf98 	b.w	8008518 <std>
 80085e8:	20000624 	.word	0x20000624
 80085ec:	200004ec 	.word	0x200004ec
 80085f0:	08008561 	.word	0x08008561

080085f4 <__sfp_lock_acquire>:
 80085f4:	4801      	ldr	r0, [pc, #4]	; (80085fc <__sfp_lock_acquire+0x8>)
 80085f6:	f000 b98b 	b.w	8008910 <__retarget_lock_acquire_recursive>
 80085fa:	bf00      	nop
 80085fc:	2000062d 	.word	0x2000062d

08008600 <__sfp_lock_release>:
 8008600:	4801      	ldr	r0, [pc, #4]	; (8008608 <__sfp_lock_release+0x8>)
 8008602:	f000 b986 	b.w	8008912 <__retarget_lock_release_recursive>
 8008606:	bf00      	nop
 8008608:	2000062d 	.word	0x2000062d

0800860c <__sinit>:
 800860c:	b510      	push	{r4, lr}
 800860e:	4604      	mov	r4, r0
 8008610:	f7ff fff0 	bl	80085f4 <__sfp_lock_acquire>
 8008614:	6a23      	ldr	r3, [r4, #32]
 8008616:	b11b      	cbz	r3, 8008620 <__sinit+0x14>
 8008618:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800861c:	f7ff bff0 	b.w	8008600 <__sfp_lock_release>
 8008620:	4b04      	ldr	r3, [pc, #16]	; (8008634 <__sinit+0x28>)
 8008622:	6223      	str	r3, [r4, #32]
 8008624:	4b04      	ldr	r3, [pc, #16]	; (8008638 <__sinit+0x2c>)
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d1f5      	bne.n	8008618 <__sinit+0xc>
 800862c:	f7ff ffc4 	bl	80085b8 <global_stdio_init.part.0>
 8008630:	e7f2      	b.n	8008618 <__sinit+0xc>
 8008632:	bf00      	nop
 8008634:	08008579 	.word	0x08008579
 8008638:	20000624 	.word	0x20000624

0800863c <_fwalk_sglue>:
 800863c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008640:	4607      	mov	r7, r0
 8008642:	4688      	mov	r8, r1
 8008644:	4614      	mov	r4, r2
 8008646:	2600      	movs	r6, #0
 8008648:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800864c:	f1b9 0901 	subs.w	r9, r9, #1
 8008650:	d505      	bpl.n	800865e <_fwalk_sglue+0x22>
 8008652:	6824      	ldr	r4, [r4, #0]
 8008654:	2c00      	cmp	r4, #0
 8008656:	d1f7      	bne.n	8008648 <_fwalk_sglue+0xc>
 8008658:	4630      	mov	r0, r6
 800865a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800865e:	89ab      	ldrh	r3, [r5, #12]
 8008660:	2b01      	cmp	r3, #1
 8008662:	d907      	bls.n	8008674 <_fwalk_sglue+0x38>
 8008664:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008668:	3301      	adds	r3, #1
 800866a:	d003      	beq.n	8008674 <_fwalk_sglue+0x38>
 800866c:	4629      	mov	r1, r5
 800866e:	4638      	mov	r0, r7
 8008670:	47c0      	blx	r8
 8008672:	4306      	orrs	r6, r0
 8008674:	3568      	adds	r5, #104	; 0x68
 8008676:	e7e9      	b.n	800864c <_fwalk_sglue+0x10>

08008678 <sniprintf>:
 8008678:	b40c      	push	{r2, r3}
 800867a:	b530      	push	{r4, r5, lr}
 800867c:	4b17      	ldr	r3, [pc, #92]	; (80086dc <sniprintf+0x64>)
 800867e:	1e0c      	subs	r4, r1, #0
 8008680:	681d      	ldr	r5, [r3, #0]
 8008682:	b09d      	sub	sp, #116	; 0x74
 8008684:	da08      	bge.n	8008698 <sniprintf+0x20>
 8008686:	238b      	movs	r3, #139	; 0x8b
 8008688:	602b      	str	r3, [r5, #0]
 800868a:	f04f 30ff 	mov.w	r0, #4294967295
 800868e:	b01d      	add	sp, #116	; 0x74
 8008690:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008694:	b002      	add	sp, #8
 8008696:	4770      	bx	lr
 8008698:	f44f 7302 	mov.w	r3, #520	; 0x208
 800869c:	f8ad 3014 	strh.w	r3, [sp, #20]
 80086a0:	bf14      	ite	ne
 80086a2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80086a6:	4623      	moveq	r3, r4
 80086a8:	9304      	str	r3, [sp, #16]
 80086aa:	9307      	str	r3, [sp, #28]
 80086ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80086b0:	9002      	str	r0, [sp, #8]
 80086b2:	9006      	str	r0, [sp, #24]
 80086b4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80086b8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80086ba:	ab21      	add	r3, sp, #132	; 0x84
 80086bc:	a902      	add	r1, sp, #8
 80086be:	4628      	mov	r0, r5
 80086c0:	9301      	str	r3, [sp, #4]
 80086c2:	f000 fa9f 	bl	8008c04 <_svfiprintf_r>
 80086c6:	1c43      	adds	r3, r0, #1
 80086c8:	bfbc      	itt	lt
 80086ca:	238b      	movlt	r3, #139	; 0x8b
 80086cc:	602b      	strlt	r3, [r5, #0]
 80086ce:	2c00      	cmp	r4, #0
 80086d0:	d0dd      	beq.n	800868e <sniprintf+0x16>
 80086d2:	9b02      	ldr	r3, [sp, #8]
 80086d4:	2200      	movs	r2, #0
 80086d6:	701a      	strb	r2, [r3, #0]
 80086d8:	e7d9      	b.n	800868e <sniprintf+0x16>
 80086da:	bf00      	nop
 80086dc:	20000120 	.word	0x20000120

080086e0 <__sread>:
 80086e0:	b510      	push	{r4, lr}
 80086e2:	460c      	mov	r4, r1
 80086e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086e8:	f000 f8c4 	bl	8008874 <_read_r>
 80086ec:	2800      	cmp	r0, #0
 80086ee:	bfab      	itete	ge
 80086f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80086f2:	89a3      	ldrhlt	r3, [r4, #12]
 80086f4:	181b      	addge	r3, r3, r0
 80086f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80086fa:	bfac      	ite	ge
 80086fc:	6563      	strge	r3, [r4, #84]	; 0x54
 80086fe:	81a3      	strhlt	r3, [r4, #12]
 8008700:	bd10      	pop	{r4, pc}

08008702 <__swrite>:
 8008702:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008706:	461f      	mov	r7, r3
 8008708:	898b      	ldrh	r3, [r1, #12]
 800870a:	05db      	lsls	r3, r3, #23
 800870c:	4605      	mov	r5, r0
 800870e:	460c      	mov	r4, r1
 8008710:	4616      	mov	r6, r2
 8008712:	d505      	bpl.n	8008720 <__swrite+0x1e>
 8008714:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008718:	2302      	movs	r3, #2
 800871a:	2200      	movs	r2, #0
 800871c:	f000 f898 	bl	8008850 <_lseek_r>
 8008720:	89a3      	ldrh	r3, [r4, #12]
 8008722:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008726:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800872a:	81a3      	strh	r3, [r4, #12]
 800872c:	4632      	mov	r2, r6
 800872e:	463b      	mov	r3, r7
 8008730:	4628      	mov	r0, r5
 8008732:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008736:	f000 b8af 	b.w	8008898 <_write_r>

0800873a <__sseek>:
 800873a:	b510      	push	{r4, lr}
 800873c:	460c      	mov	r4, r1
 800873e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008742:	f000 f885 	bl	8008850 <_lseek_r>
 8008746:	1c43      	adds	r3, r0, #1
 8008748:	89a3      	ldrh	r3, [r4, #12]
 800874a:	bf15      	itete	ne
 800874c:	6560      	strne	r0, [r4, #84]	; 0x54
 800874e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008752:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008756:	81a3      	strheq	r3, [r4, #12]
 8008758:	bf18      	it	ne
 800875a:	81a3      	strhne	r3, [r4, #12]
 800875c:	bd10      	pop	{r4, pc}

0800875e <__sclose>:
 800875e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008762:	f000 b865 	b.w	8008830 <_close_r>

08008766 <memset>:
 8008766:	4402      	add	r2, r0
 8008768:	4603      	mov	r3, r0
 800876a:	4293      	cmp	r3, r2
 800876c:	d100      	bne.n	8008770 <memset+0xa>
 800876e:	4770      	bx	lr
 8008770:	f803 1b01 	strb.w	r1, [r3], #1
 8008774:	e7f9      	b.n	800876a <memset+0x4>
	...

08008778 <strtok>:
 8008778:	4b16      	ldr	r3, [pc, #88]	; (80087d4 <strtok+0x5c>)
 800877a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800877c:	681e      	ldr	r6, [r3, #0]
 800877e:	6c74      	ldr	r4, [r6, #68]	; 0x44
 8008780:	4605      	mov	r5, r0
 8008782:	b9fc      	cbnz	r4, 80087c4 <strtok+0x4c>
 8008784:	2050      	movs	r0, #80	; 0x50
 8008786:	9101      	str	r1, [sp, #4]
 8008788:	f000 f92e 	bl	80089e8 <malloc>
 800878c:	9901      	ldr	r1, [sp, #4]
 800878e:	6470      	str	r0, [r6, #68]	; 0x44
 8008790:	4602      	mov	r2, r0
 8008792:	b920      	cbnz	r0, 800879e <strtok+0x26>
 8008794:	4b10      	ldr	r3, [pc, #64]	; (80087d8 <strtok+0x60>)
 8008796:	4811      	ldr	r0, [pc, #68]	; (80087dc <strtok+0x64>)
 8008798:	215b      	movs	r1, #91	; 0x5b
 800879a:	f000 f8bb 	bl	8008914 <__assert_func>
 800879e:	e9c0 4400 	strd	r4, r4, [r0]
 80087a2:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80087a6:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80087aa:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 80087ae:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80087b2:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 80087b6:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80087ba:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80087be:	6184      	str	r4, [r0, #24]
 80087c0:	7704      	strb	r4, [r0, #28]
 80087c2:	6244      	str	r4, [r0, #36]	; 0x24
 80087c4:	6c72      	ldr	r2, [r6, #68]	; 0x44
 80087c6:	2301      	movs	r3, #1
 80087c8:	4628      	mov	r0, r5
 80087ca:	b002      	add	sp, #8
 80087cc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80087d0:	f000 b806 	b.w	80087e0 <__strtok_r>
 80087d4:	20000120 	.word	0x20000120
 80087d8:	08009a85 	.word	0x08009a85
 80087dc:	08009a9c 	.word	0x08009a9c

080087e0 <__strtok_r>:
 80087e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80087e2:	b908      	cbnz	r0, 80087e8 <__strtok_r+0x8>
 80087e4:	6810      	ldr	r0, [r2, #0]
 80087e6:	b188      	cbz	r0, 800880c <__strtok_r+0x2c>
 80087e8:	4604      	mov	r4, r0
 80087ea:	4620      	mov	r0, r4
 80087ec:	f814 5b01 	ldrb.w	r5, [r4], #1
 80087f0:	460f      	mov	r7, r1
 80087f2:	f817 6b01 	ldrb.w	r6, [r7], #1
 80087f6:	b91e      	cbnz	r6, 8008800 <__strtok_r+0x20>
 80087f8:	b965      	cbnz	r5, 8008814 <__strtok_r+0x34>
 80087fa:	6015      	str	r5, [r2, #0]
 80087fc:	4628      	mov	r0, r5
 80087fe:	e005      	b.n	800880c <__strtok_r+0x2c>
 8008800:	42b5      	cmp	r5, r6
 8008802:	d1f6      	bne.n	80087f2 <__strtok_r+0x12>
 8008804:	2b00      	cmp	r3, #0
 8008806:	d1f0      	bne.n	80087ea <__strtok_r+0xa>
 8008808:	6014      	str	r4, [r2, #0]
 800880a:	7003      	strb	r3, [r0, #0]
 800880c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800880e:	461c      	mov	r4, r3
 8008810:	e00c      	b.n	800882c <__strtok_r+0x4c>
 8008812:	b915      	cbnz	r5, 800881a <__strtok_r+0x3a>
 8008814:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008818:	460e      	mov	r6, r1
 800881a:	f816 5b01 	ldrb.w	r5, [r6], #1
 800881e:	42ab      	cmp	r3, r5
 8008820:	d1f7      	bne.n	8008812 <__strtok_r+0x32>
 8008822:	2b00      	cmp	r3, #0
 8008824:	d0f3      	beq.n	800880e <__strtok_r+0x2e>
 8008826:	2300      	movs	r3, #0
 8008828:	f804 3c01 	strb.w	r3, [r4, #-1]
 800882c:	6014      	str	r4, [r2, #0]
 800882e:	e7ed      	b.n	800880c <__strtok_r+0x2c>

08008830 <_close_r>:
 8008830:	b538      	push	{r3, r4, r5, lr}
 8008832:	4d06      	ldr	r5, [pc, #24]	; (800884c <_close_r+0x1c>)
 8008834:	2300      	movs	r3, #0
 8008836:	4604      	mov	r4, r0
 8008838:	4608      	mov	r0, r1
 800883a:	602b      	str	r3, [r5, #0]
 800883c:	f7f8 fb1b 	bl	8000e76 <_close>
 8008840:	1c43      	adds	r3, r0, #1
 8008842:	d102      	bne.n	800884a <_close_r+0x1a>
 8008844:	682b      	ldr	r3, [r5, #0]
 8008846:	b103      	cbz	r3, 800884a <_close_r+0x1a>
 8008848:	6023      	str	r3, [r4, #0]
 800884a:	bd38      	pop	{r3, r4, r5, pc}
 800884c:	20000628 	.word	0x20000628

08008850 <_lseek_r>:
 8008850:	b538      	push	{r3, r4, r5, lr}
 8008852:	4d07      	ldr	r5, [pc, #28]	; (8008870 <_lseek_r+0x20>)
 8008854:	4604      	mov	r4, r0
 8008856:	4608      	mov	r0, r1
 8008858:	4611      	mov	r1, r2
 800885a:	2200      	movs	r2, #0
 800885c:	602a      	str	r2, [r5, #0]
 800885e:	461a      	mov	r2, r3
 8008860:	f7f8 fb30 	bl	8000ec4 <_lseek>
 8008864:	1c43      	adds	r3, r0, #1
 8008866:	d102      	bne.n	800886e <_lseek_r+0x1e>
 8008868:	682b      	ldr	r3, [r5, #0]
 800886a:	b103      	cbz	r3, 800886e <_lseek_r+0x1e>
 800886c:	6023      	str	r3, [r4, #0]
 800886e:	bd38      	pop	{r3, r4, r5, pc}
 8008870:	20000628 	.word	0x20000628

08008874 <_read_r>:
 8008874:	b538      	push	{r3, r4, r5, lr}
 8008876:	4d07      	ldr	r5, [pc, #28]	; (8008894 <_read_r+0x20>)
 8008878:	4604      	mov	r4, r0
 800887a:	4608      	mov	r0, r1
 800887c:	4611      	mov	r1, r2
 800887e:	2200      	movs	r2, #0
 8008880:	602a      	str	r2, [r5, #0]
 8008882:	461a      	mov	r2, r3
 8008884:	f7f8 fabe 	bl	8000e04 <_read>
 8008888:	1c43      	adds	r3, r0, #1
 800888a:	d102      	bne.n	8008892 <_read_r+0x1e>
 800888c:	682b      	ldr	r3, [r5, #0]
 800888e:	b103      	cbz	r3, 8008892 <_read_r+0x1e>
 8008890:	6023      	str	r3, [r4, #0]
 8008892:	bd38      	pop	{r3, r4, r5, pc}
 8008894:	20000628 	.word	0x20000628

08008898 <_write_r>:
 8008898:	b538      	push	{r3, r4, r5, lr}
 800889a:	4d07      	ldr	r5, [pc, #28]	; (80088b8 <_write_r+0x20>)
 800889c:	4604      	mov	r4, r0
 800889e:	4608      	mov	r0, r1
 80088a0:	4611      	mov	r1, r2
 80088a2:	2200      	movs	r2, #0
 80088a4:	602a      	str	r2, [r5, #0]
 80088a6:	461a      	mov	r2, r3
 80088a8:	f7f8 fac9 	bl	8000e3e <_write>
 80088ac:	1c43      	adds	r3, r0, #1
 80088ae:	d102      	bne.n	80088b6 <_write_r+0x1e>
 80088b0:	682b      	ldr	r3, [r5, #0]
 80088b2:	b103      	cbz	r3, 80088b6 <_write_r+0x1e>
 80088b4:	6023      	str	r3, [r4, #0]
 80088b6:	bd38      	pop	{r3, r4, r5, pc}
 80088b8:	20000628 	.word	0x20000628

080088bc <__errno>:
 80088bc:	4b01      	ldr	r3, [pc, #4]	; (80088c4 <__errno+0x8>)
 80088be:	6818      	ldr	r0, [r3, #0]
 80088c0:	4770      	bx	lr
 80088c2:	bf00      	nop
 80088c4:	20000120 	.word	0x20000120

080088c8 <__libc_init_array>:
 80088c8:	b570      	push	{r4, r5, r6, lr}
 80088ca:	4d0d      	ldr	r5, [pc, #52]	; (8008900 <__libc_init_array+0x38>)
 80088cc:	4c0d      	ldr	r4, [pc, #52]	; (8008904 <__libc_init_array+0x3c>)
 80088ce:	1b64      	subs	r4, r4, r5
 80088d0:	10a4      	asrs	r4, r4, #2
 80088d2:	2600      	movs	r6, #0
 80088d4:	42a6      	cmp	r6, r4
 80088d6:	d109      	bne.n	80088ec <__libc_init_array+0x24>
 80088d8:	4d0b      	ldr	r5, [pc, #44]	; (8008908 <__libc_init_array+0x40>)
 80088da:	4c0c      	ldr	r4, [pc, #48]	; (800890c <__libc_init_array+0x44>)
 80088dc:	f000 fff8 	bl	80098d0 <_init>
 80088e0:	1b64      	subs	r4, r4, r5
 80088e2:	10a4      	asrs	r4, r4, #2
 80088e4:	2600      	movs	r6, #0
 80088e6:	42a6      	cmp	r6, r4
 80088e8:	d105      	bne.n	80088f6 <__libc_init_array+0x2e>
 80088ea:	bd70      	pop	{r4, r5, r6, pc}
 80088ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80088f0:	4798      	blx	r3
 80088f2:	3601      	adds	r6, #1
 80088f4:	e7ee      	b.n	80088d4 <__libc_init_array+0xc>
 80088f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80088fa:	4798      	blx	r3
 80088fc:	3601      	adds	r6, #1
 80088fe:	e7f2      	b.n	80088e6 <__libc_init_array+0x1e>
 8008900:	08009b70 	.word	0x08009b70
 8008904:	08009b70 	.word	0x08009b70
 8008908:	08009b70 	.word	0x08009b70
 800890c:	08009b74 	.word	0x08009b74

08008910 <__retarget_lock_acquire_recursive>:
 8008910:	4770      	bx	lr

08008912 <__retarget_lock_release_recursive>:
 8008912:	4770      	bx	lr

08008914 <__assert_func>:
 8008914:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008916:	4614      	mov	r4, r2
 8008918:	461a      	mov	r2, r3
 800891a:	4b09      	ldr	r3, [pc, #36]	; (8008940 <__assert_func+0x2c>)
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	4605      	mov	r5, r0
 8008920:	68d8      	ldr	r0, [r3, #12]
 8008922:	b14c      	cbz	r4, 8008938 <__assert_func+0x24>
 8008924:	4b07      	ldr	r3, [pc, #28]	; (8008944 <__assert_func+0x30>)
 8008926:	9100      	str	r1, [sp, #0]
 8008928:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800892c:	4906      	ldr	r1, [pc, #24]	; (8008948 <__assert_func+0x34>)
 800892e:	462b      	mov	r3, r5
 8008930:	f000 fca4 	bl	800927c <fiprintf>
 8008934:	f000 fcec 	bl	8009310 <abort>
 8008938:	4b04      	ldr	r3, [pc, #16]	; (800894c <__assert_func+0x38>)
 800893a:	461c      	mov	r4, r3
 800893c:	e7f3      	b.n	8008926 <__assert_func+0x12>
 800893e:	bf00      	nop
 8008940:	20000120 	.word	0x20000120
 8008944:	08009af6 	.word	0x08009af6
 8008948:	08009b03 	.word	0x08009b03
 800894c:	08009b31 	.word	0x08009b31

08008950 <_free_r>:
 8008950:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008952:	2900      	cmp	r1, #0
 8008954:	d044      	beq.n	80089e0 <_free_r+0x90>
 8008956:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800895a:	9001      	str	r0, [sp, #4]
 800895c:	2b00      	cmp	r3, #0
 800895e:	f1a1 0404 	sub.w	r4, r1, #4
 8008962:	bfb8      	it	lt
 8008964:	18e4      	addlt	r4, r4, r3
 8008966:	f000 f8e7 	bl	8008b38 <__malloc_lock>
 800896a:	4a1e      	ldr	r2, [pc, #120]	; (80089e4 <_free_r+0x94>)
 800896c:	9801      	ldr	r0, [sp, #4]
 800896e:	6813      	ldr	r3, [r2, #0]
 8008970:	b933      	cbnz	r3, 8008980 <_free_r+0x30>
 8008972:	6063      	str	r3, [r4, #4]
 8008974:	6014      	str	r4, [r2, #0]
 8008976:	b003      	add	sp, #12
 8008978:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800897c:	f000 b8e2 	b.w	8008b44 <__malloc_unlock>
 8008980:	42a3      	cmp	r3, r4
 8008982:	d908      	bls.n	8008996 <_free_r+0x46>
 8008984:	6825      	ldr	r5, [r4, #0]
 8008986:	1961      	adds	r1, r4, r5
 8008988:	428b      	cmp	r3, r1
 800898a:	bf01      	itttt	eq
 800898c:	6819      	ldreq	r1, [r3, #0]
 800898e:	685b      	ldreq	r3, [r3, #4]
 8008990:	1949      	addeq	r1, r1, r5
 8008992:	6021      	streq	r1, [r4, #0]
 8008994:	e7ed      	b.n	8008972 <_free_r+0x22>
 8008996:	461a      	mov	r2, r3
 8008998:	685b      	ldr	r3, [r3, #4]
 800899a:	b10b      	cbz	r3, 80089a0 <_free_r+0x50>
 800899c:	42a3      	cmp	r3, r4
 800899e:	d9fa      	bls.n	8008996 <_free_r+0x46>
 80089a0:	6811      	ldr	r1, [r2, #0]
 80089a2:	1855      	adds	r5, r2, r1
 80089a4:	42a5      	cmp	r5, r4
 80089a6:	d10b      	bne.n	80089c0 <_free_r+0x70>
 80089a8:	6824      	ldr	r4, [r4, #0]
 80089aa:	4421      	add	r1, r4
 80089ac:	1854      	adds	r4, r2, r1
 80089ae:	42a3      	cmp	r3, r4
 80089b0:	6011      	str	r1, [r2, #0]
 80089b2:	d1e0      	bne.n	8008976 <_free_r+0x26>
 80089b4:	681c      	ldr	r4, [r3, #0]
 80089b6:	685b      	ldr	r3, [r3, #4]
 80089b8:	6053      	str	r3, [r2, #4]
 80089ba:	440c      	add	r4, r1
 80089bc:	6014      	str	r4, [r2, #0]
 80089be:	e7da      	b.n	8008976 <_free_r+0x26>
 80089c0:	d902      	bls.n	80089c8 <_free_r+0x78>
 80089c2:	230c      	movs	r3, #12
 80089c4:	6003      	str	r3, [r0, #0]
 80089c6:	e7d6      	b.n	8008976 <_free_r+0x26>
 80089c8:	6825      	ldr	r5, [r4, #0]
 80089ca:	1961      	adds	r1, r4, r5
 80089cc:	428b      	cmp	r3, r1
 80089ce:	bf04      	itt	eq
 80089d0:	6819      	ldreq	r1, [r3, #0]
 80089d2:	685b      	ldreq	r3, [r3, #4]
 80089d4:	6063      	str	r3, [r4, #4]
 80089d6:	bf04      	itt	eq
 80089d8:	1949      	addeq	r1, r1, r5
 80089da:	6021      	streq	r1, [r4, #0]
 80089dc:	6054      	str	r4, [r2, #4]
 80089de:	e7ca      	b.n	8008976 <_free_r+0x26>
 80089e0:	b003      	add	sp, #12
 80089e2:	bd30      	pop	{r4, r5, pc}
 80089e4:	20000630 	.word	0x20000630

080089e8 <malloc>:
 80089e8:	4b02      	ldr	r3, [pc, #8]	; (80089f4 <malloc+0xc>)
 80089ea:	4601      	mov	r1, r0
 80089ec:	6818      	ldr	r0, [r3, #0]
 80089ee:	f000 b823 	b.w	8008a38 <_malloc_r>
 80089f2:	bf00      	nop
 80089f4:	20000120 	.word	0x20000120

080089f8 <sbrk_aligned>:
 80089f8:	b570      	push	{r4, r5, r6, lr}
 80089fa:	4e0e      	ldr	r6, [pc, #56]	; (8008a34 <sbrk_aligned+0x3c>)
 80089fc:	460c      	mov	r4, r1
 80089fe:	6831      	ldr	r1, [r6, #0]
 8008a00:	4605      	mov	r5, r0
 8008a02:	b911      	cbnz	r1, 8008a0a <sbrk_aligned+0x12>
 8008a04:	f000 fc66 	bl	80092d4 <_sbrk_r>
 8008a08:	6030      	str	r0, [r6, #0]
 8008a0a:	4621      	mov	r1, r4
 8008a0c:	4628      	mov	r0, r5
 8008a0e:	f000 fc61 	bl	80092d4 <_sbrk_r>
 8008a12:	1c43      	adds	r3, r0, #1
 8008a14:	d00a      	beq.n	8008a2c <sbrk_aligned+0x34>
 8008a16:	1cc4      	adds	r4, r0, #3
 8008a18:	f024 0403 	bic.w	r4, r4, #3
 8008a1c:	42a0      	cmp	r0, r4
 8008a1e:	d007      	beq.n	8008a30 <sbrk_aligned+0x38>
 8008a20:	1a21      	subs	r1, r4, r0
 8008a22:	4628      	mov	r0, r5
 8008a24:	f000 fc56 	bl	80092d4 <_sbrk_r>
 8008a28:	3001      	adds	r0, #1
 8008a2a:	d101      	bne.n	8008a30 <sbrk_aligned+0x38>
 8008a2c:	f04f 34ff 	mov.w	r4, #4294967295
 8008a30:	4620      	mov	r0, r4
 8008a32:	bd70      	pop	{r4, r5, r6, pc}
 8008a34:	20000634 	.word	0x20000634

08008a38 <_malloc_r>:
 8008a38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a3c:	1ccd      	adds	r5, r1, #3
 8008a3e:	f025 0503 	bic.w	r5, r5, #3
 8008a42:	3508      	adds	r5, #8
 8008a44:	2d0c      	cmp	r5, #12
 8008a46:	bf38      	it	cc
 8008a48:	250c      	movcc	r5, #12
 8008a4a:	2d00      	cmp	r5, #0
 8008a4c:	4607      	mov	r7, r0
 8008a4e:	db01      	blt.n	8008a54 <_malloc_r+0x1c>
 8008a50:	42a9      	cmp	r1, r5
 8008a52:	d905      	bls.n	8008a60 <_malloc_r+0x28>
 8008a54:	230c      	movs	r3, #12
 8008a56:	603b      	str	r3, [r7, #0]
 8008a58:	2600      	movs	r6, #0
 8008a5a:	4630      	mov	r0, r6
 8008a5c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a60:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008b34 <_malloc_r+0xfc>
 8008a64:	f000 f868 	bl	8008b38 <__malloc_lock>
 8008a68:	f8d8 3000 	ldr.w	r3, [r8]
 8008a6c:	461c      	mov	r4, r3
 8008a6e:	bb5c      	cbnz	r4, 8008ac8 <_malloc_r+0x90>
 8008a70:	4629      	mov	r1, r5
 8008a72:	4638      	mov	r0, r7
 8008a74:	f7ff ffc0 	bl	80089f8 <sbrk_aligned>
 8008a78:	1c43      	adds	r3, r0, #1
 8008a7a:	4604      	mov	r4, r0
 8008a7c:	d155      	bne.n	8008b2a <_malloc_r+0xf2>
 8008a7e:	f8d8 4000 	ldr.w	r4, [r8]
 8008a82:	4626      	mov	r6, r4
 8008a84:	2e00      	cmp	r6, #0
 8008a86:	d145      	bne.n	8008b14 <_malloc_r+0xdc>
 8008a88:	2c00      	cmp	r4, #0
 8008a8a:	d048      	beq.n	8008b1e <_malloc_r+0xe6>
 8008a8c:	6823      	ldr	r3, [r4, #0]
 8008a8e:	4631      	mov	r1, r6
 8008a90:	4638      	mov	r0, r7
 8008a92:	eb04 0903 	add.w	r9, r4, r3
 8008a96:	f000 fc1d 	bl	80092d4 <_sbrk_r>
 8008a9a:	4581      	cmp	r9, r0
 8008a9c:	d13f      	bne.n	8008b1e <_malloc_r+0xe6>
 8008a9e:	6821      	ldr	r1, [r4, #0]
 8008aa0:	1a6d      	subs	r5, r5, r1
 8008aa2:	4629      	mov	r1, r5
 8008aa4:	4638      	mov	r0, r7
 8008aa6:	f7ff ffa7 	bl	80089f8 <sbrk_aligned>
 8008aaa:	3001      	adds	r0, #1
 8008aac:	d037      	beq.n	8008b1e <_malloc_r+0xe6>
 8008aae:	6823      	ldr	r3, [r4, #0]
 8008ab0:	442b      	add	r3, r5
 8008ab2:	6023      	str	r3, [r4, #0]
 8008ab4:	f8d8 3000 	ldr.w	r3, [r8]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d038      	beq.n	8008b2e <_malloc_r+0xf6>
 8008abc:	685a      	ldr	r2, [r3, #4]
 8008abe:	42a2      	cmp	r2, r4
 8008ac0:	d12b      	bne.n	8008b1a <_malloc_r+0xe2>
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	605a      	str	r2, [r3, #4]
 8008ac6:	e00f      	b.n	8008ae8 <_malloc_r+0xb0>
 8008ac8:	6822      	ldr	r2, [r4, #0]
 8008aca:	1b52      	subs	r2, r2, r5
 8008acc:	d41f      	bmi.n	8008b0e <_malloc_r+0xd6>
 8008ace:	2a0b      	cmp	r2, #11
 8008ad0:	d917      	bls.n	8008b02 <_malloc_r+0xca>
 8008ad2:	1961      	adds	r1, r4, r5
 8008ad4:	42a3      	cmp	r3, r4
 8008ad6:	6025      	str	r5, [r4, #0]
 8008ad8:	bf18      	it	ne
 8008ada:	6059      	strne	r1, [r3, #4]
 8008adc:	6863      	ldr	r3, [r4, #4]
 8008ade:	bf08      	it	eq
 8008ae0:	f8c8 1000 	streq.w	r1, [r8]
 8008ae4:	5162      	str	r2, [r4, r5]
 8008ae6:	604b      	str	r3, [r1, #4]
 8008ae8:	4638      	mov	r0, r7
 8008aea:	f104 060b 	add.w	r6, r4, #11
 8008aee:	f000 f829 	bl	8008b44 <__malloc_unlock>
 8008af2:	f026 0607 	bic.w	r6, r6, #7
 8008af6:	1d23      	adds	r3, r4, #4
 8008af8:	1af2      	subs	r2, r6, r3
 8008afa:	d0ae      	beq.n	8008a5a <_malloc_r+0x22>
 8008afc:	1b9b      	subs	r3, r3, r6
 8008afe:	50a3      	str	r3, [r4, r2]
 8008b00:	e7ab      	b.n	8008a5a <_malloc_r+0x22>
 8008b02:	42a3      	cmp	r3, r4
 8008b04:	6862      	ldr	r2, [r4, #4]
 8008b06:	d1dd      	bne.n	8008ac4 <_malloc_r+0x8c>
 8008b08:	f8c8 2000 	str.w	r2, [r8]
 8008b0c:	e7ec      	b.n	8008ae8 <_malloc_r+0xb0>
 8008b0e:	4623      	mov	r3, r4
 8008b10:	6864      	ldr	r4, [r4, #4]
 8008b12:	e7ac      	b.n	8008a6e <_malloc_r+0x36>
 8008b14:	4634      	mov	r4, r6
 8008b16:	6876      	ldr	r6, [r6, #4]
 8008b18:	e7b4      	b.n	8008a84 <_malloc_r+0x4c>
 8008b1a:	4613      	mov	r3, r2
 8008b1c:	e7cc      	b.n	8008ab8 <_malloc_r+0x80>
 8008b1e:	230c      	movs	r3, #12
 8008b20:	603b      	str	r3, [r7, #0]
 8008b22:	4638      	mov	r0, r7
 8008b24:	f000 f80e 	bl	8008b44 <__malloc_unlock>
 8008b28:	e797      	b.n	8008a5a <_malloc_r+0x22>
 8008b2a:	6025      	str	r5, [r4, #0]
 8008b2c:	e7dc      	b.n	8008ae8 <_malloc_r+0xb0>
 8008b2e:	605b      	str	r3, [r3, #4]
 8008b30:	deff      	udf	#255	; 0xff
 8008b32:	bf00      	nop
 8008b34:	20000630 	.word	0x20000630

08008b38 <__malloc_lock>:
 8008b38:	4801      	ldr	r0, [pc, #4]	; (8008b40 <__malloc_lock+0x8>)
 8008b3a:	f7ff bee9 	b.w	8008910 <__retarget_lock_acquire_recursive>
 8008b3e:	bf00      	nop
 8008b40:	2000062c 	.word	0x2000062c

08008b44 <__malloc_unlock>:
 8008b44:	4801      	ldr	r0, [pc, #4]	; (8008b4c <__malloc_unlock+0x8>)
 8008b46:	f7ff bee4 	b.w	8008912 <__retarget_lock_release_recursive>
 8008b4a:	bf00      	nop
 8008b4c:	2000062c 	.word	0x2000062c

08008b50 <__ssputs_r>:
 8008b50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b54:	688e      	ldr	r6, [r1, #8]
 8008b56:	461f      	mov	r7, r3
 8008b58:	42be      	cmp	r6, r7
 8008b5a:	680b      	ldr	r3, [r1, #0]
 8008b5c:	4682      	mov	sl, r0
 8008b5e:	460c      	mov	r4, r1
 8008b60:	4690      	mov	r8, r2
 8008b62:	d82c      	bhi.n	8008bbe <__ssputs_r+0x6e>
 8008b64:	898a      	ldrh	r2, [r1, #12]
 8008b66:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008b6a:	d026      	beq.n	8008bba <__ssputs_r+0x6a>
 8008b6c:	6965      	ldr	r5, [r4, #20]
 8008b6e:	6909      	ldr	r1, [r1, #16]
 8008b70:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008b74:	eba3 0901 	sub.w	r9, r3, r1
 8008b78:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008b7c:	1c7b      	adds	r3, r7, #1
 8008b7e:	444b      	add	r3, r9
 8008b80:	106d      	asrs	r5, r5, #1
 8008b82:	429d      	cmp	r5, r3
 8008b84:	bf38      	it	cc
 8008b86:	461d      	movcc	r5, r3
 8008b88:	0553      	lsls	r3, r2, #21
 8008b8a:	d527      	bpl.n	8008bdc <__ssputs_r+0x8c>
 8008b8c:	4629      	mov	r1, r5
 8008b8e:	f7ff ff53 	bl	8008a38 <_malloc_r>
 8008b92:	4606      	mov	r6, r0
 8008b94:	b360      	cbz	r0, 8008bf0 <__ssputs_r+0xa0>
 8008b96:	6921      	ldr	r1, [r4, #16]
 8008b98:	464a      	mov	r2, r9
 8008b9a:	f000 fbab 	bl	80092f4 <memcpy>
 8008b9e:	89a3      	ldrh	r3, [r4, #12]
 8008ba0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008ba4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ba8:	81a3      	strh	r3, [r4, #12]
 8008baa:	6126      	str	r6, [r4, #16]
 8008bac:	6165      	str	r5, [r4, #20]
 8008bae:	444e      	add	r6, r9
 8008bb0:	eba5 0509 	sub.w	r5, r5, r9
 8008bb4:	6026      	str	r6, [r4, #0]
 8008bb6:	60a5      	str	r5, [r4, #8]
 8008bb8:	463e      	mov	r6, r7
 8008bba:	42be      	cmp	r6, r7
 8008bbc:	d900      	bls.n	8008bc0 <__ssputs_r+0x70>
 8008bbe:	463e      	mov	r6, r7
 8008bc0:	6820      	ldr	r0, [r4, #0]
 8008bc2:	4632      	mov	r2, r6
 8008bc4:	4641      	mov	r1, r8
 8008bc6:	f000 fb6b 	bl	80092a0 <memmove>
 8008bca:	68a3      	ldr	r3, [r4, #8]
 8008bcc:	1b9b      	subs	r3, r3, r6
 8008bce:	60a3      	str	r3, [r4, #8]
 8008bd0:	6823      	ldr	r3, [r4, #0]
 8008bd2:	4433      	add	r3, r6
 8008bd4:	6023      	str	r3, [r4, #0]
 8008bd6:	2000      	movs	r0, #0
 8008bd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bdc:	462a      	mov	r2, r5
 8008bde:	f000 fb9e 	bl	800931e <_realloc_r>
 8008be2:	4606      	mov	r6, r0
 8008be4:	2800      	cmp	r0, #0
 8008be6:	d1e0      	bne.n	8008baa <__ssputs_r+0x5a>
 8008be8:	6921      	ldr	r1, [r4, #16]
 8008bea:	4650      	mov	r0, sl
 8008bec:	f7ff feb0 	bl	8008950 <_free_r>
 8008bf0:	230c      	movs	r3, #12
 8008bf2:	f8ca 3000 	str.w	r3, [sl]
 8008bf6:	89a3      	ldrh	r3, [r4, #12]
 8008bf8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008bfc:	81a3      	strh	r3, [r4, #12]
 8008bfe:	f04f 30ff 	mov.w	r0, #4294967295
 8008c02:	e7e9      	b.n	8008bd8 <__ssputs_r+0x88>

08008c04 <_svfiprintf_r>:
 8008c04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c08:	4698      	mov	r8, r3
 8008c0a:	898b      	ldrh	r3, [r1, #12]
 8008c0c:	061b      	lsls	r3, r3, #24
 8008c0e:	b09d      	sub	sp, #116	; 0x74
 8008c10:	4607      	mov	r7, r0
 8008c12:	460d      	mov	r5, r1
 8008c14:	4614      	mov	r4, r2
 8008c16:	d50e      	bpl.n	8008c36 <_svfiprintf_r+0x32>
 8008c18:	690b      	ldr	r3, [r1, #16]
 8008c1a:	b963      	cbnz	r3, 8008c36 <_svfiprintf_r+0x32>
 8008c1c:	2140      	movs	r1, #64	; 0x40
 8008c1e:	f7ff ff0b 	bl	8008a38 <_malloc_r>
 8008c22:	6028      	str	r0, [r5, #0]
 8008c24:	6128      	str	r0, [r5, #16]
 8008c26:	b920      	cbnz	r0, 8008c32 <_svfiprintf_r+0x2e>
 8008c28:	230c      	movs	r3, #12
 8008c2a:	603b      	str	r3, [r7, #0]
 8008c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8008c30:	e0d0      	b.n	8008dd4 <_svfiprintf_r+0x1d0>
 8008c32:	2340      	movs	r3, #64	; 0x40
 8008c34:	616b      	str	r3, [r5, #20]
 8008c36:	2300      	movs	r3, #0
 8008c38:	9309      	str	r3, [sp, #36]	; 0x24
 8008c3a:	2320      	movs	r3, #32
 8008c3c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008c40:	f8cd 800c 	str.w	r8, [sp, #12]
 8008c44:	2330      	movs	r3, #48	; 0x30
 8008c46:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008dec <_svfiprintf_r+0x1e8>
 8008c4a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008c4e:	f04f 0901 	mov.w	r9, #1
 8008c52:	4623      	mov	r3, r4
 8008c54:	469a      	mov	sl, r3
 8008c56:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c5a:	b10a      	cbz	r2, 8008c60 <_svfiprintf_r+0x5c>
 8008c5c:	2a25      	cmp	r2, #37	; 0x25
 8008c5e:	d1f9      	bne.n	8008c54 <_svfiprintf_r+0x50>
 8008c60:	ebba 0b04 	subs.w	fp, sl, r4
 8008c64:	d00b      	beq.n	8008c7e <_svfiprintf_r+0x7a>
 8008c66:	465b      	mov	r3, fp
 8008c68:	4622      	mov	r2, r4
 8008c6a:	4629      	mov	r1, r5
 8008c6c:	4638      	mov	r0, r7
 8008c6e:	f7ff ff6f 	bl	8008b50 <__ssputs_r>
 8008c72:	3001      	adds	r0, #1
 8008c74:	f000 80a9 	beq.w	8008dca <_svfiprintf_r+0x1c6>
 8008c78:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008c7a:	445a      	add	r2, fp
 8008c7c:	9209      	str	r2, [sp, #36]	; 0x24
 8008c7e:	f89a 3000 	ldrb.w	r3, [sl]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	f000 80a1 	beq.w	8008dca <_svfiprintf_r+0x1c6>
 8008c88:	2300      	movs	r3, #0
 8008c8a:	f04f 32ff 	mov.w	r2, #4294967295
 8008c8e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008c92:	f10a 0a01 	add.w	sl, sl, #1
 8008c96:	9304      	str	r3, [sp, #16]
 8008c98:	9307      	str	r3, [sp, #28]
 8008c9a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008c9e:	931a      	str	r3, [sp, #104]	; 0x68
 8008ca0:	4654      	mov	r4, sl
 8008ca2:	2205      	movs	r2, #5
 8008ca4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ca8:	4850      	ldr	r0, [pc, #320]	; (8008dec <_svfiprintf_r+0x1e8>)
 8008caa:	f7f7 fad1 	bl	8000250 <memchr>
 8008cae:	9a04      	ldr	r2, [sp, #16]
 8008cb0:	b9d8      	cbnz	r0, 8008cea <_svfiprintf_r+0xe6>
 8008cb2:	06d0      	lsls	r0, r2, #27
 8008cb4:	bf44      	itt	mi
 8008cb6:	2320      	movmi	r3, #32
 8008cb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008cbc:	0711      	lsls	r1, r2, #28
 8008cbe:	bf44      	itt	mi
 8008cc0:	232b      	movmi	r3, #43	; 0x2b
 8008cc2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008cc6:	f89a 3000 	ldrb.w	r3, [sl]
 8008cca:	2b2a      	cmp	r3, #42	; 0x2a
 8008ccc:	d015      	beq.n	8008cfa <_svfiprintf_r+0xf6>
 8008cce:	9a07      	ldr	r2, [sp, #28]
 8008cd0:	4654      	mov	r4, sl
 8008cd2:	2000      	movs	r0, #0
 8008cd4:	f04f 0c0a 	mov.w	ip, #10
 8008cd8:	4621      	mov	r1, r4
 8008cda:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008cde:	3b30      	subs	r3, #48	; 0x30
 8008ce0:	2b09      	cmp	r3, #9
 8008ce2:	d94d      	bls.n	8008d80 <_svfiprintf_r+0x17c>
 8008ce4:	b1b0      	cbz	r0, 8008d14 <_svfiprintf_r+0x110>
 8008ce6:	9207      	str	r2, [sp, #28]
 8008ce8:	e014      	b.n	8008d14 <_svfiprintf_r+0x110>
 8008cea:	eba0 0308 	sub.w	r3, r0, r8
 8008cee:	fa09 f303 	lsl.w	r3, r9, r3
 8008cf2:	4313      	orrs	r3, r2
 8008cf4:	9304      	str	r3, [sp, #16]
 8008cf6:	46a2      	mov	sl, r4
 8008cf8:	e7d2      	b.n	8008ca0 <_svfiprintf_r+0x9c>
 8008cfa:	9b03      	ldr	r3, [sp, #12]
 8008cfc:	1d19      	adds	r1, r3, #4
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	9103      	str	r1, [sp, #12]
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	bfbb      	ittet	lt
 8008d06:	425b      	neglt	r3, r3
 8008d08:	f042 0202 	orrlt.w	r2, r2, #2
 8008d0c:	9307      	strge	r3, [sp, #28]
 8008d0e:	9307      	strlt	r3, [sp, #28]
 8008d10:	bfb8      	it	lt
 8008d12:	9204      	strlt	r2, [sp, #16]
 8008d14:	7823      	ldrb	r3, [r4, #0]
 8008d16:	2b2e      	cmp	r3, #46	; 0x2e
 8008d18:	d10c      	bne.n	8008d34 <_svfiprintf_r+0x130>
 8008d1a:	7863      	ldrb	r3, [r4, #1]
 8008d1c:	2b2a      	cmp	r3, #42	; 0x2a
 8008d1e:	d134      	bne.n	8008d8a <_svfiprintf_r+0x186>
 8008d20:	9b03      	ldr	r3, [sp, #12]
 8008d22:	1d1a      	adds	r2, r3, #4
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	9203      	str	r2, [sp, #12]
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	bfb8      	it	lt
 8008d2c:	f04f 33ff 	movlt.w	r3, #4294967295
 8008d30:	3402      	adds	r4, #2
 8008d32:	9305      	str	r3, [sp, #20]
 8008d34:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008dfc <_svfiprintf_r+0x1f8>
 8008d38:	7821      	ldrb	r1, [r4, #0]
 8008d3a:	2203      	movs	r2, #3
 8008d3c:	4650      	mov	r0, sl
 8008d3e:	f7f7 fa87 	bl	8000250 <memchr>
 8008d42:	b138      	cbz	r0, 8008d54 <_svfiprintf_r+0x150>
 8008d44:	9b04      	ldr	r3, [sp, #16]
 8008d46:	eba0 000a 	sub.w	r0, r0, sl
 8008d4a:	2240      	movs	r2, #64	; 0x40
 8008d4c:	4082      	lsls	r2, r0
 8008d4e:	4313      	orrs	r3, r2
 8008d50:	3401      	adds	r4, #1
 8008d52:	9304      	str	r3, [sp, #16]
 8008d54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d58:	4825      	ldr	r0, [pc, #148]	; (8008df0 <_svfiprintf_r+0x1ec>)
 8008d5a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008d5e:	2206      	movs	r2, #6
 8008d60:	f7f7 fa76 	bl	8000250 <memchr>
 8008d64:	2800      	cmp	r0, #0
 8008d66:	d038      	beq.n	8008dda <_svfiprintf_r+0x1d6>
 8008d68:	4b22      	ldr	r3, [pc, #136]	; (8008df4 <_svfiprintf_r+0x1f0>)
 8008d6a:	bb1b      	cbnz	r3, 8008db4 <_svfiprintf_r+0x1b0>
 8008d6c:	9b03      	ldr	r3, [sp, #12]
 8008d6e:	3307      	adds	r3, #7
 8008d70:	f023 0307 	bic.w	r3, r3, #7
 8008d74:	3308      	adds	r3, #8
 8008d76:	9303      	str	r3, [sp, #12]
 8008d78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d7a:	4433      	add	r3, r6
 8008d7c:	9309      	str	r3, [sp, #36]	; 0x24
 8008d7e:	e768      	b.n	8008c52 <_svfiprintf_r+0x4e>
 8008d80:	fb0c 3202 	mla	r2, ip, r2, r3
 8008d84:	460c      	mov	r4, r1
 8008d86:	2001      	movs	r0, #1
 8008d88:	e7a6      	b.n	8008cd8 <_svfiprintf_r+0xd4>
 8008d8a:	2300      	movs	r3, #0
 8008d8c:	3401      	adds	r4, #1
 8008d8e:	9305      	str	r3, [sp, #20]
 8008d90:	4619      	mov	r1, r3
 8008d92:	f04f 0c0a 	mov.w	ip, #10
 8008d96:	4620      	mov	r0, r4
 8008d98:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008d9c:	3a30      	subs	r2, #48	; 0x30
 8008d9e:	2a09      	cmp	r2, #9
 8008da0:	d903      	bls.n	8008daa <_svfiprintf_r+0x1a6>
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d0c6      	beq.n	8008d34 <_svfiprintf_r+0x130>
 8008da6:	9105      	str	r1, [sp, #20]
 8008da8:	e7c4      	b.n	8008d34 <_svfiprintf_r+0x130>
 8008daa:	fb0c 2101 	mla	r1, ip, r1, r2
 8008dae:	4604      	mov	r4, r0
 8008db0:	2301      	movs	r3, #1
 8008db2:	e7f0      	b.n	8008d96 <_svfiprintf_r+0x192>
 8008db4:	ab03      	add	r3, sp, #12
 8008db6:	9300      	str	r3, [sp, #0]
 8008db8:	462a      	mov	r2, r5
 8008dba:	4b0f      	ldr	r3, [pc, #60]	; (8008df8 <_svfiprintf_r+0x1f4>)
 8008dbc:	a904      	add	r1, sp, #16
 8008dbe:	4638      	mov	r0, r7
 8008dc0:	f3af 8000 	nop.w
 8008dc4:	1c42      	adds	r2, r0, #1
 8008dc6:	4606      	mov	r6, r0
 8008dc8:	d1d6      	bne.n	8008d78 <_svfiprintf_r+0x174>
 8008dca:	89ab      	ldrh	r3, [r5, #12]
 8008dcc:	065b      	lsls	r3, r3, #25
 8008dce:	f53f af2d 	bmi.w	8008c2c <_svfiprintf_r+0x28>
 8008dd2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008dd4:	b01d      	add	sp, #116	; 0x74
 8008dd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dda:	ab03      	add	r3, sp, #12
 8008ddc:	9300      	str	r3, [sp, #0]
 8008dde:	462a      	mov	r2, r5
 8008de0:	4b05      	ldr	r3, [pc, #20]	; (8008df8 <_svfiprintf_r+0x1f4>)
 8008de2:	a904      	add	r1, sp, #16
 8008de4:	4638      	mov	r0, r7
 8008de6:	f000 f879 	bl	8008edc <_printf_i>
 8008dea:	e7eb      	b.n	8008dc4 <_svfiprintf_r+0x1c0>
 8008dec:	08009b32 	.word	0x08009b32
 8008df0:	08009b3c 	.word	0x08009b3c
 8008df4:	00000000 	.word	0x00000000
 8008df8:	08008b51 	.word	0x08008b51
 8008dfc:	08009b38 	.word	0x08009b38

08008e00 <_printf_common>:
 8008e00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e04:	4616      	mov	r6, r2
 8008e06:	4699      	mov	r9, r3
 8008e08:	688a      	ldr	r2, [r1, #8]
 8008e0a:	690b      	ldr	r3, [r1, #16]
 8008e0c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008e10:	4293      	cmp	r3, r2
 8008e12:	bfb8      	it	lt
 8008e14:	4613      	movlt	r3, r2
 8008e16:	6033      	str	r3, [r6, #0]
 8008e18:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008e1c:	4607      	mov	r7, r0
 8008e1e:	460c      	mov	r4, r1
 8008e20:	b10a      	cbz	r2, 8008e26 <_printf_common+0x26>
 8008e22:	3301      	adds	r3, #1
 8008e24:	6033      	str	r3, [r6, #0]
 8008e26:	6823      	ldr	r3, [r4, #0]
 8008e28:	0699      	lsls	r1, r3, #26
 8008e2a:	bf42      	ittt	mi
 8008e2c:	6833      	ldrmi	r3, [r6, #0]
 8008e2e:	3302      	addmi	r3, #2
 8008e30:	6033      	strmi	r3, [r6, #0]
 8008e32:	6825      	ldr	r5, [r4, #0]
 8008e34:	f015 0506 	ands.w	r5, r5, #6
 8008e38:	d106      	bne.n	8008e48 <_printf_common+0x48>
 8008e3a:	f104 0a19 	add.w	sl, r4, #25
 8008e3e:	68e3      	ldr	r3, [r4, #12]
 8008e40:	6832      	ldr	r2, [r6, #0]
 8008e42:	1a9b      	subs	r3, r3, r2
 8008e44:	42ab      	cmp	r3, r5
 8008e46:	dc26      	bgt.n	8008e96 <_printf_common+0x96>
 8008e48:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008e4c:	1e13      	subs	r3, r2, #0
 8008e4e:	6822      	ldr	r2, [r4, #0]
 8008e50:	bf18      	it	ne
 8008e52:	2301      	movne	r3, #1
 8008e54:	0692      	lsls	r2, r2, #26
 8008e56:	d42b      	bmi.n	8008eb0 <_printf_common+0xb0>
 8008e58:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008e5c:	4649      	mov	r1, r9
 8008e5e:	4638      	mov	r0, r7
 8008e60:	47c0      	blx	r8
 8008e62:	3001      	adds	r0, #1
 8008e64:	d01e      	beq.n	8008ea4 <_printf_common+0xa4>
 8008e66:	6823      	ldr	r3, [r4, #0]
 8008e68:	6922      	ldr	r2, [r4, #16]
 8008e6a:	f003 0306 	and.w	r3, r3, #6
 8008e6e:	2b04      	cmp	r3, #4
 8008e70:	bf02      	ittt	eq
 8008e72:	68e5      	ldreq	r5, [r4, #12]
 8008e74:	6833      	ldreq	r3, [r6, #0]
 8008e76:	1aed      	subeq	r5, r5, r3
 8008e78:	68a3      	ldr	r3, [r4, #8]
 8008e7a:	bf0c      	ite	eq
 8008e7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008e80:	2500      	movne	r5, #0
 8008e82:	4293      	cmp	r3, r2
 8008e84:	bfc4      	itt	gt
 8008e86:	1a9b      	subgt	r3, r3, r2
 8008e88:	18ed      	addgt	r5, r5, r3
 8008e8a:	2600      	movs	r6, #0
 8008e8c:	341a      	adds	r4, #26
 8008e8e:	42b5      	cmp	r5, r6
 8008e90:	d11a      	bne.n	8008ec8 <_printf_common+0xc8>
 8008e92:	2000      	movs	r0, #0
 8008e94:	e008      	b.n	8008ea8 <_printf_common+0xa8>
 8008e96:	2301      	movs	r3, #1
 8008e98:	4652      	mov	r2, sl
 8008e9a:	4649      	mov	r1, r9
 8008e9c:	4638      	mov	r0, r7
 8008e9e:	47c0      	blx	r8
 8008ea0:	3001      	adds	r0, #1
 8008ea2:	d103      	bne.n	8008eac <_printf_common+0xac>
 8008ea4:	f04f 30ff 	mov.w	r0, #4294967295
 8008ea8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008eac:	3501      	adds	r5, #1
 8008eae:	e7c6      	b.n	8008e3e <_printf_common+0x3e>
 8008eb0:	18e1      	adds	r1, r4, r3
 8008eb2:	1c5a      	adds	r2, r3, #1
 8008eb4:	2030      	movs	r0, #48	; 0x30
 8008eb6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008eba:	4422      	add	r2, r4
 8008ebc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008ec0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008ec4:	3302      	adds	r3, #2
 8008ec6:	e7c7      	b.n	8008e58 <_printf_common+0x58>
 8008ec8:	2301      	movs	r3, #1
 8008eca:	4622      	mov	r2, r4
 8008ecc:	4649      	mov	r1, r9
 8008ece:	4638      	mov	r0, r7
 8008ed0:	47c0      	blx	r8
 8008ed2:	3001      	adds	r0, #1
 8008ed4:	d0e6      	beq.n	8008ea4 <_printf_common+0xa4>
 8008ed6:	3601      	adds	r6, #1
 8008ed8:	e7d9      	b.n	8008e8e <_printf_common+0x8e>
	...

08008edc <_printf_i>:
 8008edc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008ee0:	7e0f      	ldrb	r7, [r1, #24]
 8008ee2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008ee4:	2f78      	cmp	r7, #120	; 0x78
 8008ee6:	4691      	mov	r9, r2
 8008ee8:	4680      	mov	r8, r0
 8008eea:	460c      	mov	r4, r1
 8008eec:	469a      	mov	sl, r3
 8008eee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008ef2:	d807      	bhi.n	8008f04 <_printf_i+0x28>
 8008ef4:	2f62      	cmp	r7, #98	; 0x62
 8008ef6:	d80a      	bhi.n	8008f0e <_printf_i+0x32>
 8008ef8:	2f00      	cmp	r7, #0
 8008efa:	f000 80d4 	beq.w	80090a6 <_printf_i+0x1ca>
 8008efe:	2f58      	cmp	r7, #88	; 0x58
 8008f00:	f000 80c0 	beq.w	8009084 <_printf_i+0x1a8>
 8008f04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008f08:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008f0c:	e03a      	b.n	8008f84 <_printf_i+0xa8>
 8008f0e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008f12:	2b15      	cmp	r3, #21
 8008f14:	d8f6      	bhi.n	8008f04 <_printf_i+0x28>
 8008f16:	a101      	add	r1, pc, #4	; (adr r1, 8008f1c <_printf_i+0x40>)
 8008f18:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008f1c:	08008f75 	.word	0x08008f75
 8008f20:	08008f89 	.word	0x08008f89
 8008f24:	08008f05 	.word	0x08008f05
 8008f28:	08008f05 	.word	0x08008f05
 8008f2c:	08008f05 	.word	0x08008f05
 8008f30:	08008f05 	.word	0x08008f05
 8008f34:	08008f89 	.word	0x08008f89
 8008f38:	08008f05 	.word	0x08008f05
 8008f3c:	08008f05 	.word	0x08008f05
 8008f40:	08008f05 	.word	0x08008f05
 8008f44:	08008f05 	.word	0x08008f05
 8008f48:	0800908d 	.word	0x0800908d
 8008f4c:	08008fb5 	.word	0x08008fb5
 8008f50:	08009047 	.word	0x08009047
 8008f54:	08008f05 	.word	0x08008f05
 8008f58:	08008f05 	.word	0x08008f05
 8008f5c:	080090af 	.word	0x080090af
 8008f60:	08008f05 	.word	0x08008f05
 8008f64:	08008fb5 	.word	0x08008fb5
 8008f68:	08008f05 	.word	0x08008f05
 8008f6c:	08008f05 	.word	0x08008f05
 8008f70:	0800904f 	.word	0x0800904f
 8008f74:	682b      	ldr	r3, [r5, #0]
 8008f76:	1d1a      	adds	r2, r3, #4
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	602a      	str	r2, [r5, #0]
 8008f7c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008f80:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008f84:	2301      	movs	r3, #1
 8008f86:	e09f      	b.n	80090c8 <_printf_i+0x1ec>
 8008f88:	6820      	ldr	r0, [r4, #0]
 8008f8a:	682b      	ldr	r3, [r5, #0]
 8008f8c:	0607      	lsls	r7, r0, #24
 8008f8e:	f103 0104 	add.w	r1, r3, #4
 8008f92:	6029      	str	r1, [r5, #0]
 8008f94:	d501      	bpl.n	8008f9a <_printf_i+0xbe>
 8008f96:	681e      	ldr	r6, [r3, #0]
 8008f98:	e003      	b.n	8008fa2 <_printf_i+0xc6>
 8008f9a:	0646      	lsls	r6, r0, #25
 8008f9c:	d5fb      	bpl.n	8008f96 <_printf_i+0xba>
 8008f9e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8008fa2:	2e00      	cmp	r6, #0
 8008fa4:	da03      	bge.n	8008fae <_printf_i+0xd2>
 8008fa6:	232d      	movs	r3, #45	; 0x2d
 8008fa8:	4276      	negs	r6, r6
 8008faa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008fae:	485a      	ldr	r0, [pc, #360]	; (8009118 <_printf_i+0x23c>)
 8008fb0:	230a      	movs	r3, #10
 8008fb2:	e012      	b.n	8008fda <_printf_i+0xfe>
 8008fb4:	682b      	ldr	r3, [r5, #0]
 8008fb6:	6820      	ldr	r0, [r4, #0]
 8008fb8:	1d19      	adds	r1, r3, #4
 8008fba:	6029      	str	r1, [r5, #0]
 8008fbc:	0605      	lsls	r5, r0, #24
 8008fbe:	d501      	bpl.n	8008fc4 <_printf_i+0xe8>
 8008fc0:	681e      	ldr	r6, [r3, #0]
 8008fc2:	e002      	b.n	8008fca <_printf_i+0xee>
 8008fc4:	0641      	lsls	r1, r0, #25
 8008fc6:	d5fb      	bpl.n	8008fc0 <_printf_i+0xe4>
 8008fc8:	881e      	ldrh	r6, [r3, #0]
 8008fca:	4853      	ldr	r0, [pc, #332]	; (8009118 <_printf_i+0x23c>)
 8008fcc:	2f6f      	cmp	r7, #111	; 0x6f
 8008fce:	bf0c      	ite	eq
 8008fd0:	2308      	moveq	r3, #8
 8008fd2:	230a      	movne	r3, #10
 8008fd4:	2100      	movs	r1, #0
 8008fd6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008fda:	6865      	ldr	r5, [r4, #4]
 8008fdc:	60a5      	str	r5, [r4, #8]
 8008fde:	2d00      	cmp	r5, #0
 8008fe0:	bfa2      	ittt	ge
 8008fe2:	6821      	ldrge	r1, [r4, #0]
 8008fe4:	f021 0104 	bicge.w	r1, r1, #4
 8008fe8:	6021      	strge	r1, [r4, #0]
 8008fea:	b90e      	cbnz	r6, 8008ff0 <_printf_i+0x114>
 8008fec:	2d00      	cmp	r5, #0
 8008fee:	d04b      	beq.n	8009088 <_printf_i+0x1ac>
 8008ff0:	4615      	mov	r5, r2
 8008ff2:	fbb6 f1f3 	udiv	r1, r6, r3
 8008ff6:	fb03 6711 	mls	r7, r3, r1, r6
 8008ffa:	5dc7      	ldrb	r7, [r0, r7]
 8008ffc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009000:	4637      	mov	r7, r6
 8009002:	42bb      	cmp	r3, r7
 8009004:	460e      	mov	r6, r1
 8009006:	d9f4      	bls.n	8008ff2 <_printf_i+0x116>
 8009008:	2b08      	cmp	r3, #8
 800900a:	d10b      	bne.n	8009024 <_printf_i+0x148>
 800900c:	6823      	ldr	r3, [r4, #0]
 800900e:	07de      	lsls	r6, r3, #31
 8009010:	d508      	bpl.n	8009024 <_printf_i+0x148>
 8009012:	6923      	ldr	r3, [r4, #16]
 8009014:	6861      	ldr	r1, [r4, #4]
 8009016:	4299      	cmp	r1, r3
 8009018:	bfde      	ittt	le
 800901a:	2330      	movle	r3, #48	; 0x30
 800901c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009020:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009024:	1b52      	subs	r2, r2, r5
 8009026:	6122      	str	r2, [r4, #16]
 8009028:	f8cd a000 	str.w	sl, [sp]
 800902c:	464b      	mov	r3, r9
 800902e:	aa03      	add	r2, sp, #12
 8009030:	4621      	mov	r1, r4
 8009032:	4640      	mov	r0, r8
 8009034:	f7ff fee4 	bl	8008e00 <_printf_common>
 8009038:	3001      	adds	r0, #1
 800903a:	d14a      	bne.n	80090d2 <_printf_i+0x1f6>
 800903c:	f04f 30ff 	mov.w	r0, #4294967295
 8009040:	b004      	add	sp, #16
 8009042:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009046:	6823      	ldr	r3, [r4, #0]
 8009048:	f043 0320 	orr.w	r3, r3, #32
 800904c:	6023      	str	r3, [r4, #0]
 800904e:	4833      	ldr	r0, [pc, #204]	; (800911c <_printf_i+0x240>)
 8009050:	2778      	movs	r7, #120	; 0x78
 8009052:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009056:	6823      	ldr	r3, [r4, #0]
 8009058:	6829      	ldr	r1, [r5, #0]
 800905a:	061f      	lsls	r7, r3, #24
 800905c:	f851 6b04 	ldr.w	r6, [r1], #4
 8009060:	d402      	bmi.n	8009068 <_printf_i+0x18c>
 8009062:	065f      	lsls	r7, r3, #25
 8009064:	bf48      	it	mi
 8009066:	b2b6      	uxthmi	r6, r6
 8009068:	07df      	lsls	r7, r3, #31
 800906a:	bf48      	it	mi
 800906c:	f043 0320 	orrmi.w	r3, r3, #32
 8009070:	6029      	str	r1, [r5, #0]
 8009072:	bf48      	it	mi
 8009074:	6023      	strmi	r3, [r4, #0]
 8009076:	b91e      	cbnz	r6, 8009080 <_printf_i+0x1a4>
 8009078:	6823      	ldr	r3, [r4, #0]
 800907a:	f023 0320 	bic.w	r3, r3, #32
 800907e:	6023      	str	r3, [r4, #0]
 8009080:	2310      	movs	r3, #16
 8009082:	e7a7      	b.n	8008fd4 <_printf_i+0xf8>
 8009084:	4824      	ldr	r0, [pc, #144]	; (8009118 <_printf_i+0x23c>)
 8009086:	e7e4      	b.n	8009052 <_printf_i+0x176>
 8009088:	4615      	mov	r5, r2
 800908a:	e7bd      	b.n	8009008 <_printf_i+0x12c>
 800908c:	682b      	ldr	r3, [r5, #0]
 800908e:	6826      	ldr	r6, [r4, #0]
 8009090:	6961      	ldr	r1, [r4, #20]
 8009092:	1d18      	adds	r0, r3, #4
 8009094:	6028      	str	r0, [r5, #0]
 8009096:	0635      	lsls	r5, r6, #24
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	d501      	bpl.n	80090a0 <_printf_i+0x1c4>
 800909c:	6019      	str	r1, [r3, #0]
 800909e:	e002      	b.n	80090a6 <_printf_i+0x1ca>
 80090a0:	0670      	lsls	r0, r6, #25
 80090a2:	d5fb      	bpl.n	800909c <_printf_i+0x1c0>
 80090a4:	8019      	strh	r1, [r3, #0]
 80090a6:	2300      	movs	r3, #0
 80090a8:	6123      	str	r3, [r4, #16]
 80090aa:	4615      	mov	r5, r2
 80090ac:	e7bc      	b.n	8009028 <_printf_i+0x14c>
 80090ae:	682b      	ldr	r3, [r5, #0]
 80090b0:	1d1a      	adds	r2, r3, #4
 80090b2:	602a      	str	r2, [r5, #0]
 80090b4:	681d      	ldr	r5, [r3, #0]
 80090b6:	6862      	ldr	r2, [r4, #4]
 80090b8:	2100      	movs	r1, #0
 80090ba:	4628      	mov	r0, r5
 80090bc:	f7f7 f8c8 	bl	8000250 <memchr>
 80090c0:	b108      	cbz	r0, 80090c6 <_printf_i+0x1ea>
 80090c2:	1b40      	subs	r0, r0, r5
 80090c4:	6060      	str	r0, [r4, #4]
 80090c6:	6863      	ldr	r3, [r4, #4]
 80090c8:	6123      	str	r3, [r4, #16]
 80090ca:	2300      	movs	r3, #0
 80090cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80090d0:	e7aa      	b.n	8009028 <_printf_i+0x14c>
 80090d2:	6923      	ldr	r3, [r4, #16]
 80090d4:	462a      	mov	r2, r5
 80090d6:	4649      	mov	r1, r9
 80090d8:	4640      	mov	r0, r8
 80090da:	47d0      	blx	sl
 80090dc:	3001      	adds	r0, #1
 80090de:	d0ad      	beq.n	800903c <_printf_i+0x160>
 80090e0:	6823      	ldr	r3, [r4, #0]
 80090e2:	079b      	lsls	r3, r3, #30
 80090e4:	d413      	bmi.n	800910e <_printf_i+0x232>
 80090e6:	68e0      	ldr	r0, [r4, #12]
 80090e8:	9b03      	ldr	r3, [sp, #12]
 80090ea:	4298      	cmp	r0, r3
 80090ec:	bfb8      	it	lt
 80090ee:	4618      	movlt	r0, r3
 80090f0:	e7a6      	b.n	8009040 <_printf_i+0x164>
 80090f2:	2301      	movs	r3, #1
 80090f4:	4632      	mov	r2, r6
 80090f6:	4649      	mov	r1, r9
 80090f8:	4640      	mov	r0, r8
 80090fa:	47d0      	blx	sl
 80090fc:	3001      	adds	r0, #1
 80090fe:	d09d      	beq.n	800903c <_printf_i+0x160>
 8009100:	3501      	adds	r5, #1
 8009102:	68e3      	ldr	r3, [r4, #12]
 8009104:	9903      	ldr	r1, [sp, #12]
 8009106:	1a5b      	subs	r3, r3, r1
 8009108:	42ab      	cmp	r3, r5
 800910a:	dcf2      	bgt.n	80090f2 <_printf_i+0x216>
 800910c:	e7eb      	b.n	80090e6 <_printf_i+0x20a>
 800910e:	2500      	movs	r5, #0
 8009110:	f104 0619 	add.w	r6, r4, #25
 8009114:	e7f5      	b.n	8009102 <_printf_i+0x226>
 8009116:	bf00      	nop
 8009118:	08009b43 	.word	0x08009b43
 800911c:	08009b54 	.word	0x08009b54

08009120 <__sflush_r>:
 8009120:	898a      	ldrh	r2, [r1, #12]
 8009122:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009126:	4605      	mov	r5, r0
 8009128:	0710      	lsls	r0, r2, #28
 800912a:	460c      	mov	r4, r1
 800912c:	d458      	bmi.n	80091e0 <__sflush_r+0xc0>
 800912e:	684b      	ldr	r3, [r1, #4]
 8009130:	2b00      	cmp	r3, #0
 8009132:	dc05      	bgt.n	8009140 <__sflush_r+0x20>
 8009134:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009136:	2b00      	cmp	r3, #0
 8009138:	dc02      	bgt.n	8009140 <__sflush_r+0x20>
 800913a:	2000      	movs	r0, #0
 800913c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009140:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009142:	2e00      	cmp	r6, #0
 8009144:	d0f9      	beq.n	800913a <__sflush_r+0x1a>
 8009146:	2300      	movs	r3, #0
 8009148:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800914c:	682f      	ldr	r7, [r5, #0]
 800914e:	6a21      	ldr	r1, [r4, #32]
 8009150:	602b      	str	r3, [r5, #0]
 8009152:	d032      	beq.n	80091ba <__sflush_r+0x9a>
 8009154:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009156:	89a3      	ldrh	r3, [r4, #12]
 8009158:	075a      	lsls	r2, r3, #29
 800915a:	d505      	bpl.n	8009168 <__sflush_r+0x48>
 800915c:	6863      	ldr	r3, [r4, #4]
 800915e:	1ac0      	subs	r0, r0, r3
 8009160:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009162:	b10b      	cbz	r3, 8009168 <__sflush_r+0x48>
 8009164:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009166:	1ac0      	subs	r0, r0, r3
 8009168:	2300      	movs	r3, #0
 800916a:	4602      	mov	r2, r0
 800916c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800916e:	6a21      	ldr	r1, [r4, #32]
 8009170:	4628      	mov	r0, r5
 8009172:	47b0      	blx	r6
 8009174:	1c43      	adds	r3, r0, #1
 8009176:	89a3      	ldrh	r3, [r4, #12]
 8009178:	d106      	bne.n	8009188 <__sflush_r+0x68>
 800917a:	6829      	ldr	r1, [r5, #0]
 800917c:	291d      	cmp	r1, #29
 800917e:	d82b      	bhi.n	80091d8 <__sflush_r+0xb8>
 8009180:	4a29      	ldr	r2, [pc, #164]	; (8009228 <__sflush_r+0x108>)
 8009182:	410a      	asrs	r2, r1
 8009184:	07d6      	lsls	r6, r2, #31
 8009186:	d427      	bmi.n	80091d8 <__sflush_r+0xb8>
 8009188:	2200      	movs	r2, #0
 800918a:	6062      	str	r2, [r4, #4]
 800918c:	04d9      	lsls	r1, r3, #19
 800918e:	6922      	ldr	r2, [r4, #16]
 8009190:	6022      	str	r2, [r4, #0]
 8009192:	d504      	bpl.n	800919e <__sflush_r+0x7e>
 8009194:	1c42      	adds	r2, r0, #1
 8009196:	d101      	bne.n	800919c <__sflush_r+0x7c>
 8009198:	682b      	ldr	r3, [r5, #0]
 800919a:	b903      	cbnz	r3, 800919e <__sflush_r+0x7e>
 800919c:	6560      	str	r0, [r4, #84]	; 0x54
 800919e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80091a0:	602f      	str	r7, [r5, #0]
 80091a2:	2900      	cmp	r1, #0
 80091a4:	d0c9      	beq.n	800913a <__sflush_r+0x1a>
 80091a6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80091aa:	4299      	cmp	r1, r3
 80091ac:	d002      	beq.n	80091b4 <__sflush_r+0x94>
 80091ae:	4628      	mov	r0, r5
 80091b0:	f7ff fbce 	bl	8008950 <_free_r>
 80091b4:	2000      	movs	r0, #0
 80091b6:	6360      	str	r0, [r4, #52]	; 0x34
 80091b8:	e7c0      	b.n	800913c <__sflush_r+0x1c>
 80091ba:	2301      	movs	r3, #1
 80091bc:	4628      	mov	r0, r5
 80091be:	47b0      	blx	r6
 80091c0:	1c41      	adds	r1, r0, #1
 80091c2:	d1c8      	bne.n	8009156 <__sflush_r+0x36>
 80091c4:	682b      	ldr	r3, [r5, #0]
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d0c5      	beq.n	8009156 <__sflush_r+0x36>
 80091ca:	2b1d      	cmp	r3, #29
 80091cc:	d001      	beq.n	80091d2 <__sflush_r+0xb2>
 80091ce:	2b16      	cmp	r3, #22
 80091d0:	d101      	bne.n	80091d6 <__sflush_r+0xb6>
 80091d2:	602f      	str	r7, [r5, #0]
 80091d4:	e7b1      	b.n	800913a <__sflush_r+0x1a>
 80091d6:	89a3      	ldrh	r3, [r4, #12]
 80091d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80091dc:	81a3      	strh	r3, [r4, #12]
 80091de:	e7ad      	b.n	800913c <__sflush_r+0x1c>
 80091e0:	690f      	ldr	r7, [r1, #16]
 80091e2:	2f00      	cmp	r7, #0
 80091e4:	d0a9      	beq.n	800913a <__sflush_r+0x1a>
 80091e6:	0793      	lsls	r3, r2, #30
 80091e8:	680e      	ldr	r6, [r1, #0]
 80091ea:	bf08      	it	eq
 80091ec:	694b      	ldreq	r3, [r1, #20]
 80091ee:	600f      	str	r7, [r1, #0]
 80091f0:	bf18      	it	ne
 80091f2:	2300      	movne	r3, #0
 80091f4:	eba6 0807 	sub.w	r8, r6, r7
 80091f8:	608b      	str	r3, [r1, #8]
 80091fa:	f1b8 0f00 	cmp.w	r8, #0
 80091fe:	dd9c      	ble.n	800913a <__sflush_r+0x1a>
 8009200:	6a21      	ldr	r1, [r4, #32]
 8009202:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009204:	4643      	mov	r3, r8
 8009206:	463a      	mov	r2, r7
 8009208:	4628      	mov	r0, r5
 800920a:	47b0      	blx	r6
 800920c:	2800      	cmp	r0, #0
 800920e:	dc06      	bgt.n	800921e <__sflush_r+0xfe>
 8009210:	89a3      	ldrh	r3, [r4, #12]
 8009212:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009216:	81a3      	strh	r3, [r4, #12]
 8009218:	f04f 30ff 	mov.w	r0, #4294967295
 800921c:	e78e      	b.n	800913c <__sflush_r+0x1c>
 800921e:	4407      	add	r7, r0
 8009220:	eba8 0800 	sub.w	r8, r8, r0
 8009224:	e7e9      	b.n	80091fa <__sflush_r+0xda>
 8009226:	bf00      	nop
 8009228:	dfbffffe 	.word	0xdfbffffe

0800922c <_fflush_r>:
 800922c:	b538      	push	{r3, r4, r5, lr}
 800922e:	690b      	ldr	r3, [r1, #16]
 8009230:	4605      	mov	r5, r0
 8009232:	460c      	mov	r4, r1
 8009234:	b913      	cbnz	r3, 800923c <_fflush_r+0x10>
 8009236:	2500      	movs	r5, #0
 8009238:	4628      	mov	r0, r5
 800923a:	bd38      	pop	{r3, r4, r5, pc}
 800923c:	b118      	cbz	r0, 8009246 <_fflush_r+0x1a>
 800923e:	6a03      	ldr	r3, [r0, #32]
 8009240:	b90b      	cbnz	r3, 8009246 <_fflush_r+0x1a>
 8009242:	f7ff f9e3 	bl	800860c <__sinit>
 8009246:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800924a:	2b00      	cmp	r3, #0
 800924c:	d0f3      	beq.n	8009236 <_fflush_r+0xa>
 800924e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009250:	07d0      	lsls	r0, r2, #31
 8009252:	d404      	bmi.n	800925e <_fflush_r+0x32>
 8009254:	0599      	lsls	r1, r3, #22
 8009256:	d402      	bmi.n	800925e <_fflush_r+0x32>
 8009258:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800925a:	f7ff fb59 	bl	8008910 <__retarget_lock_acquire_recursive>
 800925e:	4628      	mov	r0, r5
 8009260:	4621      	mov	r1, r4
 8009262:	f7ff ff5d 	bl	8009120 <__sflush_r>
 8009266:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009268:	07da      	lsls	r2, r3, #31
 800926a:	4605      	mov	r5, r0
 800926c:	d4e4      	bmi.n	8009238 <_fflush_r+0xc>
 800926e:	89a3      	ldrh	r3, [r4, #12]
 8009270:	059b      	lsls	r3, r3, #22
 8009272:	d4e1      	bmi.n	8009238 <_fflush_r+0xc>
 8009274:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009276:	f7ff fb4c 	bl	8008912 <__retarget_lock_release_recursive>
 800927a:	e7dd      	b.n	8009238 <_fflush_r+0xc>

0800927c <fiprintf>:
 800927c:	b40e      	push	{r1, r2, r3}
 800927e:	b503      	push	{r0, r1, lr}
 8009280:	4601      	mov	r1, r0
 8009282:	ab03      	add	r3, sp, #12
 8009284:	4805      	ldr	r0, [pc, #20]	; (800929c <fiprintf+0x20>)
 8009286:	f853 2b04 	ldr.w	r2, [r3], #4
 800928a:	6800      	ldr	r0, [r0, #0]
 800928c:	9301      	str	r3, [sp, #4]
 800928e:	f000 f89f 	bl	80093d0 <_vfiprintf_r>
 8009292:	b002      	add	sp, #8
 8009294:	f85d eb04 	ldr.w	lr, [sp], #4
 8009298:	b003      	add	sp, #12
 800929a:	4770      	bx	lr
 800929c:	20000120 	.word	0x20000120

080092a0 <memmove>:
 80092a0:	4288      	cmp	r0, r1
 80092a2:	b510      	push	{r4, lr}
 80092a4:	eb01 0402 	add.w	r4, r1, r2
 80092a8:	d902      	bls.n	80092b0 <memmove+0x10>
 80092aa:	4284      	cmp	r4, r0
 80092ac:	4623      	mov	r3, r4
 80092ae:	d807      	bhi.n	80092c0 <memmove+0x20>
 80092b0:	1e43      	subs	r3, r0, #1
 80092b2:	42a1      	cmp	r1, r4
 80092b4:	d008      	beq.n	80092c8 <memmove+0x28>
 80092b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80092ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 80092be:	e7f8      	b.n	80092b2 <memmove+0x12>
 80092c0:	4402      	add	r2, r0
 80092c2:	4601      	mov	r1, r0
 80092c4:	428a      	cmp	r2, r1
 80092c6:	d100      	bne.n	80092ca <memmove+0x2a>
 80092c8:	bd10      	pop	{r4, pc}
 80092ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80092ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80092d2:	e7f7      	b.n	80092c4 <memmove+0x24>

080092d4 <_sbrk_r>:
 80092d4:	b538      	push	{r3, r4, r5, lr}
 80092d6:	4d06      	ldr	r5, [pc, #24]	; (80092f0 <_sbrk_r+0x1c>)
 80092d8:	2300      	movs	r3, #0
 80092da:	4604      	mov	r4, r0
 80092dc:	4608      	mov	r0, r1
 80092de:	602b      	str	r3, [r5, #0]
 80092e0:	f7f7 fdfe 	bl	8000ee0 <_sbrk>
 80092e4:	1c43      	adds	r3, r0, #1
 80092e6:	d102      	bne.n	80092ee <_sbrk_r+0x1a>
 80092e8:	682b      	ldr	r3, [r5, #0]
 80092ea:	b103      	cbz	r3, 80092ee <_sbrk_r+0x1a>
 80092ec:	6023      	str	r3, [r4, #0]
 80092ee:	bd38      	pop	{r3, r4, r5, pc}
 80092f0:	20000628 	.word	0x20000628

080092f4 <memcpy>:
 80092f4:	440a      	add	r2, r1
 80092f6:	4291      	cmp	r1, r2
 80092f8:	f100 33ff 	add.w	r3, r0, #4294967295
 80092fc:	d100      	bne.n	8009300 <memcpy+0xc>
 80092fe:	4770      	bx	lr
 8009300:	b510      	push	{r4, lr}
 8009302:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009306:	f803 4f01 	strb.w	r4, [r3, #1]!
 800930a:	4291      	cmp	r1, r2
 800930c:	d1f9      	bne.n	8009302 <memcpy+0xe>
 800930e:	bd10      	pop	{r4, pc}

08009310 <abort>:
 8009310:	b508      	push	{r3, lr}
 8009312:	2006      	movs	r0, #6
 8009314:	f000 fa34 	bl	8009780 <raise>
 8009318:	2001      	movs	r0, #1
 800931a:	f7f7 fd69 	bl	8000df0 <_exit>

0800931e <_realloc_r>:
 800931e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009322:	4680      	mov	r8, r0
 8009324:	4614      	mov	r4, r2
 8009326:	460e      	mov	r6, r1
 8009328:	b921      	cbnz	r1, 8009334 <_realloc_r+0x16>
 800932a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800932e:	4611      	mov	r1, r2
 8009330:	f7ff bb82 	b.w	8008a38 <_malloc_r>
 8009334:	b92a      	cbnz	r2, 8009342 <_realloc_r+0x24>
 8009336:	f7ff fb0b 	bl	8008950 <_free_r>
 800933a:	4625      	mov	r5, r4
 800933c:	4628      	mov	r0, r5
 800933e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009342:	f000 fa39 	bl	80097b8 <_malloc_usable_size_r>
 8009346:	4284      	cmp	r4, r0
 8009348:	4607      	mov	r7, r0
 800934a:	d802      	bhi.n	8009352 <_realloc_r+0x34>
 800934c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009350:	d812      	bhi.n	8009378 <_realloc_r+0x5a>
 8009352:	4621      	mov	r1, r4
 8009354:	4640      	mov	r0, r8
 8009356:	f7ff fb6f 	bl	8008a38 <_malloc_r>
 800935a:	4605      	mov	r5, r0
 800935c:	2800      	cmp	r0, #0
 800935e:	d0ed      	beq.n	800933c <_realloc_r+0x1e>
 8009360:	42bc      	cmp	r4, r7
 8009362:	4622      	mov	r2, r4
 8009364:	4631      	mov	r1, r6
 8009366:	bf28      	it	cs
 8009368:	463a      	movcs	r2, r7
 800936a:	f7ff ffc3 	bl	80092f4 <memcpy>
 800936e:	4631      	mov	r1, r6
 8009370:	4640      	mov	r0, r8
 8009372:	f7ff faed 	bl	8008950 <_free_r>
 8009376:	e7e1      	b.n	800933c <_realloc_r+0x1e>
 8009378:	4635      	mov	r5, r6
 800937a:	e7df      	b.n	800933c <_realloc_r+0x1e>

0800937c <__sfputc_r>:
 800937c:	6893      	ldr	r3, [r2, #8]
 800937e:	3b01      	subs	r3, #1
 8009380:	2b00      	cmp	r3, #0
 8009382:	b410      	push	{r4}
 8009384:	6093      	str	r3, [r2, #8]
 8009386:	da08      	bge.n	800939a <__sfputc_r+0x1e>
 8009388:	6994      	ldr	r4, [r2, #24]
 800938a:	42a3      	cmp	r3, r4
 800938c:	db01      	blt.n	8009392 <__sfputc_r+0x16>
 800938e:	290a      	cmp	r1, #10
 8009390:	d103      	bne.n	800939a <__sfputc_r+0x1e>
 8009392:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009396:	f000 b935 	b.w	8009604 <__swbuf_r>
 800939a:	6813      	ldr	r3, [r2, #0]
 800939c:	1c58      	adds	r0, r3, #1
 800939e:	6010      	str	r0, [r2, #0]
 80093a0:	7019      	strb	r1, [r3, #0]
 80093a2:	4608      	mov	r0, r1
 80093a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80093a8:	4770      	bx	lr

080093aa <__sfputs_r>:
 80093aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093ac:	4606      	mov	r6, r0
 80093ae:	460f      	mov	r7, r1
 80093b0:	4614      	mov	r4, r2
 80093b2:	18d5      	adds	r5, r2, r3
 80093b4:	42ac      	cmp	r4, r5
 80093b6:	d101      	bne.n	80093bc <__sfputs_r+0x12>
 80093b8:	2000      	movs	r0, #0
 80093ba:	e007      	b.n	80093cc <__sfputs_r+0x22>
 80093bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093c0:	463a      	mov	r2, r7
 80093c2:	4630      	mov	r0, r6
 80093c4:	f7ff ffda 	bl	800937c <__sfputc_r>
 80093c8:	1c43      	adds	r3, r0, #1
 80093ca:	d1f3      	bne.n	80093b4 <__sfputs_r+0xa>
 80093cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080093d0 <_vfiprintf_r>:
 80093d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093d4:	460d      	mov	r5, r1
 80093d6:	b09d      	sub	sp, #116	; 0x74
 80093d8:	4614      	mov	r4, r2
 80093da:	4698      	mov	r8, r3
 80093dc:	4606      	mov	r6, r0
 80093de:	b118      	cbz	r0, 80093e8 <_vfiprintf_r+0x18>
 80093e0:	6a03      	ldr	r3, [r0, #32]
 80093e2:	b90b      	cbnz	r3, 80093e8 <_vfiprintf_r+0x18>
 80093e4:	f7ff f912 	bl	800860c <__sinit>
 80093e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80093ea:	07d9      	lsls	r1, r3, #31
 80093ec:	d405      	bmi.n	80093fa <_vfiprintf_r+0x2a>
 80093ee:	89ab      	ldrh	r3, [r5, #12]
 80093f0:	059a      	lsls	r2, r3, #22
 80093f2:	d402      	bmi.n	80093fa <_vfiprintf_r+0x2a>
 80093f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80093f6:	f7ff fa8b 	bl	8008910 <__retarget_lock_acquire_recursive>
 80093fa:	89ab      	ldrh	r3, [r5, #12]
 80093fc:	071b      	lsls	r3, r3, #28
 80093fe:	d501      	bpl.n	8009404 <_vfiprintf_r+0x34>
 8009400:	692b      	ldr	r3, [r5, #16]
 8009402:	b99b      	cbnz	r3, 800942c <_vfiprintf_r+0x5c>
 8009404:	4629      	mov	r1, r5
 8009406:	4630      	mov	r0, r6
 8009408:	f000 f93a 	bl	8009680 <__swsetup_r>
 800940c:	b170      	cbz	r0, 800942c <_vfiprintf_r+0x5c>
 800940e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009410:	07dc      	lsls	r4, r3, #31
 8009412:	d504      	bpl.n	800941e <_vfiprintf_r+0x4e>
 8009414:	f04f 30ff 	mov.w	r0, #4294967295
 8009418:	b01d      	add	sp, #116	; 0x74
 800941a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800941e:	89ab      	ldrh	r3, [r5, #12]
 8009420:	0598      	lsls	r0, r3, #22
 8009422:	d4f7      	bmi.n	8009414 <_vfiprintf_r+0x44>
 8009424:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009426:	f7ff fa74 	bl	8008912 <__retarget_lock_release_recursive>
 800942a:	e7f3      	b.n	8009414 <_vfiprintf_r+0x44>
 800942c:	2300      	movs	r3, #0
 800942e:	9309      	str	r3, [sp, #36]	; 0x24
 8009430:	2320      	movs	r3, #32
 8009432:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009436:	f8cd 800c 	str.w	r8, [sp, #12]
 800943a:	2330      	movs	r3, #48	; 0x30
 800943c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80095f0 <_vfiprintf_r+0x220>
 8009440:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009444:	f04f 0901 	mov.w	r9, #1
 8009448:	4623      	mov	r3, r4
 800944a:	469a      	mov	sl, r3
 800944c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009450:	b10a      	cbz	r2, 8009456 <_vfiprintf_r+0x86>
 8009452:	2a25      	cmp	r2, #37	; 0x25
 8009454:	d1f9      	bne.n	800944a <_vfiprintf_r+0x7a>
 8009456:	ebba 0b04 	subs.w	fp, sl, r4
 800945a:	d00b      	beq.n	8009474 <_vfiprintf_r+0xa4>
 800945c:	465b      	mov	r3, fp
 800945e:	4622      	mov	r2, r4
 8009460:	4629      	mov	r1, r5
 8009462:	4630      	mov	r0, r6
 8009464:	f7ff ffa1 	bl	80093aa <__sfputs_r>
 8009468:	3001      	adds	r0, #1
 800946a:	f000 80a9 	beq.w	80095c0 <_vfiprintf_r+0x1f0>
 800946e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009470:	445a      	add	r2, fp
 8009472:	9209      	str	r2, [sp, #36]	; 0x24
 8009474:	f89a 3000 	ldrb.w	r3, [sl]
 8009478:	2b00      	cmp	r3, #0
 800947a:	f000 80a1 	beq.w	80095c0 <_vfiprintf_r+0x1f0>
 800947e:	2300      	movs	r3, #0
 8009480:	f04f 32ff 	mov.w	r2, #4294967295
 8009484:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009488:	f10a 0a01 	add.w	sl, sl, #1
 800948c:	9304      	str	r3, [sp, #16]
 800948e:	9307      	str	r3, [sp, #28]
 8009490:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009494:	931a      	str	r3, [sp, #104]	; 0x68
 8009496:	4654      	mov	r4, sl
 8009498:	2205      	movs	r2, #5
 800949a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800949e:	4854      	ldr	r0, [pc, #336]	; (80095f0 <_vfiprintf_r+0x220>)
 80094a0:	f7f6 fed6 	bl	8000250 <memchr>
 80094a4:	9a04      	ldr	r2, [sp, #16]
 80094a6:	b9d8      	cbnz	r0, 80094e0 <_vfiprintf_r+0x110>
 80094a8:	06d1      	lsls	r1, r2, #27
 80094aa:	bf44      	itt	mi
 80094ac:	2320      	movmi	r3, #32
 80094ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80094b2:	0713      	lsls	r3, r2, #28
 80094b4:	bf44      	itt	mi
 80094b6:	232b      	movmi	r3, #43	; 0x2b
 80094b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80094bc:	f89a 3000 	ldrb.w	r3, [sl]
 80094c0:	2b2a      	cmp	r3, #42	; 0x2a
 80094c2:	d015      	beq.n	80094f0 <_vfiprintf_r+0x120>
 80094c4:	9a07      	ldr	r2, [sp, #28]
 80094c6:	4654      	mov	r4, sl
 80094c8:	2000      	movs	r0, #0
 80094ca:	f04f 0c0a 	mov.w	ip, #10
 80094ce:	4621      	mov	r1, r4
 80094d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80094d4:	3b30      	subs	r3, #48	; 0x30
 80094d6:	2b09      	cmp	r3, #9
 80094d8:	d94d      	bls.n	8009576 <_vfiprintf_r+0x1a6>
 80094da:	b1b0      	cbz	r0, 800950a <_vfiprintf_r+0x13a>
 80094dc:	9207      	str	r2, [sp, #28]
 80094de:	e014      	b.n	800950a <_vfiprintf_r+0x13a>
 80094e0:	eba0 0308 	sub.w	r3, r0, r8
 80094e4:	fa09 f303 	lsl.w	r3, r9, r3
 80094e8:	4313      	orrs	r3, r2
 80094ea:	9304      	str	r3, [sp, #16]
 80094ec:	46a2      	mov	sl, r4
 80094ee:	e7d2      	b.n	8009496 <_vfiprintf_r+0xc6>
 80094f0:	9b03      	ldr	r3, [sp, #12]
 80094f2:	1d19      	adds	r1, r3, #4
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	9103      	str	r1, [sp, #12]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	bfbb      	ittet	lt
 80094fc:	425b      	neglt	r3, r3
 80094fe:	f042 0202 	orrlt.w	r2, r2, #2
 8009502:	9307      	strge	r3, [sp, #28]
 8009504:	9307      	strlt	r3, [sp, #28]
 8009506:	bfb8      	it	lt
 8009508:	9204      	strlt	r2, [sp, #16]
 800950a:	7823      	ldrb	r3, [r4, #0]
 800950c:	2b2e      	cmp	r3, #46	; 0x2e
 800950e:	d10c      	bne.n	800952a <_vfiprintf_r+0x15a>
 8009510:	7863      	ldrb	r3, [r4, #1]
 8009512:	2b2a      	cmp	r3, #42	; 0x2a
 8009514:	d134      	bne.n	8009580 <_vfiprintf_r+0x1b0>
 8009516:	9b03      	ldr	r3, [sp, #12]
 8009518:	1d1a      	adds	r2, r3, #4
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	9203      	str	r2, [sp, #12]
 800951e:	2b00      	cmp	r3, #0
 8009520:	bfb8      	it	lt
 8009522:	f04f 33ff 	movlt.w	r3, #4294967295
 8009526:	3402      	adds	r4, #2
 8009528:	9305      	str	r3, [sp, #20]
 800952a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8009600 <_vfiprintf_r+0x230>
 800952e:	7821      	ldrb	r1, [r4, #0]
 8009530:	2203      	movs	r2, #3
 8009532:	4650      	mov	r0, sl
 8009534:	f7f6 fe8c 	bl	8000250 <memchr>
 8009538:	b138      	cbz	r0, 800954a <_vfiprintf_r+0x17a>
 800953a:	9b04      	ldr	r3, [sp, #16]
 800953c:	eba0 000a 	sub.w	r0, r0, sl
 8009540:	2240      	movs	r2, #64	; 0x40
 8009542:	4082      	lsls	r2, r0
 8009544:	4313      	orrs	r3, r2
 8009546:	3401      	adds	r4, #1
 8009548:	9304      	str	r3, [sp, #16]
 800954a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800954e:	4829      	ldr	r0, [pc, #164]	; (80095f4 <_vfiprintf_r+0x224>)
 8009550:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009554:	2206      	movs	r2, #6
 8009556:	f7f6 fe7b 	bl	8000250 <memchr>
 800955a:	2800      	cmp	r0, #0
 800955c:	d03f      	beq.n	80095de <_vfiprintf_r+0x20e>
 800955e:	4b26      	ldr	r3, [pc, #152]	; (80095f8 <_vfiprintf_r+0x228>)
 8009560:	bb1b      	cbnz	r3, 80095aa <_vfiprintf_r+0x1da>
 8009562:	9b03      	ldr	r3, [sp, #12]
 8009564:	3307      	adds	r3, #7
 8009566:	f023 0307 	bic.w	r3, r3, #7
 800956a:	3308      	adds	r3, #8
 800956c:	9303      	str	r3, [sp, #12]
 800956e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009570:	443b      	add	r3, r7
 8009572:	9309      	str	r3, [sp, #36]	; 0x24
 8009574:	e768      	b.n	8009448 <_vfiprintf_r+0x78>
 8009576:	fb0c 3202 	mla	r2, ip, r2, r3
 800957a:	460c      	mov	r4, r1
 800957c:	2001      	movs	r0, #1
 800957e:	e7a6      	b.n	80094ce <_vfiprintf_r+0xfe>
 8009580:	2300      	movs	r3, #0
 8009582:	3401      	adds	r4, #1
 8009584:	9305      	str	r3, [sp, #20]
 8009586:	4619      	mov	r1, r3
 8009588:	f04f 0c0a 	mov.w	ip, #10
 800958c:	4620      	mov	r0, r4
 800958e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009592:	3a30      	subs	r2, #48	; 0x30
 8009594:	2a09      	cmp	r2, #9
 8009596:	d903      	bls.n	80095a0 <_vfiprintf_r+0x1d0>
 8009598:	2b00      	cmp	r3, #0
 800959a:	d0c6      	beq.n	800952a <_vfiprintf_r+0x15a>
 800959c:	9105      	str	r1, [sp, #20]
 800959e:	e7c4      	b.n	800952a <_vfiprintf_r+0x15a>
 80095a0:	fb0c 2101 	mla	r1, ip, r1, r2
 80095a4:	4604      	mov	r4, r0
 80095a6:	2301      	movs	r3, #1
 80095a8:	e7f0      	b.n	800958c <_vfiprintf_r+0x1bc>
 80095aa:	ab03      	add	r3, sp, #12
 80095ac:	9300      	str	r3, [sp, #0]
 80095ae:	462a      	mov	r2, r5
 80095b0:	4b12      	ldr	r3, [pc, #72]	; (80095fc <_vfiprintf_r+0x22c>)
 80095b2:	a904      	add	r1, sp, #16
 80095b4:	4630      	mov	r0, r6
 80095b6:	f3af 8000 	nop.w
 80095ba:	4607      	mov	r7, r0
 80095bc:	1c78      	adds	r0, r7, #1
 80095be:	d1d6      	bne.n	800956e <_vfiprintf_r+0x19e>
 80095c0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80095c2:	07d9      	lsls	r1, r3, #31
 80095c4:	d405      	bmi.n	80095d2 <_vfiprintf_r+0x202>
 80095c6:	89ab      	ldrh	r3, [r5, #12]
 80095c8:	059a      	lsls	r2, r3, #22
 80095ca:	d402      	bmi.n	80095d2 <_vfiprintf_r+0x202>
 80095cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80095ce:	f7ff f9a0 	bl	8008912 <__retarget_lock_release_recursive>
 80095d2:	89ab      	ldrh	r3, [r5, #12]
 80095d4:	065b      	lsls	r3, r3, #25
 80095d6:	f53f af1d 	bmi.w	8009414 <_vfiprintf_r+0x44>
 80095da:	9809      	ldr	r0, [sp, #36]	; 0x24
 80095dc:	e71c      	b.n	8009418 <_vfiprintf_r+0x48>
 80095de:	ab03      	add	r3, sp, #12
 80095e0:	9300      	str	r3, [sp, #0]
 80095e2:	462a      	mov	r2, r5
 80095e4:	4b05      	ldr	r3, [pc, #20]	; (80095fc <_vfiprintf_r+0x22c>)
 80095e6:	a904      	add	r1, sp, #16
 80095e8:	4630      	mov	r0, r6
 80095ea:	f7ff fc77 	bl	8008edc <_printf_i>
 80095ee:	e7e4      	b.n	80095ba <_vfiprintf_r+0x1ea>
 80095f0:	08009b32 	.word	0x08009b32
 80095f4:	08009b3c 	.word	0x08009b3c
 80095f8:	00000000 	.word	0x00000000
 80095fc:	080093ab 	.word	0x080093ab
 8009600:	08009b38 	.word	0x08009b38

08009604 <__swbuf_r>:
 8009604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009606:	460e      	mov	r6, r1
 8009608:	4614      	mov	r4, r2
 800960a:	4605      	mov	r5, r0
 800960c:	b118      	cbz	r0, 8009616 <__swbuf_r+0x12>
 800960e:	6a03      	ldr	r3, [r0, #32]
 8009610:	b90b      	cbnz	r3, 8009616 <__swbuf_r+0x12>
 8009612:	f7fe fffb 	bl	800860c <__sinit>
 8009616:	69a3      	ldr	r3, [r4, #24]
 8009618:	60a3      	str	r3, [r4, #8]
 800961a:	89a3      	ldrh	r3, [r4, #12]
 800961c:	071a      	lsls	r2, r3, #28
 800961e:	d525      	bpl.n	800966c <__swbuf_r+0x68>
 8009620:	6923      	ldr	r3, [r4, #16]
 8009622:	b31b      	cbz	r3, 800966c <__swbuf_r+0x68>
 8009624:	6823      	ldr	r3, [r4, #0]
 8009626:	6922      	ldr	r2, [r4, #16]
 8009628:	1a98      	subs	r0, r3, r2
 800962a:	6963      	ldr	r3, [r4, #20]
 800962c:	b2f6      	uxtb	r6, r6
 800962e:	4283      	cmp	r3, r0
 8009630:	4637      	mov	r7, r6
 8009632:	dc04      	bgt.n	800963e <__swbuf_r+0x3a>
 8009634:	4621      	mov	r1, r4
 8009636:	4628      	mov	r0, r5
 8009638:	f7ff fdf8 	bl	800922c <_fflush_r>
 800963c:	b9e0      	cbnz	r0, 8009678 <__swbuf_r+0x74>
 800963e:	68a3      	ldr	r3, [r4, #8]
 8009640:	3b01      	subs	r3, #1
 8009642:	60a3      	str	r3, [r4, #8]
 8009644:	6823      	ldr	r3, [r4, #0]
 8009646:	1c5a      	adds	r2, r3, #1
 8009648:	6022      	str	r2, [r4, #0]
 800964a:	701e      	strb	r6, [r3, #0]
 800964c:	6962      	ldr	r2, [r4, #20]
 800964e:	1c43      	adds	r3, r0, #1
 8009650:	429a      	cmp	r2, r3
 8009652:	d004      	beq.n	800965e <__swbuf_r+0x5a>
 8009654:	89a3      	ldrh	r3, [r4, #12]
 8009656:	07db      	lsls	r3, r3, #31
 8009658:	d506      	bpl.n	8009668 <__swbuf_r+0x64>
 800965a:	2e0a      	cmp	r6, #10
 800965c:	d104      	bne.n	8009668 <__swbuf_r+0x64>
 800965e:	4621      	mov	r1, r4
 8009660:	4628      	mov	r0, r5
 8009662:	f7ff fde3 	bl	800922c <_fflush_r>
 8009666:	b938      	cbnz	r0, 8009678 <__swbuf_r+0x74>
 8009668:	4638      	mov	r0, r7
 800966a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800966c:	4621      	mov	r1, r4
 800966e:	4628      	mov	r0, r5
 8009670:	f000 f806 	bl	8009680 <__swsetup_r>
 8009674:	2800      	cmp	r0, #0
 8009676:	d0d5      	beq.n	8009624 <__swbuf_r+0x20>
 8009678:	f04f 37ff 	mov.w	r7, #4294967295
 800967c:	e7f4      	b.n	8009668 <__swbuf_r+0x64>
	...

08009680 <__swsetup_r>:
 8009680:	b538      	push	{r3, r4, r5, lr}
 8009682:	4b2a      	ldr	r3, [pc, #168]	; (800972c <__swsetup_r+0xac>)
 8009684:	4605      	mov	r5, r0
 8009686:	6818      	ldr	r0, [r3, #0]
 8009688:	460c      	mov	r4, r1
 800968a:	b118      	cbz	r0, 8009694 <__swsetup_r+0x14>
 800968c:	6a03      	ldr	r3, [r0, #32]
 800968e:	b90b      	cbnz	r3, 8009694 <__swsetup_r+0x14>
 8009690:	f7fe ffbc 	bl	800860c <__sinit>
 8009694:	89a3      	ldrh	r3, [r4, #12]
 8009696:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800969a:	0718      	lsls	r0, r3, #28
 800969c:	d422      	bmi.n	80096e4 <__swsetup_r+0x64>
 800969e:	06d9      	lsls	r1, r3, #27
 80096a0:	d407      	bmi.n	80096b2 <__swsetup_r+0x32>
 80096a2:	2309      	movs	r3, #9
 80096a4:	602b      	str	r3, [r5, #0]
 80096a6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80096aa:	81a3      	strh	r3, [r4, #12]
 80096ac:	f04f 30ff 	mov.w	r0, #4294967295
 80096b0:	e034      	b.n	800971c <__swsetup_r+0x9c>
 80096b2:	0758      	lsls	r0, r3, #29
 80096b4:	d512      	bpl.n	80096dc <__swsetup_r+0x5c>
 80096b6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80096b8:	b141      	cbz	r1, 80096cc <__swsetup_r+0x4c>
 80096ba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80096be:	4299      	cmp	r1, r3
 80096c0:	d002      	beq.n	80096c8 <__swsetup_r+0x48>
 80096c2:	4628      	mov	r0, r5
 80096c4:	f7ff f944 	bl	8008950 <_free_r>
 80096c8:	2300      	movs	r3, #0
 80096ca:	6363      	str	r3, [r4, #52]	; 0x34
 80096cc:	89a3      	ldrh	r3, [r4, #12]
 80096ce:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80096d2:	81a3      	strh	r3, [r4, #12]
 80096d4:	2300      	movs	r3, #0
 80096d6:	6063      	str	r3, [r4, #4]
 80096d8:	6923      	ldr	r3, [r4, #16]
 80096da:	6023      	str	r3, [r4, #0]
 80096dc:	89a3      	ldrh	r3, [r4, #12]
 80096de:	f043 0308 	orr.w	r3, r3, #8
 80096e2:	81a3      	strh	r3, [r4, #12]
 80096e4:	6923      	ldr	r3, [r4, #16]
 80096e6:	b94b      	cbnz	r3, 80096fc <__swsetup_r+0x7c>
 80096e8:	89a3      	ldrh	r3, [r4, #12]
 80096ea:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80096ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80096f2:	d003      	beq.n	80096fc <__swsetup_r+0x7c>
 80096f4:	4621      	mov	r1, r4
 80096f6:	4628      	mov	r0, r5
 80096f8:	f000 f88c 	bl	8009814 <__smakebuf_r>
 80096fc:	89a0      	ldrh	r0, [r4, #12]
 80096fe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009702:	f010 0301 	ands.w	r3, r0, #1
 8009706:	d00a      	beq.n	800971e <__swsetup_r+0x9e>
 8009708:	2300      	movs	r3, #0
 800970a:	60a3      	str	r3, [r4, #8]
 800970c:	6963      	ldr	r3, [r4, #20]
 800970e:	425b      	negs	r3, r3
 8009710:	61a3      	str	r3, [r4, #24]
 8009712:	6923      	ldr	r3, [r4, #16]
 8009714:	b943      	cbnz	r3, 8009728 <__swsetup_r+0xa8>
 8009716:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800971a:	d1c4      	bne.n	80096a6 <__swsetup_r+0x26>
 800971c:	bd38      	pop	{r3, r4, r5, pc}
 800971e:	0781      	lsls	r1, r0, #30
 8009720:	bf58      	it	pl
 8009722:	6963      	ldrpl	r3, [r4, #20]
 8009724:	60a3      	str	r3, [r4, #8]
 8009726:	e7f4      	b.n	8009712 <__swsetup_r+0x92>
 8009728:	2000      	movs	r0, #0
 800972a:	e7f7      	b.n	800971c <__swsetup_r+0x9c>
 800972c:	20000120 	.word	0x20000120

08009730 <_raise_r>:
 8009730:	291f      	cmp	r1, #31
 8009732:	b538      	push	{r3, r4, r5, lr}
 8009734:	4604      	mov	r4, r0
 8009736:	460d      	mov	r5, r1
 8009738:	d904      	bls.n	8009744 <_raise_r+0x14>
 800973a:	2316      	movs	r3, #22
 800973c:	6003      	str	r3, [r0, #0]
 800973e:	f04f 30ff 	mov.w	r0, #4294967295
 8009742:	bd38      	pop	{r3, r4, r5, pc}
 8009744:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009746:	b112      	cbz	r2, 800974e <_raise_r+0x1e>
 8009748:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800974c:	b94b      	cbnz	r3, 8009762 <_raise_r+0x32>
 800974e:	4620      	mov	r0, r4
 8009750:	f000 f830 	bl	80097b4 <_getpid_r>
 8009754:	462a      	mov	r2, r5
 8009756:	4601      	mov	r1, r0
 8009758:	4620      	mov	r0, r4
 800975a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800975e:	f000 b817 	b.w	8009790 <_kill_r>
 8009762:	2b01      	cmp	r3, #1
 8009764:	d00a      	beq.n	800977c <_raise_r+0x4c>
 8009766:	1c59      	adds	r1, r3, #1
 8009768:	d103      	bne.n	8009772 <_raise_r+0x42>
 800976a:	2316      	movs	r3, #22
 800976c:	6003      	str	r3, [r0, #0]
 800976e:	2001      	movs	r0, #1
 8009770:	e7e7      	b.n	8009742 <_raise_r+0x12>
 8009772:	2400      	movs	r4, #0
 8009774:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009778:	4628      	mov	r0, r5
 800977a:	4798      	blx	r3
 800977c:	2000      	movs	r0, #0
 800977e:	e7e0      	b.n	8009742 <_raise_r+0x12>

08009780 <raise>:
 8009780:	4b02      	ldr	r3, [pc, #8]	; (800978c <raise+0xc>)
 8009782:	4601      	mov	r1, r0
 8009784:	6818      	ldr	r0, [r3, #0]
 8009786:	f7ff bfd3 	b.w	8009730 <_raise_r>
 800978a:	bf00      	nop
 800978c:	20000120 	.word	0x20000120

08009790 <_kill_r>:
 8009790:	b538      	push	{r3, r4, r5, lr}
 8009792:	4d07      	ldr	r5, [pc, #28]	; (80097b0 <_kill_r+0x20>)
 8009794:	2300      	movs	r3, #0
 8009796:	4604      	mov	r4, r0
 8009798:	4608      	mov	r0, r1
 800979a:	4611      	mov	r1, r2
 800979c:	602b      	str	r3, [r5, #0]
 800979e:	f7f7 fb17 	bl	8000dd0 <_kill>
 80097a2:	1c43      	adds	r3, r0, #1
 80097a4:	d102      	bne.n	80097ac <_kill_r+0x1c>
 80097a6:	682b      	ldr	r3, [r5, #0]
 80097a8:	b103      	cbz	r3, 80097ac <_kill_r+0x1c>
 80097aa:	6023      	str	r3, [r4, #0]
 80097ac:	bd38      	pop	{r3, r4, r5, pc}
 80097ae:	bf00      	nop
 80097b0:	20000628 	.word	0x20000628

080097b4 <_getpid_r>:
 80097b4:	f7f7 bb04 	b.w	8000dc0 <_getpid>

080097b8 <_malloc_usable_size_r>:
 80097b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80097bc:	1f18      	subs	r0, r3, #4
 80097be:	2b00      	cmp	r3, #0
 80097c0:	bfbc      	itt	lt
 80097c2:	580b      	ldrlt	r3, [r1, r0]
 80097c4:	18c0      	addlt	r0, r0, r3
 80097c6:	4770      	bx	lr

080097c8 <__swhatbuf_r>:
 80097c8:	b570      	push	{r4, r5, r6, lr}
 80097ca:	460c      	mov	r4, r1
 80097cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097d0:	2900      	cmp	r1, #0
 80097d2:	b096      	sub	sp, #88	; 0x58
 80097d4:	4615      	mov	r5, r2
 80097d6:	461e      	mov	r6, r3
 80097d8:	da0d      	bge.n	80097f6 <__swhatbuf_r+0x2e>
 80097da:	89a3      	ldrh	r3, [r4, #12]
 80097dc:	f013 0f80 	tst.w	r3, #128	; 0x80
 80097e0:	f04f 0100 	mov.w	r1, #0
 80097e4:	bf0c      	ite	eq
 80097e6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80097ea:	2340      	movne	r3, #64	; 0x40
 80097ec:	2000      	movs	r0, #0
 80097ee:	6031      	str	r1, [r6, #0]
 80097f0:	602b      	str	r3, [r5, #0]
 80097f2:	b016      	add	sp, #88	; 0x58
 80097f4:	bd70      	pop	{r4, r5, r6, pc}
 80097f6:	466a      	mov	r2, sp
 80097f8:	f000 f848 	bl	800988c <_fstat_r>
 80097fc:	2800      	cmp	r0, #0
 80097fe:	dbec      	blt.n	80097da <__swhatbuf_r+0x12>
 8009800:	9901      	ldr	r1, [sp, #4]
 8009802:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009806:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800980a:	4259      	negs	r1, r3
 800980c:	4159      	adcs	r1, r3
 800980e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009812:	e7eb      	b.n	80097ec <__swhatbuf_r+0x24>

08009814 <__smakebuf_r>:
 8009814:	898b      	ldrh	r3, [r1, #12]
 8009816:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009818:	079d      	lsls	r5, r3, #30
 800981a:	4606      	mov	r6, r0
 800981c:	460c      	mov	r4, r1
 800981e:	d507      	bpl.n	8009830 <__smakebuf_r+0x1c>
 8009820:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009824:	6023      	str	r3, [r4, #0]
 8009826:	6123      	str	r3, [r4, #16]
 8009828:	2301      	movs	r3, #1
 800982a:	6163      	str	r3, [r4, #20]
 800982c:	b002      	add	sp, #8
 800982e:	bd70      	pop	{r4, r5, r6, pc}
 8009830:	ab01      	add	r3, sp, #4
 8009832:	466a      	mov	r2, sp
 8009834:	f7ff ffc8 	bl	80097c8 <__swhatbuf_r>
 8009838:	9900      	ldr	r1, [sp, #0]
 800983a:	4605      	mov	r5, r0
 800983c:	4630      	mov	r0, r6
 800983e:	f7ff f8fb 	bl	8008a38 <_malloc_r>
 8009842:	b948      	cbnz	r0, 8009858 <__smakebuf_r+0x44>
 8009844:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009848:	059a      	lsls	r2, r3, #22
 800984a:	d4ef      	bmi.n	800982c <__smakebuf_r+0x18>
 800984c:	f023 0303 	bic.w	r3, r3, #3
 8009850:	f043 0302 	orr.w	r3, r3, #2
 8009854:	81a3      	strh	r3, [r4, #12]
 8009856:	e7e3      	b.n	8009820 <__smakebuf_r+0xc>
 8009858:	89a3      	ldrh	r3, [r4, #12]
 800985a:	6020      	str	r0, [r4, #0]
 800985c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009860:	81a3      	strh	r3, [r4, #12]
 8009862:	9b00      	ldr	r3, [sp, #0]
 8009864:	6163      	str	r3, [r4, #20]
 8009866:	9b01      	ldr	r3, [sp, #4]
 8009868:	6120      	str	r0, [r4, #16]
 800986a:	b15b      	cbz	r3, 8009884 <__smakebuf_r+0x70>
 800986c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009870:	4630      	mov	r0, r6
 8009872:	f000 f81d 	bl	80098b0 <_isatty_r>
 8009876:	b128      	cbz	r0, 8009884 <__smakebuf_r+0x70>
 8009878:	89a3      	ldrh	r3, [r4, #12]
 800987a:	f023 0303 	bic.w	r3, r3, #3
 800987e:	f043 0301 	orr.w	r3, r3, #1
 8009882:	81a3      	strh	r3, [r4, #12]
 8009884:	89a3      	ldrh	r3, [r4, #12]
 8009886:	431d      	orrs	r5, r3
 8009888:	81a5      	strh	r5, [r4, #12]
 800988a:	e7cf      	b.n	800982c <__smakebuf_r+0x18>

0800988c <_fstat_r>:
 800988c:	b538      	push	{r3, r4, r5, lr}
 800988e:	4d07      	ldr	r5, [pc, #28]	; (80098ac <_fstat_r+0x20>)
 8009890:	2300      	movs	r3, #0
 8009892:	4604      	mov	r4, r0
 8009894:	4608      	mov	r0, r1
 8009896:	4611      	mov	r1, r2
 8009898:	602b      	str	r3, [r5, #0]
 800989a:	f7f7 faf8 	bl	8000e8e <_fstat>
 800989e:	1c43      	adds	r3, r0, #1
 80098a0:	d102      	bne.n	80098a8 <_fstat_r+0x1c>
 80098a2:	682b      	ldr	r3, [r5, #0]
 80098a4:	b103      	cbz	r3, 80098a8 <_fstat_r+0x1c>
 80098a6:	6023      	str	r3, [r4, #0]
 80098a8:	bd38      	pop	{r3, r4, r5, pc}
 80098aa:	bf00      	nop
 80098ac:	20000628 	.word	0x20000628

080098b0 <_isatty_r>:
 80098b0:	b538      	push	{r3, r4, r5, lr}
 80098b2:	4d06      	ldr	r5, [pc, #24]	; (80098cc <_isatty_r+0x1c>)
 80098b4:	2300      	movs	r3, #0
 80098b6:	4604      	mov	r4, r0
 80098b8:	4608      	mov	r0, r1
 80098ba:	602b      	str	r3, [r5, #0]
 80098bc:	f7f7 faf7 	bl	8000eae <_isatty>
 80098c0:	1c43      	adds	r3, r0, #1
 80098c2:	d102      	bne.n	80098ca <_isatty_r+0x1a>
 80098c4:	682b      	ldr	r3, [r5, #0]
 80098c6:	b103      	cbz	r3, 80098ca <_isatty_r+0x1a>
 80098c8:	6023      	str	r3, [r4, #0]
 80098ca:	bd38      	pop	{r3, r4, r5, pc}
 80098cc:	20000628 	.word	0x20000628

080098d0 <_init>:
 80098d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098d2:	bf00      	nop
 80098d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098d6:	bc08      	pop	{r3}
 80098d8:	469e      	mov	lr, r3
 80098da:	4770      	bx	lr

080098dc <_fini>:
 80098dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098de:	bf00      	nop
 80098e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098e2:	bc08      	pop	{r3}
 80098e4:	469e      	mov	lr, r3
 80098e6:	4770      	bx	lr
