/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az389-136
+ date
Wed Oct 18 22:54:04 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1697669644
+ CACTUS_STARTTIME=1697669644
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.14.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.14.0
Compile date:      Oct 18 2023 (22:45:06)
Run date:          Oct 18 2023 (22:54:04+0000)
Run host:          fv-az389-136.hbj5htltzyauvpykp5onz33k1d.gx.internal.cloudapp.net (pid=129945)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az389-136
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7088116KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=f47045e0-61eb-5243-9e3d-e876f0bed1f1, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.2.0-1014-azure, OSVersion="#14~22.04.1-Ubuntu SMP Wed Sep 13 16:15:26 UTC 2023", HostName=fv-az389-136, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7088116KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=63, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v3 @ 2.40GHz", CPUStepping=2)
    L3Cache L#0: (P#0, size=30720KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#0, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 31457280 linesize 64 associativity 20 stride 1572864, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00314592 sec
      iterations=10000000... time=0.0319298 sec
      iterations=100000000... time=0.299781 sec
      iterations=400000000... time=1.20361 sec
      iterations=400000000... time=0.89701 sec
      result: 2.60924 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00328682 sec
      iterations=10000000... time=0.0326925 sec
      iterations=100000000... time=0.325412 sec
      iterations=300000000... time=0.999381 sec
      iterations=600000000... time=1.96499 sec
      result: 9.77102 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00191261 sec
      iterations=10000000... time=0.0223051 sec
      iterations=100000000... time=0.197057 sec
      iterations=600000000... time=1.23496 sec
      result: 7.77354 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000149401 sec
      iterations=10000... time=0.00156861 sec
      iterations=100000... time=0.0153108 sec
      iterations=1000000... time=0.151864 sec
      iterations=7000000... time=1.0619 sec
      result: 1.51699 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000524804 sec
      iterations=10000... time=0.00491363 sec
      iterations=100000... time=0.0497512 sec
      iterations=1000000... time=0.530991 sec
      iterations=2000000... time=1.03152 sec
      result: 5.1576 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=9e-07 sec
      iterations=10... time=3.2e-06 sec
      iterations=100... time=2.87e-05 sec
      iterations=1000... time=0.000296002 sec
      iterations=10000... time=0.00272362 sec
      iterations=100000... time=0.0290055 sec
      iterations=1000000... time=0.299009 sec
      iterations=4000000... time=1.17809 sec
      result: 83.4434 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=6.9e-06 sec
      iterations=10... time=5.34e-05 sec
      iterations=100... time=0.000418903 sec
      iterations=1000... time=0.00416312 sec
      iterations=10000... time=0.0430152 sec
      iterations=100000... time=0.431622 sec
      iterations=300000... time=1.29684 sec
      result: 45.4817 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.8e-06 sec
      iterations=10000... time=3.06e-05 sec
      iterations=100000... time=0.000297302 sec
      iterations=1000000... time=0.00301052 sec
      iterations=10000000... time=0.0301778 sec
      iterations=100000000... time=0.307458 sec
      iterations=400000000... time=1.19353 sec
      result: 0.372979 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.07e-05 sec
      iterations=10000... time=0.000180002 sec
      iterations=100000... time=0.00171221 sec
      iterations=1000000... time=0.0179235 sec
      iterations=10000000... time=0.177401 sec
      iterations=60000000... time=1.09279 sec
      result: 2.27664 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=9e-07 sec
      iterations=10... time=6.2e-06 sec
      iterations=100... time=5.9801e-05 sec
      iterations=1000... time=0.000742906 sec
      iterations=10000... time=0.00603075 sec
      iterations=100000... time=0.059687 sec
      iterations=1000000... time=0.614562 sec
      iterations=2000000... time=1.2046 sec
      result: 40.8035 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.1e-06 sec
      iterations=10... time=9.4701e-05 sec
      iterations=100... time=0.000838207 sec
      iterations=1000... time=0.00840377 sec
      iterations=10000... time=0.0839615 sec
      iterations=100000... time=0.866533 sec
      iterations=200000... time=1.7046 sec
      result: 23.0679 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.5e-05 sec
      iterations=10... time=0.000211703 sec
      iterations=100... time=0.00215543 sec
      iterations=1000... time=0.0220973 sec
      iterations=10000... time=0.209815 sec
      iterations=50000... time=1.06617 sec
      result: 0.0810379 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=3.05e-05 sec
      iterations=10... time=0.000433807 sec
      iterations=100... time=0.00359046 sec
      iterations=1000... time=0.0389579 sec
      iterations=10000... time=0.385158 sec
      iterations=30000... time=1.1373 sec
      result: 0.320944 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00426627 sec
      iterations=10... time=0.0402636 sec
      iterations=100... time=0.407203 sec
      iterations=300... time=1.23646 sec
      result: 0.359464 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00302307 sec
      iterations=10000000... time=0.0310427 sec
      iterations=100000000... time=0.307154 sec
      iterations=400000000... time=1.24608 sec
      iterations=400000000... time=0.929337 sec
      result: 2.52569 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00330817 sec
      iterations=10000000... time=0.0333054 sec
      iterations=100000000... time=0.335928 sec
      iterations=300000000... time=1.01939 sec
      result: 9.41742 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00208318 sec
      iterations=10000000... time=0.0210554 sec
      iterations=100000000... time=0.200644 sec
      iterations=500000000... time=1.03405 sec
      result: 7.7366 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000149202 sec
      iterations=10000... time=0.00148692 sec
      iterations=100000... time=0.0150353 sec
      iterations=1000000... time=0.160117 sec
      iterations=7000000... time=1.08448 sec
      result: 1.54926 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000503158 sec
      iterations=10000... time=0.00507282 sec
      iterations=100000... time=0.0529785 sec
      iterations=1000000... time=0.527266 sec
      iterations=2000000... time=1.03591 sec
      result: 5.17955 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=3.2e-06 sec
      iterations=100... time=2.9501e-05 sec
      iterations=1000... time=0.000293352 sec
      iterations=10000... time=0.00296852 sec
      iterations=100000... time=0.0292087 sec
      iterations=1000000... time=0.316629 sec
      iterations=3000000... time=0.914152 sec
      iterations=6000000... time=1.81853 sec
      result: 81.0852 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=5.9e-06 sec
      iterations=10... time=5.03505e-05 sec
      iterations=100... time=0.000544109 sec
      iterations=1000... time=0.00499574 sec
      iterations=10000... time=0.0500897 sec
      iterations=100000... time=0.51126 sec
      iterations=200000... time=1.03643 sec
      result: 37.9396 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.65e-06 sec
      iterations=10000... time=3.0001e-05 sec
      iterations=100000... time=0.000297205 sec
      iterations=1000000... time=0.00304196 sec
      iterations=10000000... time=0.033456 sec
      iterations=100000000... time=0.304517 sec
      iterations=400000000... time=1.2419 sec
      result: 0.388093 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.155e-05 sec
      iterations=10000... time=0.000186202 sec
      iterations=100000... time=0.00187592 sec
      iterations=1000000... time=0.0179814 sec
      iterations=10000000... time=0.184242 sec
      iterations=60000000... time=1.12081 sec
      result: 2.33503 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6.5e-07 sec
      iterations=10... time=4.65e-06 sec
      iterations=100... time=4.455e-05 sec
      iterations=1000... time=0.000443154 sec
      iterations=10000... time=0.00638521 sec
      iterations=100000... time=0.0497699 sec
      iterations=1000000... time=0.466246 sec
      iterations=2000000... time=0.916798 sec
      iterations=4000000... time=1.83357 sec
      result: 53.6134 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.451e-06 sec
      iterations=10... time=8.3901e-05 sec
      iterations=100... time=0.000848759 sec
      iterations=1000... time=0.00875095 sec
      iterations=10000... time=0.0859838 sec
      iterations=100000... time=0.861788 sec
      iterations=200000... time=1.72718 sec
      result: 22.7664 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=2.7e-06 sec
      iterations=10... time=2.56e-05 sec
      iterations=100... time=0.000249753 sec
      iterations=1000... time=0.00302113 sec
      iterations=10000... time=0.0261335 sec
      iterations=100000... time=0.261302 sec
      iterations=400000... time=1.0814 sec
      result: 0.269649 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.15005e-05 sec
      iterations=10... time=0.000135951 sec
      iterations=100... time=0.00248437 sec
      iterations=1000... time=0.0119879 sec
      iterations=10000... time=0.135388 sec
      iterations=80000... time=1.0224 sec
      result: 0.456338 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00100486 sec
      iterations=10... time=0.0105138 sec
      iterations=100... time=0.109222 sec
      iterations=1000... time=1.11734 sec
      result: 1.32596 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Wed Oct 18 22:55:00 UTC 2023
+ echo Done.
Done.
  Elapsed time: 56.6 s
