
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//setterm_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401710 <.init>:
  401710:	stp	x29, x30, [sp, #-16]!
  401714:	mov	x29, sp
  401718:	bl	401c00 <tigetstr@plt+0x60>
  40171c:	ldp	x29, x30, [sp], #16
  401720:	ret

Disassembly of section .plt:

0000000000401730 <memcpy@plt-0x20>:
  401730:	stp	x16, x30, [sp, #-16]!
  401734:	adrp	x16, 41a000 <tigetstr@plt+0x18460>
  401738:	ldr	x17, [x16, #4088]
  40173c:	add	x16, x16, #0xff8
  401740:	br	x17
  401744:	nop
  401748:	nop
  40174c:	nop

0000000000401750 <memcpy@plt>:
  401750:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401754:	ldr	x17, [x16]
  401758:	add	x16, x16, #0x0
  40175c:	br	x17

0000000000401760 <_exit@plt>:
  401760:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401764:	ldr	x17, [x16, #8]
  401768:	add	x16, x16, #0x8
  40176c:	br	x17

0000000000401770 <strtoul@plt>:
  401770:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401774:	ldr	x17, [x16, #16]
  401778:	add	x16, x16, #0x10
  40177c:	br	x17

0000000000401780 <strlen@plt>:
  401780:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401784:	ldr	x17, [x16, #24]
  401788:	add	x16, x16, #0x18
  40178c:	br	x17

0000000000401790 <fputs@plt>:
  401790:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401794:	ldr	x17, [x16, #32]
  401798:	add	x16, x16, #0x20
  40179c:	br	x17

00000000004017a0 <exit@plt>:
  4017a0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4017a4:	ldr	x17, [x16, #40]
  4017a8:	add	x16, x16, #0x28
  4017ac:	br	x17

00000000004017b0 <dup@plt>:
  4017b0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4017b4:	ldr	x17, [x16, #48]
  4017b8:	add	x16, x16, #0x30
  4017bc:	br	x17

00000000004017c0 <setupterm@plt>:
  4017c0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4017c4:	ldr	x17, [x16, #56]
  4017c8:	add	x16, x16, #0x38
  4017cc:	br	x17

00000000004017d0 <strtoimax@plt>:
  4017d0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4017d4:	ldr	x17, [x16, #64]
  4017d8:	add	x16, x16, #0x40
  4017dc:	br	x17

00000000004017e0 <strtod@plt>:
  4017e0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4017e4:	ldr	x17, [x16, #72]
  4017e8:	add	x16, x16, #0x48
  4017ec:	br	x17

00000000004017f0 <putp@plt>:
  4017f0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4017f4:	ldr	x17, [x16, #80]
  4017f8:	add	x16, x16, #0x50
  4017fc:	br	x17

0000000000401800 <__cxa_atexit@plt>:
  401800:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401804:	ldr	x17, [x16, #88]
  401808:	add	x16, x16, #0x58
  40180c:	br	x17

0000000000401810 <fputc@plt>:
  401810:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401814:	ldr	x17, [x16, #96]
  401818:	add	x16, x16, #0x60
  40181c:	br	x17

0000000000401820 <getopt_long_only@plt>:
  401820:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401824:	ldr	x17, [x16, #104]
  401828:	add	x16, x16, #0x68
  40182c:	br	x17

0000000000401830 <__fpending@plt>:
  401830:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401834:	ldr	x17, [x16, #112]
  401838:	add	x16, x16, #0x70
  40183c:	br	x17

0000000000401840 <snprintf@plt>:
  401840:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401844:	ldr	x17, [x16, #120]
  401848:	add	x16, x16, #0x78
  40184c:	br	x17

0000000000401850 <localeconv@plt>:
  401850:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401854:	ldr	x17, [x16, #128]
  401858:	add	x16, x16, #0x80
  40185c:	br	x17

0000000000401860 <tcgetattr@plt>:
  401860:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401864:	ldr	x17, [x16, #136]
  401868:	add	x16, x16, #0x88
  40186c:	br	x17

0000000000401870 <fileno@plt>:
  401870:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401874:	ldr	x17, [x16, #144]
  401878:	add	x16, x16, #0x90
  40187c:	br	x17

0000000000401880 <klogctl@plt>:
  401880:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401884:	ldr	x17, [x16, #152]
  401888:	add	x16, x16, #0x98
  40188c:	br	x17

0000000000401890 <fclose@plt>:
  401890:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401894:	ldr	x17, [x16, #160]
  401898:	add	x16, x16, #0xa0
  40189c:	br	x17

00000000004018a0 <fopen@plt>:
  4018a0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4018a4:	ldr	x17, [x16, #168]
  4018a8:	add	x16, x16, #0xa8
  4018ac:	br	x17

00000000004018b0 <malloc@plt>:
  4018b0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4018b4:	ldr	x17, [x16, #176]
  4018b8:	add	x16, x16, #0xb0
  4018bc:	br	x17

00000000004018c0 <open@plt>:
  4018c0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4018c4:	ldr	x17, [x16, #184]
  4018c8:	add	x16, x16, #0xb8
  4018cc:	br	x17

00000000004018d0 <strncmp@plt>:
  4018d0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4018d4:	ldr	x17, [x16, #192]
  4018d8:	add	x16, x16, #0xc0
  4018dc:	br	x17

00000000004018e0 <bindtextdomain@plt>:
  4018e0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4018e4:	ldr	x17, [x16, #200]
  4018e8:	add	x16, x16, #0xc8
  4018ec:	br	x17

00000000004018f0 <__libc_start_main@plt>:
  4018f0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4018f4:	ldr	x17, [x16, #208]
  4018f8:	add	x16, x16, #0xd0
  4018fc:	br	x17

0000000000401900 <fgetc@plt>:
  401900:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401904:	ldr	x17, [x16, #216]
  401908:	add	x16, x16, #0xd8
  40190c:	br	x17

0000000000401910 <memset@plt>:
  401910:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401914:	ldr	x17, [x16, #224]
  401918:	add	x16, x16, #0xe0
  40191c:	br	x17

0000000000401920 <strdup@plt>:
  401920:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401924:	ldr	x17, [x16, #232]
  401928:	add	x16, x16, #0xe8
  40192c:	br	x17

0000000000401930 <close@plt>:
  401930:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401934:	ldr	x17, [x16, #240]
  401938:	add	x16, x16, #0xf0
  40193c:	br	x17

0000000000401940 <__gmon_start__@plt>:
  401940:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401944:	ldr	x17, [x16, #248]
  401948:	add	x16, x16, #0xf8
  40194c:	br	x17

0000000000401950 <write@plt>:
  401950:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401954:	ldr	x17, [x16, #256]
  401958:	add	x16, x16, #0x100
  40195c:	br	x17

0000000000401960 <strtoumax@plt>:
  401960:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401964:	ldr	x17, [x16, #264]
  401968:	add	x16, x16, #0x108
  40196c:	br	x17

0000000000401970 <abort@plt>:
  401970:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401974:	ldr	x17, [x16, #272]
  401978:	add	x16, x16, #0x110
  40197c:	br	x17

0000000000401980 <textdomain@plt>:
  401980:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401984:	ldr	x17, [x16, #280]
  401988:	add	x16, x16, #0x118
  40198c:	br	x17

0000000000401990 <strcmp@plt>:
  401990:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401994:	ldr	x17, [x16, #288]
  401998:	add	x16, x16, #0x120
  40199c:	br	x17

00000000004019a0 <warn@plt>:
  4019a0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4019a4:	ldr	x17, [x16, #296]
  4019a8:	add	x16, x16, #0x128
  4019ac:	br	x17

00000000004019b0 <__ctype_b_loc@plt>:
  4019b0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4019b4:	ldr	x17, [x16, #304]
  4019b8:	add	x16, x16, #0x130
  4019bc:	br	x17

00000000004019c0 <strtol@plt>:
  4019c0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4019c4:	ldr	x17, [x16, #312]
  4019c8:	add	x16, x16, #0x138
  4019cc:	br	x17

00000000004019d0 <free@plt>:
  4019d0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4019d4:	ldr	x17, [x16, #320]
  4019d8:	add	x16, x16, #0x140
  4019dc:	br	x17

00000000004019e0 <nanosleep@plt>:
  4019e0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4019e4:	ldr	x17, [x16, #328]
  4019e8:	add	x16, x16, #0x148
  4019ec:	br	x17

00000000004019f0 <vasprintf@plt>:
  4019f0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4019f4:	ldr	x17, [x16, #336]
  4019f8:	add	x16, x16, #0x150
  4019fc:	br	x17

0000000000401a00 <strndup@plt>:
  401a00:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401a04:	ldr	x17, [x16, #344]
  401a08:	add	x16, x16, #0x158
  401a0c:	br	x17

0000000000401a10 <strspn@plt>:
  401a10:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401a14:	ldr	x17, [x16, #352]
  401a18:	add	x16, x16, #0x160
  401a1c:	br	x17

0000000000401a20 <strchr@plt>:
  401a20:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401a24:	ldr	x17, [x16, #360]
  401a28:	add	x16, x16, #0x168
  401a2c:	br	x17

0000000000401a30 <fwrite@plt>:
  401a30:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401a34:	ldr	x17, [x16, #368]
  401a38:	add	x16, x16, #0x170
  401a3c:	br	x17

0000000000401a40 <fcntl@plt>:
  401a40:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401a44:	ldr	x17, [x16, #376]
  401a48:	add	x16, x16, #0x178
  401a4c:	br	x17

0000000000401a50 <fflush@plt>:
  401a50:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401a54:	ldr	x17, [x16, #384]
  401a58:	add	x16, x16, #0x180
  401a5c:	br	x17

0000000000401a60 <warnx@plt>:
  401a60:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401a64:	ldr	x17, [x16, #392]
  401a68:	add	x16, x16, #0x188
  401a6c:	br	x17

0000000000401a70 <read@plt>:
  401a70:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401a74:	ldr	x17, [x16, #400]
  401a78:	add	x16, x16, #0x190
  401a7c:	br	x17

0000000000401a80 <tcsetattr@plt>:
  401a80:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401a84:	ldr	x17, [x16, #408]
  401a88:	add	x16, x16, #0x198
  401a8c:	br	x17

0000000000401a90 <isatty@plt>:
  401a90:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401a94:	ldr	x17, [x16, #416]
  401a98:	add	x16, x16, #0x1a0
  401a9c:	br	x17

0000000000401aa0 <select@plt>:
  401aa0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401aa4:	ldr	x17, [x16, #424]
  401aa8:	add	x16, x16, #0x1a8
  401aac:	br	x17

0000000000401ab0 <__isoc99_sscanf@plt>:
  401ab0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401ab4:	ldr	x17, [x16, #432]
  401ab8:	add	x16, x16, #0x1b0
  401abc:	br	x17

0000000000401ac0 <errx@plt>:
  401ac0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401ac4:	ldr	x17, [x16, #440]
  401ac8:	add	x16, x16, #0x1b8
  401acc:	br	x17

0000000000401ad0 <strcspn@plt>:
  401ad0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401ad4:	ldr	x17, [x16, #448]
  401ad8:	add	x16, x16, #0x1c0
  401adc:	br	x17

0000000000401ae0 <printf@plt>:
  401ae0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401ae4:	ldr	x17, [x16, #456]
  401ae8:	add	x16, x16, #0x1c8
  401aec:	br	x17

0000000000401af0 <__assert_fail@plt>:
  401af0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401af4:	ldr	x17, [x16, #464]
  401af8:	add	x16, x16, #0x1d0
  401afc:	br	x17

0000000000401b00 <__errno_location@plt>:
  401b00:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401b04:	ldr	x17, [x16, #472]
  401b08:	add	x16, x16, #0x1d8
  401b0c:	br	x17

0000000000401b10 <getenv@plt>:
  401b10:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401b14:	ldr	x17, [x16, #480]
  401b18:	add	x16, x16, #0x1e0
  401b1c:	br	x17

0000000000401b20 <putchar@plt>:
  401b20:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401b24:	ldr	x17, [x16, #488]
  401b28:	add	x16, x16, #0x1e8
  401b2c:	br	x17

0000000000401b30 <tigetnum@plt>:
  401b30:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401b34:	ldr	x17, [x16, #496]
  401b38:	add	x16, x16, #0x1f0
  401b3c:	br	x17

0000000000401b40 <gettext@plt>:
  401b40:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401b44:	ldr	x17, [x16, #504]
  401b48:	add	x16, x16, #0x1f8
  401b4c:	br	x17

0000000000401b50 <fprintf@plt>:
  401b50:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401b54:	ldr	x17, [x16, #512]
  401b58:	add	x16, x16, #0x200
  401b5c:	br	x17

0000000000401b60 <err@plt>:
  401b60:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401b64:	ldr	x17, [x16, #520]
  401b68:	add	x16, x16, #0x208
  401b6c:	br	x17

0000000000401b70 <ioctl@plt>:
  401b70:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401b74:	ldr	x17, [x16, #528]
  401b78:	add	x16, x16, #0x210
  401b7c:	br	x17

0000000000401b80 <setlocale@plt>:
  401b80:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401b84:	ldr	x17, [x16, #536]
  401b88:	add	x16, x16, #0x218
  401b8c:	br	x17

0000000000401b90 <ferror@plt>:
  401b90:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401b94:	ldr	x17, [x16, #544]
  401b98:	add	x16, x16, #0x220
  401b9c:	br	x17

0000000000401ba0 <tigetstr@plt>:
  401ba0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401ba4:	ldr	x17, [x16, #552]
  401ba8:	add	x16, x16, #0x228
  401bac:	br	x17

Disassembly of section .text:

0000000000401bb0 <.text>:
  401bb0:	mov	x29, #0x0                   	// #0
  401bb4:	mov	x30, #0x0                   	// #0
  401bb8:	mov	x5, x0
  401bbc:	ldr	x1, [sp]
  401bc0:	add	x2, sp, #0x8
  401bc4:	mov	x6, sp
  401bc8:	movz	x0, #0x0, lsl #48
  401bcc:	movk	x0, #0x0, lsl #32
  401bd0:	movk	x0, #0x40, lsl #16
  401bd4:	movk	x0, #0x5840
  401bd8:	movz	x3, #0x0, lsl #48
  401bdc:	movk	x3, #0x0, lsl #32
  401be0:	movk	x3, #0x40, lsl #16
  401be4:	movk	x3, #0x84e0
  401be8:	movz	x4, #0x0, lsl #48
  401bec:	movk	x4, #0x0, lsl #32
  401bf0:	movk	x4, #0x40, lsl #16
  401bf4:	movk	x4, #0x8560
  401bf8:	bl	4018f0 <__libc_start_main@plt>
  401bfc:	bl	401970 <abort@plt>
  401c00:	adrp	x0, 41a000 <tigetstr@plt+0x18460>
  401c04:	ldr	x0, [x0, #4064]
  401c08:	cbz	x0, 401c10 <tigetstr@plt+0x70>
  401c0c:	b	401940 <__gmon_start__@plt>
  401c10:	ret
  401c14:	stp	x29, x30, [sp, #-32]!
  401c18:	mov	x29, sp
  401c1c:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  401c20:	add	x0, x0, #0x2b0
  401c24:	str	x0, [sp, #24]
  401c28:	ldr	x0, [sp, #24]
  401c2c:	str	x0, [sp, #24]
  401c30:	ldr	x1, [sp, #24]
  401c34:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  401c38:	add	x0, x0, #0x2b0
  401c3c:	cmp	x1, x0
  401c40:	b.eq	401c7c <tigetstr@plt+0xdc>  // b.none
  401c44:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  401c48:	add	x0, x0, #0x590
  401c4c:	ldr	x0, [x0]
  401c50:	str	x0, [sp, #16]
  401c54:	ldr	x0, [sp, #16]
  401c58:	str	x0, [sp, #16]
  401c5c:	ldr	x0, [sp, #16]
  401c60:	cmp	x0, #0x0
  401c64:	b.eq	401c80 <tigetstr@plt+0xe0>  // b.none
  401c68:	ldr	x1, [sp, #16]
  401c6c:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  401c70:	add	x0, x0, #0x2b0
  401c74:	blr	x1
  401c78:	b	401c80 <tigetstr@plt+0xe0>
  401c7c:	nop
  401c80:	ldp	x29, x30, [sp], #32
  401c84:	ret
  401c88:	stp	x29, x30, [sp, #-48]!
  401c8c:	mov	x29, sp
  401c90:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  401c94:	add	x0, x0, #0x2b0
  401c98:	str	x0, [sp, #40]
  401c9c:	ldr	x0, [sp, #40]
  401ca0:	str	x0, [sp, #40]
  401ca4:	ldr	x1, [sp, #40]
  401ca8:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  401cac:	add	x0, x0, #0x2b0
  401cb0:	sub	x0, x1, x0
  401cb4:	asr	x0, x0, #3
  401cb8:	lsr	x1, x0, #63
  401cbc:	add	x0, x1, x0
  401cc0:	asr	x0, x0, #1
  401cc4:	str	x0, [sp, #32]
  401cc8:	ldr	x0, [sp, #32]
  401ccc:	cmp	x0, #0x0
  401cd0:	b.eq	401d10 <tigetstr@plt+0x170>  // b.none
  401cd4:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  401cd8:	add	x0, x0, #0x598
  401cdc:	ldr	x0, [x0]
  401ce0:	str	x0, [sp, #24]
  401ce4:	ldr	x0, [sp, #24]
  401ce8:	str	x0, [sp, #24]
  401cec:	ldr	x0, [sp, #24]
  401cf0:	cmp	x0, #0x0
  401cf4:	b.eq	401d14 <tigetstr@plt+0x174>  // b.none
  401cf8:	ldr	x2, [sp, #24]
  401cfc:	ldr	x1, [sp, #32]
  401d00:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  401d04:	add	x0, x0, #0x2b0
  401d08:	blr	x2
  401d0c:	b	401d14 <tigetstr@plt+0x174>
  401d10:	nop
  401d14:	ldp	x29, x30, [sp], #48
  401d18:	ret
  401d1c:	stp	x29, x30, [sp, #-16]!
  401d20:	mov	x29, sp
  401d24:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  401d28:	add	x0, x0, #0x2d8
  401d2c:	ldrb	w0, [x0]
  401d30:	and	x0, x0, #0xff
  401d34:	cmp	x0, #0x0
  401d38:	b.ne	401d54 <tigetstr@plt+0x1b4>  // b.any
  401d3c:	bl	401c14 <tigetstr@plt+0x74>
  401d40:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  401d44:	add	x0, x0, #0x2d8
  401d48:	mov	w1, #0x1                   	// #1
  401d4c:	strb	w1, [x0]
  401d50:	b	401d58 <tigetstr@plt+0x1b8>
  401d54:	nop
  401d58:	ldp	x29, x30, [sp], #16
  401d5c:	ret
  401d60:	stp	x29, x30, [sp, #-16]!
  401d64:	mov	x29, sp
  401d68:	bl	401c88 <tigetstr@plt+0xe8>
  401d6c:	nop
  401d70:	ldp	x29, x30, [sp], #16
  401d74:	ret
  401d78:	stp	x29, x30, [sp, #-48]!
  401d7c:	mov	x29, sp
  401d80:	str	w0, [sp, #28]
  401d84:	ldr	w1, [sp, #28]
  401d88:	mov	w0, #0xde83                	// #56963
  401d8c:	movk	w0, #0x431b, lsl #16
  401d90:	umull	x0, w1, w0
  401d94:	lsr	x0, x0, #32
  401d98:	lsr	w0, w0, #18
  401d9c:	mov	w0, w0
  401da0:	str	x0, [sp, #32]
  401da4:	ldr	w1, [sp, #28]
  401da8:	mov	w0, #0xde83                	// #56963
  401dac:	movk	w0, #0x431b, lsl #16
  401db0:	umull	x0, w1, w0
  401db4:	lsr	x0, x0, #32
  401db8:	lsr	w0, w0, #18
  401dbc:	mov	w2, #0x4240                	// #16960
  401dc0:	movk	w2, #0xf, lsl #16
  401dc4:	mul	w0, w0, w2
  401dc8:	sub	w0, w1, w0
  401dcc:	mov	w1, w0
  401dd0:	mov	x0, x1
  401dd4:	lsl	x0, x0, #5
  401dd8:	sub	x0, x0, x1
  401ddc:	lsl	x0, x0, #2
  401de0:	add	x0, x0, x1
  401de4:	lsl	x0, x0, #3
  401de8:	str	x0, [sp, #40]
  401dec:	add	x0, sp, #0x20
  401df0:	mov	x1, #0x0                   	// #0
  401df4:	bl	4019e0 <nanosleep@plt>
  401df8:	ldp	x29, x30, [sp], #48
  401dfc:	ret
  401e00:	stp	x29, x30, [sp, #-64]!
  401e04:	mov	x29, sp
  401e08:	str	w0, [sp, #44]
  401e0c:	str	x1, [sp, #32]
  401e10:	str	x2, [sp, #24]
  401e14:	b	401eb4 <tigetstr@plt+0x314>
  401e18:	bl	401b00 <__errno_location@plt>
  401e1c:	str	wzr, [x0]
  401e20:	ldr	x2, [sp, #24]
  401e24:	ldr	x1, [sp, #32]
  401e28:	ldr	w0, [sp, #44]
  401e2c:	bl	401950 <write@plt>
  401e30:	str	x0, [sp, #56]
  401e34:	ldr	x0, [sp, #56]
  401e38:	cmp	x0, #0x0
  401e3c:	b.le	401e70 <tigetstr@plt+0x2d0>
  401e40:	ldr	x0, [sp, #56]
  401e44:	ldr	x1, [sp, #24]
  401e48:	sub	x0, x1, x0
  401e4c:	str	x0, [sp, #24]
  401e50:	ldr	x0, [sp, #24]
  401e54:	cmp	x0, #0x0
  401e58:	b.eq	401e98 <tigetstr@plt+0x2f8>  // b.none
  401e5c:	ldr	x0, [sp, #56]
  401e60:	ldr	x1, [sp, #32]
  401e64:	add	x0, x1, x0
  401e68:	str	x0, [sp, #32]
  401e6c:	b	401e98 <tigetstr@plt+0x2f8>
  401e70:	bl	401b00 <__errno_location@plt>
  401e74:	ldr	w0, [x0]
  401e78:	cmp	w0, #0x4
  401e7c:	b.eq	401e98 <tigetstr@plt+0x2f8>  // b.none
  401e80:	bl	401b00 <__errno_location@plt>
  401e84:	ldr	w0, [x0]
  401e88:	cmp	w0, #0xb
  401e8c:	b.eq	401e98 <tigetstr@plt+0x2f8>  // b.none
  401e90:	mov	w0, #0xffffffff            	// #-1
  401e94:	b	401ec4 <tigetstr@plt+0x324>
  401e98:	bl	401b00 <__errno_location@plt>
  401e9c:	ldr	w0, [x0]
  401ea0:	cmp	w0, #0xb
  401ea4:	b.ne	401eb4 <tigetstr@plt+0x314>  // b.any
  401ea8:	mov	w0, #0xd090                	// #53392
  401eac:	movk	w0, #0x3, lsl #16
  401eb0:	bl	401d78 <tigetstr@plt+0x1d8>
  401eb4:	ldr	x0, [sp, #24]
  401eb8:	cmp	x0, #0x0
  401ebc:	b.ne	401e18 <tigetstr@plt+0x278>  // b.any
  401ec0:	mov	w0, #0x0                   	// #0
  401ec4:	ldp	x29, x30, [sp], #64
  401ec8:	ret
  401ecc:	stp	x29, x30, [sp, #-48]!
  401ed0:	mov	x29, sp
  401ed4:	str	x0, [sp, #24]
  401ed8:	ldr	x0, [sp, #24]
  401edc:	bl	401830 <__fpending@plt>
  401ee0:	cmp	x0, #0x0
  401ee4:	cset	w0, ne  // ne = any
  401ee8:	and	w0, w0, #0xff
  401eec:	str	w0, [sp, #44]
  401ef0:	ldr	x0, [sp, #24]
  401ef4:	bl	401b90 <ferror@plt>
  401ef8:	cmp	w0, #0x0
  401efc:	cset	w0, ne  // ne = any
  401f00:	and	w0, w0, #0xff
  401f04:	str	w0, [sp, #40]
  401f08:	ldr	x0, [sp, #24]
  401f0c:	bl	401890 <fclose@plt>
  401f10:	cmp	w0, #0x0
  401f14:	cset	w0, ne  // ne = any
  401f18:	and	w0, w0, #0xff
  401f1c:	str	w0, [sp, #36]
  401f20:	ldr	w0, [sp, #40]
  401f24:	cmp	w0, #0x0
  401f28:	b.ne	401f54 <tigetstr@plt+0x3b4>  // b.any
  401f2c:	ldr	w0, [sp, #36]
  401f30:	cmp	w0, #0x0
  401f34:	b.eq	401f80 <tigetstr@plt+0x3e0>  // b.none
  401f38:	ldr	w0, [sp, #44]
  401f3c:	cmp	w0, #0x0
  401f40:	b.ne	401f54 <tigetstr@plt+0x3b4>  // b.any
  401f44:	bl	401b00 <__errno_location@plt>
  401f48:	ldr	w0, [x0]
  401f4c:	cmp	w0, #0x9
  401f50:	b.eq	401f80 <tigetstr@plt+0x3e0>  // b.none
  401f54:	ldr	w0, [sp, #36]
  401f58:	cmp	w0, #0x0
  401f5c:	b.ne	401f78 <tigetstr@plt+0x3d8>  // b.any
  401f60:	bl	401b00 <__errno_location@plt>
  401f64:	ldr	w0, [x0]
  401f68:	cmp	w0, #0x20
  401f6c:	b.eq	401f78 <tigetstr@plt+0x3d8>  // b.none
  401f70:	bl	401b00 <__errno_location@plt>
  401f74:	str	wzr, [x0]
  401f78:	mov	w0, #0xffffffff            	// #-1
  401f7c:	b	401f84 <tigetstr@plt+0x3e4>
  401f80:	mov	w0, #0x0                   	// #0
  401f84:	ldp	x29, x30, [sp], #48
  401f88:	ret
  401f8c:	stp	x29, x30, [sp, #-48]!
  401f90:	mov	x29, sp
  401f94:	str	x0, [sp, #24]
  401f98:	bl	401b00 <__errno_location@plt>
  401f9c:	str	wzr, [x0]
  401fa0:	ldr	x0, [sp, #24]
  401fa4:	bl	401b90 <ferror@plt>
  401fa8:	cmp	w0, #0x0
  401fac:	b.ne	402008 <tigetstr@plt+0x468>  // b.any
  401fb0:	ldr	x0, [sp, #24]
  401fb4:	bl	401a50 <fflush@plt>
  401fb8:	cmp	w0, #0x0
  401fbc:	b.ne	402008 <tigetstr@plt+0x468>  // b.any
  401fc0:	ldr	x0, [sp, #24]
  401fc4:	bl	401870 <fileno@plt>
  401fc8:	str	w0, [sp, #44]
  401fcc:	ldr	w0, [sp, #44]
  401fd0:	cmp	w0, #0x0
  401fd4:	b.lt	402010 <tigetstr@plt+0x470>  // b.tstop
  401fd8:	ldr	w0, [sp, #44]
  401fdc:	bl	4017b0 <dup@plt>
  401fe0:	str	w0, [sp, #44]
  401fe4:	ldr	w0, [sp, #44]
  401fe8:	cmp	w0, #0x0
  401fec:	b.lt	402010 <tigetstr@plt+0x470>  // b.tstop
  401ff0:	ldr	w0, [sp, #44]
  401ff4:	bl	401930 <close@plt>
  401ff8:	cmp	w0, #0x0
  401ffc:	b.ne	402010 <tigetstr@plt+0x470>  // b.any
  402000:	mov	w0, #0x0                   	// #0
  402004:	b	402030 <tigetstr@plt+0x490>
  402008:	nop
  40200c:	b	402014 <tigetstr@plt+0x474>
  402010:	nop
  402014:	bl	401b00 <__errno_location@plt>
  402018:	ldr	w0, [x0]
  40201c:	cmp	w0, #0x9
  402020:	b.ne	40202c <tigetstr@plt+0x48c>  // b.any
  402024:	mov	w0, #0x0                   	// #0
  402028:	b	402030 <tigetstr@plt+0x490>
  40202c:	mov	w0, #0xffffffff            	// #-1
  402030:	ldp	x29, x30, [sp], #48
  402034:	ret
  402038:	stp	x29, x30, [sp, #-16]!
  40203c:	mov	x29, sp
  402040:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  402044:	add	x0, x0, #0x2c8
  402048:	ldr	x0, [x0]
  40204c:	bl	401f8c <tigetstr@plt+0x3ec>
  402050:	cmp	w0, #0x0
  402054:	b.eq	4020a4 <tigetstr@plt+0x504>  // b.none
  402058:	bl	401b00 <__errno_location@plt>
  40205c:	ldr	w0, [x0]
  402060:	cmp	w0, #0x20
  402064:	b.eq	4020a4 <tigetstr@plt+0x504>  // b.none
  402068:	bl	401b00 <__errno_location@plt>
  40206c:	ldr	w0, [x0]
  402070:	cmp	w0, #0x0
  402074:	b.eq	40208c <tigetstr@plt+0x4ec>  // b.none
  402078:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  40207c:	add	x0, x0, #0x5a0
  402080:	bl	401b40 <gettext@plt>
  402084:	bl	4019a0 <warn@plt>
  402088:	b	40209c <tigetstr@plt+0x4fc>
  40208c:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402090:	add	x0, x0, #0x5a0
  402094:	bl	401b40 <gettext@plt>
  402098:	bl	401a60 <warnx@plt>
  40209c:	mov	w0, #0x1                   	// #1
  4020a0:	bl	401760 <_exit@plt>
  4020a4:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  4020a8:	add	x0, x0, #0x2b0
  4020ac:	ldr	x0, [x0]
  4020b0:	bl	401f8c <tigetstr@plt+0x3ec>
  4020b4:	cmp	w0, #0x0
  4020b8:	b.eq	4020c4 <tigetstr@plt+0x524>  // b.none
  4020bc:	mov	w0, #0x1                   	// #1
  4020c0:	bl	401760 <_exit@plt>
  4020c4:	nop
  4020c8:	ldp	x29, x30, [sp], #16
  4020cc:	ret
  4020d0:	stp	x29, x30, [sp, #-16]!
  4020d4:	mov	x29, sp
  4020d8:	adrp	x0, 402000 <tigetstr@plt+0x460>
  4020dc:	add	x0, x0, #0x38
  4020e0:	bl	408568 <tigetstr@plt+0x69c8>
  4020e4:	nop
  4020e8:	ldp	x29, x30, [sp], #16
  4020ec:	ret
  4020f0:	sub	sp, sp, #0x10
  4020f4:	str	w0, [sp, #12]
  4020f8:	ldr	w0, [sp, #12]
  4020fc:	sub	w0, w0, #0x21
  402100:	cmp	w0, #0x5d
  402104:	b.hi	402110 <tigetstr@plt+0x570>  // b.pmore
  402108:	mov	w0, #0x1                   	// #1
  40210c:	b	402114 <tigetstr@plt+0x574>
  402110:	mov	w0, #0x0                   	// #0
  402114:	add	sp, sp, #0x10
  402118:	ret
  40211c:	stp	x29, x30, [sp, #-48]!
  402120:	mov	x29, sp
  402124:	str	w0, [sp, #28]
  402128:	str	x1, [sp, #16]
  40212c:	ldr	x0, [sp, #16]
  402130:	cmp	x0, #0x0
  402134:	b.ne	402158 <tigetstr@plt+0x5b8>  // b.any
  402138:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  40213c:	add	x3, x0, #0xdd0
  402140:	mov	w2, #0xe                   	// #14
  402144:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402148:	add	x1, x0, #0x5b0
  40214c:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402150:	add	x0, x0, #0x5c8
  402154:	bl	401af0 <__assert_fail@plt>
  402158:	ldr	x0, [sp, #16]
  40215c:	str	x0, [sp, #40]
  402160:	b	402190 <tigetstr@plt+0x5f0>
  402164:	ldr	x0, [sp, #40]
  402168:	ldr	w0, [x0, #24]
  40216c:	ldr	w1, [sp, #28]
  402170:	cmp	w1, w0
  402174:	b.ne	402184 <tigetstr@plt+0x5e4>  // b.any
  402178:	ldr	x0, [sp, #40]
  40217c:	ldr	x0, [x0]
  402180:	b	4021a4 <tigetstr@plt+0x604>
  402184:	ldr	x0, [sp, #40]
  402188:	add	x0, x0, #0x20
  40218c:	str	x0, [sp, #40]
  402190:	ldr	x0, [sp, #40]
  402194:	ldr	x0, [x0]
  402198:	cmp	x0, #0x0
  40219c:	b.ne	402164 <tigetstr@plt+0x5c4>  // b.any
  4021a0:	mov	x0, #0x0                   	// #0
  4021a4:	ldp	x29, x30, [sp], #48
  4021a8:	ret
  4021ac:	stp	x29, x30, [sp, #-96]!
  4021b0:	mov	x29, sp
  4021b4:	str	x19, [sp, #16]
  4021b8:	str	w0, [sp, #60]
  4021bc:	str	x1, [sp, #48]
  4021c0:	str	x2, [sp, #40]
  4021c4:	str	x3, [sp, #32]
  4021c8:	str	wzr, [sp, #92]
  4021cc:	b	4023c4 <tigetstr@plt+0x824>
  4021d0:	ldrsw	x0, [sp, #92]
  4021d4:	lsl	x0, x0, #6
  4021d8:	ldr	x1, [sp, #40]
  4021dc:	add	x0, x1, x0
  4021e0:	str	x0, [sp, #80]
  4021e4:	b	40238c <tigetstr@plt+0x7ec>
  4021e8:	ldr	x0, [sp, #80]
  4021ec:	ldr	w0, [x0]
  4021f0:	ldr	w1, [sp, #60]
  4021f4:	cmp	w1, w0
  4021f8:	b.eq	40220c <tigetstr@plt+0x66c>  // b.none
  4021fc:	ldr	x0, [sp, #80]
  402200:	add	x0, x0, #0x4
  402204:	str	x0, [sp, #80]
  402208:	b	40238c <tigetstr@plt+0x7ec>
  40220c:	ldrsw	x0, [sp, #92]
  402210:	lsl	x0, x0, #2
  402214:	ldr	x1, [sp, #32]
  402218:	add	x0, x1, x0
  40221c:	ldr	w0, [x0]
  402220:	cmp	w0, #0x0
  402224:	b.ne	402244 <tigetstr@plt+0x6a4>  // b.any
  402228:	ldrsw	x0, [sp, #92]
  40222c:	lsl	x0, x0, #2
  402230:	ldr	x1, [sp, #32]
  402234:	add	x0, x1, x0
  402238:	ldr	w1, [sp, #60]
  40223c:	str	w1, [x0]
  402240:	b	4023b4 <tigetstr@plt+0x814>
  402244:	ldrsw	x0, [sp, #92]
  402248:	lsl	x0, x0, #2
  40224c:	ldr	x1, [sp, #32]
  402250:	add	x0, x1, x0
  402254:	ldr	w0, [x0]
  402258:	ldr	w1, [sp, #60]
  40225c:	cmp	w1, w0
  402260:	b.eq	4023b4 <tigetstr@plt+0x814>  // b.none
  402264:	str	xzr, [sp, #72]
  402268:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  40226c:	add	x0, x0, #0x2b0
  402270:	ldr	x19, [x0]
  402274:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402278:	add	x0, x0, #0x5d8
  40227c:	bl	401b40 <gettext@plt>
  402280:	mov	x1, x0
  402284:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  402288:	add	x0, x0, #0x2d0
  40228c:	ldr	x0, [x0]
  402290:	mov	x2, x0
  402294:	mov	x0, x19
  402298:	bl	401b50 <fprintf@plt>
  40229c:	ldrsw	x0, [sp, #92]
  4022a0:	lsl	x0, x0, #6
  4022a4:	ldr	x1, [sp, #40]
  4022a8:	add	x0, x1, x0
  4022ac:	str	x0, [sp, #80]
  4022b0:	b	40234c <tigetstr@plt+0x7ac>
  4022b4:	ldr	x0, [sp, #80]
  4022b8:	ldr	w0, [x0]
  4022bc:	ldr	x1, [sp, #48]
  4022c0:	bl	40211c <tigetstr@plt+0x57c>
  4022c4:	str	x0, [sp, #64]
  4022c8:	ldr	x0, [sp, #64]
  4022cc:	cmp	x0, #0x0
  4022d0:	b.eq	4022f8 <tigetstr@plt+0x758>  // b.none
  4022d4:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  4022d8:	add	x0, x0, #0x2b0
  4022dc:	ldr	x3, [x0]
  4022e0:	ldr	x2, [sp, #64]
  4022e4:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  4022e8:	add	x1, x0, #0x600
  4022ec:	mov	x0, x3
  4022f0:	bl	401b50 <fprintf@plt>
  4022f4:	b	402334 <tigetstr@plt+0x794>
  4022f8:	ldr	x0, [sp, #80]
  4022fc:	ldr	w0, [x0]
  402300:	bl	4020f0 <tigetstr@plt+0x550>
  402304:	cmp	w0, #0x0
  402308:	b.eq	402334 <tigetstr@plt+0x794>  // b.none
  40230c:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  402310:	add	x0, x0, #0x2b0
  402314:	ldr	x3, [x0]
  402318:	ldr	x0, [sp, #80]
  40231c:	ldr	w0, [x0]
  402320:	mov	w2, w0
  402324:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402328:	add	x1, x0, #0x608
  40232c:	mov	x0, x3
  402330:	bl	401b50 <fprintf@plt>
  402334:	ldr	x0, [sp, #80]
  402338:	add	x0, x0, #0x4
  40233c:	str	x0, [sp, #80]
  402340:	ldr	x0, [sp, #72]
  402344:	add	x0, x0, #0x1
  402348:	str	x0, [sp, #72]
  40234c:	ldr	x0, [sp, #72]
  402350:	add	x0, x0, #0x1
  402354:	cmp	x0, #0xf
  402358:	b.hi	40236c <tigetstr@plt+0x7cc>  // b.pmore
  40235c:	ldr	x0, [sp, #80]
  402360:	ldr	w0, [x0]
  402364:	cmp	w0, #0x0
  402368:	b.ne	4022b4 <tigetstr@plt+0x714>  // b.any
  40236c:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  402370:	add	x0, x0, #0x2b0
  402374:	ldr	x0, [x0]
  402378:	mov	x1, x0
  40237c:	mov	w0, #0xa                   	// #10
  402380:	bl	401810 <fputc@plt>
  402384:	mov	w0, #0x1                   	// #1
  402388:	bl	4017a0 <exit@plt>
  40238c:	ldr	x0, [sp, #80]
  402390:	ldr	w0, [x0]
  402394:	cmp	w0, #0x0
  402398:	b.eq	4023b8 <tigetstr@plt+0x818>  // b.none
  40239c:	ldr	x0, [sp, #80]
  4023a0:	ldr	w0, [x0]
  4023a4:	ldr	w1, [sp, #60]
  4023a8:	cmp	w1, w0
  4023ac:	b.ge	4021e8 <tigetstr@plt+0x648>  // b.tcont
  4023b0:	b	4023b8 <tigetstr@plt+0x818>
  4023b4:	nop
  4023b8:	ldr	w0, [sp, #92]
  4023bc:	add	w0, w0, #0x1
  4023c0:	str	w0, [sp, #92]
  4023c4:	ldrsw	x0, [sp, #92]
  4023c8:	lsl	x0, x0, #6
  4023cc:	ldr	x1, [sp, #40]
  4023d0:	add	x0, x1, x0
  4023d4:	ldr	w0, [x0]
  4023d8:	cmp	w0, #0x0
  4023dc:	b.eq	402400 <tigetstr@plt+0x860>  // b.none
  4023e0:	ldrsw	x0, [sp, #92]
  4023e4:	lsl	x0, x0, #6
  4023e8:	ldr	x1, [sp, #40]
  4023ec:	add	x0, x1, x0
  4023f0:	ldr	w0, [x0]
  4023f4:	ldr	w1, [sp, #60]
  4023f8:	cmp	w1, w0
  4023fc:	b.ge	4021d0 <tigetstr@plt+0x630>  // b.tcont
  402400:	nop
  402404:	ldr	x19, [sp, #16]
  402408:	ldp	x29, x30, [sp], #96
  40240c:	ret
  402410:	stp	x29, x30, [sp, #-48]!
  402414:	mov	x29, sp
  402418:	str	x0, [sp, #24]
  40241c:	ldr	x0, [sp, #24]
  402420:	bl	4018b0 <malloc@plt>
  402424:	str	x0, [sp, #40]
  402428:	ldr	x0, [sp, #40]
  40242c:	cmp	x0, #0x0
  402430:	b.ne	402454 <tigetstr@plt+0x8b4>  // b.any
  402434:	ldr	x0, [sp, #24]
  402438:	cmp	x0, #0x0
  40243c:	b.eq	402454 <tigetstr@plt+0x8b4>  // b.none
  402440:	ldr	x2, [sp, #24]
  402444:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402448:	add	x1, x0, #0x610
  40244c:	mov	w0, #0x1                   	// #1
  402450:	bl	401b60 <err@plt>
  402454:	ldr	x0, [sp, #40]
  402458:	ldp	x29, x30, [sp], #48
  40245c:	ret
  402460:	stp	x29, x30, [sp, #-288]!
  402464:	mov	x29, sp
  402468:	str	x0, [sp, #56]
  40246c:	str	x1, [sp, #48]
  402470:	str	x2, [sp, #240]
  402474:	str	x3, [sp, #248]
  402478:	str	x4, [sp, #256]
  40247c:	str	x5, [sp, #264]
  402480:	str	x6, [sp, #272]
  402484:	str	x7, [sp, #280]
  402488:	str	q0, [sp, #112]
  40248c:	str	q1, [sp, #128]
  402490:	str	q2, [sp, #144]
  402494:	str	q3, [sp, #160]
  402498:	str	q4, [sp, #176]
  40249c:	str	q5, [sp, #192]
  4024a0:	str	q6, [sp, #208]
  4024a4:	str	q7, [sp, #224]
  4024a8:	add	x0, sp, #0x120
  4024ac:	str	x0, [sp, #72]
  4024b0:	add	x0, sp, #0x120
  4024b4:	str	x0, [sp, #80]
  4024b8:	add	x0, sp, #0xf0
  4024bc:	str	x0, [sp, #88]
  4024c0:	mov	w0, #0xffffffd0            	// #-48
  4024c4:	str	w0, [sp, #96]
  4024c8:	mov	w0, #0xffffff80            	// #-128
  4024cc:	str	w0, [sp, #100]
  4024d0:	add	x2, sp, #0x10
  4024d4:	add	x3, sp, #0x48
  4024d8:	ldp	x0, x1, [x3]
  4024dc:	stp	x0, x1, [x2]
  4024e0:	ldp	x0, x1, [x3, #16]
  4024e4:	stp	x0, x1, [x2, #16]
  4024e8:	add	x0, sp, #0x10
  4024ec:	mov	x2, x0
  4024f0:	ldr	x1, [sp, #48]
  4024f4:	ldr	x0, [sp, #56]
  4024f8:	bl	4019f0 <vasprintf@plt>
  4024fc:	str	w0, [sp, #108]
  402500:	ldr	w0, [sp, #108]
  402504:	cmp	w0, #0x0
  402508:	b.ge	40251c <tigetstr@plt+0x97c>  // b.tcont
  40250c:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402510:	add	x1, x0, #0x630
  402514:	mov	w0, #0x1                   	// #1
  402518:	bl	401b60 <err@plt>
  40251c:	ldr	w0, [sp, #108]
  402520:	ldp	x29, x30, [sp], #288
  402524:	ret
  402528:	stp	x29, x30, [sp, #-48]!
  40252c:	mov	x29, sp
  402530:	str	x0, [sp, #24]
  402534:	str	xzr, [sp, #40]
  402538:	b	402570 <tigetstr@plt+0x9d0>
  40253c:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  402540:	add	x0, x0, #0x240
  402544:	ldr	x1, [sp, #40]
  402548:	ldr	x0, [x0, x1, lsl #3]
  40254c:	ldr	x1, [sp, #24]
  402550:	bl	401990 <strcmp@plt>
  402554:	cmp	w0, #0x0
  402558:	b.ne	402564 <tigetstr@plt+0x9c4>  // b.any
  40255c:	ldr	x0, [sp, #40]
  402560:	b	402580 <tigetstr@plt+0x9e0>
  402564:	ldr	x0, [sp, #40]
  402568:	add	x0, x0, #0x1
  40256c:	str	x0, [sp, #40]
  402570:	ldr	x0, [sp, #40]
  402574:	cmp	x0, #0x9
  402578:	b.ls	40253c <tigetstr@plt+0x99c>  // b.plast
  40257c:	mov	w0, #0xffffffea            	// #-22
  402580:	ldp	x29, x30, [sp], #48
  402584:	ret
  402588:	stp	x29, x30, [sp, #-48]!
  40258c:	mov	x29, sp
  402590:	str	x0, [sp, #24]
  402594:	ldr	x0, [sp, #24]
  402598:	bl	402528 <tigetstr@plt+0x988>
  40259c:	str	w0, [sp, #44]
  4025a0:	ldr	w0, [sp, #44]
  4025a4:	cmp	w0, #0x0
  4025a8:	b.ge	4025c8 <tigetstr@plt+0xa28>  // b.tcont
  4025ac:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  4025b0:	add	x0, x0, #0x698
  4025b4:	bl	401b40 <gettext@plt>
  4025b8:	mov	x1, x0
  4025bc:	ldr	x0, [sp, #24]
  4025c0:	bl	40656c <tigetstr@plt+0x49cc>
  4025c4:	str	w0, [sp, #44]
  4025c8:	ldr	w0, [sp, #44]
  4025cc:	cmp	w0, #0x0
  4025d0:	b.lt	4025ec <tigetstr@plt+0xa4c>  // b.tstop
  4025d4:	ldr	w0, [sp, #44]
  4025d8:	cmp	w0, #0x9
  4025dc:	b.hi	4025ec <tigetstr@plt+0xa4c>  // b.pmore
  4025e0:	ldr	w0, [sp, #44]
  4025e4:	cmp	w0, #0x8
  4025e8:	b.ne	402610 <tigetstr@plt+0xa70>  // b.any
  4025ec:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  4025f0:	add	x0, x0, #0x698
  4025f4:	bl	401b40 <gettext@plt>
  4025f8:	ldr	x3, [sp, #24]
  4025fc:	mov	x2, x0
  402600:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402604:	add	x1, x0, #0x6a8
  402608:	mov	w0, #0x1                   	// #1
  40260c:	bl	401ac0 <errx@plt>
  402610:	ldr	w0, [sp, #44]
  402614:	ldp	x29, x30, [sp], #48
  402618:	ret
  40261c:	stp	x29, x30, [sp, #-48]!
  402620:	mov	x29, sp
  402624:	str	x0, [sp, #24]
  402628:	str	x1, [sp, #16]
  40262c:	str	wzr, [sp, #36]
  402630:	mov	w0, #0xffffffff            	// #-1
  402634:	str	w0, [sp, #32]
  402638:	ldr	x0, [sp, #16]
  40263c:	ldr	w0, [x0]
  402640:	sxtw	x0, w0
  402644:	lsl	x0, x0, #3
  402648:	ldr	x1, [sp, #24]
  40264c:	add	x0, x1, x0
  402650:	ldr	x0, [x0]
  402654:	cmp	x0, #0x0
  402658:	b.eq	4026d4 <tigetstr@plt+0xb34>  // b.none
  40265c:	ldr	x0, [sp, #16]
  402660:	ldr	w0, [x0]
  402664:	sxtw	x0, w0
  402668:	lsl	x0, x0, #3
  40266c:	sub	x0, x0, #0x8
  402670:	ldr	x1, [sp, #24]
  402674:	add	x0, x1, x0
  402678:	ldr	x2, [x0]
  40267c:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402680:	add	x1, x0, #0x6b0
  402684:	mov	x0, x2
  402688:	bl	401990 <strcmp@plt>
  40268c:	cmp	w0, #0x0
  402690:	b.ne	4026d4 <tigetstr@plt+0xb34>  // b.any
  402694:	mov	w0, #0x1                   	// #1
  402698:	str	w0, [sp, #36]
  40269c:	ldr	x0, [sp, #16]
  4026a0:	ldr	w0, [x0]
  4026a4:	sxtw	x0, w0
  4026a8:	lsl	x0, x0, #3
  4026ac:	ldr	x1, [sp, #24]
  4026b0:	add	x0, x1, x0
  4026b4:	ldr	x0, [x0]
  4026b8:	str	x0, [sp, #40]
  4026bc:	ldr	x0, [sp, #16]
  4026c0:	ldr	w0, [x0]
  4026c4:	add	w1, w0, #0x1
  4026c8:	ldr	x0, [sp, #16]
  4026cc:	str	w1, [x0]
  4026d0:	b	4026f8 <tigetstr@plt+0xb58>
  4026d4:	ldr	x0, [sp, #16]
  4026d8:	ldr	w0, [x0]
  4026dc:	sxtw	x0, w0
  4026e0:	lsl	x0, x0, #3
  4026e4:	sub	x0, x0, #0x8
  4026e8:	ldr	x1, [sp, #24]
  4026ec:	add	x0, x1, x0
  4026f0:	ldr	x0, [x0]
  4026f4:	str	x0, [sp, #40]
  4026f8:	ldr	x0, [sp, #40]
  4026fc:	bl	402528 <tigetstr@plt+0x988>
  402700:	str	w0, [sp, #32]
  402704:	ldr	w0, [sp, #32]
  402708:	cmp	w0, #0x0
  40270c:	b.ge	40272c <tigetstr@plt+0xb8c>  // b.tcont
  402710:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402714:	add	x0, x0, #0x698
  402718:	bl	401b40 <gettext@plt>
  40271c:	mov	x1, x0
  402720:	ldr	x0, [sp, #40]
  402724:	bl	40656c <tigetstr@plt+0x49cc>
  402728:	str	w0, [sp, #32]
  40272c:	ldr	w0, [sp, #32]
  402730:	cmp	w0, #0x0
  402734:	b.lt	402750 <tigetstr@plt+0xbb0>  // b.tstop
  402738:	ldr	w0, [sp, #32]
  40273c:	cmp	w0, #0x9
  402740:	b.hi	402750 <tigetstr@plt+0xbb0>  // b.pmore
  402744:	ldr	w0, [sp, #32]
  402748:	cmp	w0, #0x9
  40274c:	b.ne	402774 <tigetstr@plt+0xbd4>  // b.any
  402750:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402754:	add	x0, x0, #0x698
  402758:	bl	401b40 <gettext@plt>
  40275c:	ldr	x3, [sp, #40]
  402760:	mov	x2, x0
  402764:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402768:	add	x1, x0, #0x6a8
  40276c:	mov	w0, #0x1                   	// #1
  402770:	bl	401ac0 <errx@plt>
  402774:	ldr	w0, [sp, #36]
  402778:	cmp	w0, #0x0
  40277c:	b.eq	4027b4 <tigetstr@plt+0xc14>  // b.none
  402780:	ldr	w0, [sp, #32]
  402784:	cmp	w0, #0x0
  402788:	b.eq	402798 <tigetstr@plt+0xbf8>  // b.none
  40278c:	ldr	w0, [sp, #32]
  402790:	cmp	w0, #0x8
  402794:	b.ne	4027b4 <tigetstr@plt+0xc14>  // b.any
  402798:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  40279c:	add	x0, x0, #0x6b8
  4027a0:	bl	401b40 <gettext@plt>
  4027a4:	ldr	x2, [sp, #40]
  4027a8:	mov	x1, x0
  4027ac:	mov	w0, #0x1                   	// #1
  4027b0:	bl	401ac0 <errx@plt>
  4027b4:	ldr	w0, [sp, #36]
  4027b8:	cmp	w0, #0x0
  4027bc:	b.eq	4027cc <tigetstr@plt+0xc2c>  // b.none
  4027c0:	ldr	w0, [sp, #32]
  4027c4:	orr	w0, w0, #0x8
  4027c8:	str	w0, [sp, #32]
  4027cc:	ldr	w0, [sp, #32]
  4027d0:	ldp	x29, x30, [sp], #48
  4027d4:	ret
  4027d8:	sub	sp, sp, #0x30
  4027dc:	str	x0, [sp, #24]
  4027e0:	str	x1, [sp, #16]
  4027e4:	str	x2, [sp, #8]
  4027e8:	ldr	x0, [sp, #16]
  4027ec:	cmp	x0, #0x0
  4027f0:	b.eq	4027fc <tigetstr@plt+0xc5c>  // b.none
  4027f4:	ldr	x0, [sp, #16]
  4027f8:	b	402858 <tigetstr@plt+0xcb8>
  4027fc:	ldr	x0, [sp, #8]
  402800:	ldr	w0, [x0]
  402804:	sxtw	x0, w0
  402808:	lsl	x0, x0, #3
  40280c:	ldr	x1, [sp, #24]
  402810:	add	x0, x1, x0
  402814:	ldr	x0, [x0]
  402818:	str	x0, [sp, #40]
  40281c:	ldr	x0, [sp, #40]
  402820:	cmp	x0, #0x0
  402824:	b.eq	402838 <tigetstr@plt+0xc98>  // b.none
  402828:	ldr	x0, [sp, #40]
  40282c:	ldrsb	w0, [x0]
  402830:	cmp	w0, #0x2d
  402834:	b.ne	402840 <tigetstr@plt+0xca0>  // b.any
  402838:	mov	x0, #0x0                   	// #0
  40283c:	b	402858 <tigetstr@plt+0xcb8>
  402840:	ldr	x0, [sp, #8]
  402844:	ldr	w0, [x0]
  402848:	add	w1, w0, #0x1
  40284c:	ldr	x0, [sp, #8]
  402850:	str	w1, [x0]
  402854:	ldr	x0, [sp, #40]
  402858:	add	sp, sp, #0x30
  40285c:	ret
  402860:	stp	x29, x30, [sp, #-64]!
  402864:	mov	x29, sp
  402868:	str	x0, [sp, #40]
  40286c:	str	x1, [sp, #32]
  402870:	str	x2, [sp, #24]
  402874:	ldr	x2, [sp, #24]
  402878:	ldr	x1, [sp, #32]
  40287c:	ldr	x0, [sp, #40]
  402880:	bl	4027d8 <tigetstr@plt+0xc38>
  402884:	str	x0, [sp, #56]
  402888:	ldr	x0, [sp, #56]
  40288c:	cmp	x0, #0x0
  402890:	b.ne	40289c <tigetstr@plt+0xcfc>  // b.any
  402894:	mov	w0, #0xfffffffd            	// #-3
  402898:	b	402938 <tigetstr@plt+0xd98>
  40289c:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  4028a0:	add	x1, x0, #0x6e8
  4028a4:	ldr	x0, [sp, #56]
  4028a8:	bl	401990 <strcmp@plt>
  4028ac:	cmp	w0, #0x0
  4028b0:	b.ne	4028bc <tigetstr@plt+0xd1c>  // b.any
  4028b4:	mov	w0, #0xffffffff            	// #-1
  4028b8:	b	402938 <tigetstr@plt+0xd98>
  4028bc:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  4028c0:	add	x1, x0, #0x6f0
  4028c4:	ldr	x0, [sp, #56]
  4028c8:	bl	401990 <strcmp@plt>
  4028cc:	cmp	w0, #0x0
  4028d0:	b.ne	4028dc <tigetstr@plt+0xd3c>  // b.any
  4028d4:	mov	w0, #0xfffffffe            	// #-2
  4028d8:	b	402938 <tigetstr@plt+0xd98>
  4028dc:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  4028e0:	add	x0, x0, #0x698
  4028e4:	bl	401b40 <gettext@plt>
  4028e8:	mov	x1, x0
  4028ec:	ldr	x0, [sp, #56]
  4028f0:	bl	40656c <tigetstr@plt+0x49cc>
  4028f4:	str	w0, [sp, #52]
  4028f8:	ldr	w0, [sp, #52]
  4028fc:	cmp	w0, #0x0
  402900:	b.lt	402910 <tigetstr@plt+0xd70>  // b.tstop
  402904:	ldr	w0, [sp, #52]
  402908:	cmp	w0, #0x3c
  40290c:	b.le	402934 <tigetstr@plt+0xd94>
  402910:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402914:	add	x0, x0, #0x698
  402918:	bl	401b40 <gettext@plt>
  40291c:	ldr	x3, [sp, #56]
  402920:	mov	x2, x0
  402924:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402928:	add	x1, x0, #0x6a8
  40292c:	mov	w0, #0x1                   	// #1
  402930:	bl	401ac0 <errx@plt>
  402934:	ldr	w0, [sp, #52]
  402938:	ldp	x29, x30, [sp], #64
  40293c:	ret
  402940:	stp	x29, x30, [sp, #-32]!
  402944:	mov	x29, sp
  402948:	str	x0, [sp, #24]
  40294c:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402950:	add	x1, x0, #0x6f8
  402954:	ldr	x0, [sp, #24]
  402958:	bl	401990 <strcmp@plt>
  40295c:	cmp	w0, #0x0
  402960:	b.ne	40296c <tigetstr@plt+0xdcc>  // b.any
  402964:	mov	w0, #0x1                   	// #1
  402968:	b	402a10 <tigetstr@plt+0xe70>
  40296c:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402970:	add	x1, x0, #0x700
  402974:	ldr	x0, [sp, #24]
  402978:	bl	401990 <strcmp@plt>
  40297c:	cmp	w0, #0x0
  402980:	b.ne	40298c <tigetstr@plt+0xdec>  // b.any
  402984:	mov	w0, #0x1                   	// #1
  402988:	b	402a10 <tigetstr@plt+0xe70>
  40298c:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402990:	add	x1, x0, #0x708
  402994:	ldr	x0, [sp, #24]
  402998:	bl	401990 <strcmp@plt>
  40299c:	cmp	w0, #0x0
  4029a0:	b.ne	4029ac <tigetstr@plt+0xe0c>  // b.any
  4029a4:	mov	w0, #0x2                   	// #2
  4029a8:	b	402a10 <tigetstr@plt+0xe70>
  4029ac:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  4029b0:	add	x1, x0, #0x710
  4029b4:	ldr	x0, [sp, #24]
  4029b8:	bl	401990 <strcmp@plt>
  4029bc:	cmp	w0, #0x0
  4029c0:	b.ne	4029cc <tigetstr@plt+0xe2c>  // b.any
  4029c4:	mov	w0, #0x3                   	// #3
  4029c8:	b	402a10 <tigetstr@plt+0xe70>
  4029cc:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  4029d0:	add	x1, x0, #0x720
  4029d4:	ldr	x0, [sp, #24]
  4029d8:	bl	401990 <strcmp@plt>
  4029dc:	cmp	w0, #0x0
  4029e0:	b.ne	4029ec <tigetstr@plt+0xe4c>  // b.any
  4029e4:	mov	w0, #0x0                   	// #0
  4029e8:	b	402a10 <tigetstr@plt+0xe70>
  4029ec:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  4029f0:	add	x0, x0, #0x698
  4029f4:	bl	401b40 <gettext@plt>
  4029f8:	ldr	x3, [sp, #24]
  4029fc:	mov	x2, x0
  402a00:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402a04:	add	x1, x0, #0x6a8
  402a08:	mov	w0, #0x1                   	// #1
  402a0c:	bl	401ac0 <errx@plt>
  402a10:	ldp	x29, x30, [sp], #32
  402a14:	ret
  402a18:	stp	x29, x30, [sp, #-48]!
  402a1c:	mov	x29, sp
  402a20:	str	x0, [sp, #24]
  402a24:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402a28:	add	x0, x0, #0x698
  402a2c:	bl	401b40 <gettext@plt>
  402a30:	mov	x1, x0
  402a34:	ldr	x0, [sp, #24]
  402a38:	bl	40656c <tigetstr@plt+0x49cc>
  402a3c:	str	w0, [sp, #44]
  402a40:	ldr	w0, [sp, #44]
  402a44:	cmp	w0, #0x0
  402a48:	b.lt	402a58 <tigetstr@plt+0xeb8>  // b.tstop
  402a4c:	ldr	w0, [sp, #44]
  402a50:	cmp	w0, #0x8
  402a54:	b.le	402a7c <tigetstr@plt+0xedc>
  402a58:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402a5c:	add	x0, x0, #0x698
  402a60:	bl	401b40 <gettext@plt>
  402a64:	ldr	x3, [sp, #24]
  402a68:	mov	x2, x0
  402a6c:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402a70:	add	x1, x0, #0x6a8
  402a74:	mov	w0, #0x1                   	// #1
  402a78:	bl	401ac0 <errx@plt>
  402a7c:	ldr	w0, [sp, #44]
  402a80:	ldp	x29, x30, [sp], #48
  402a84:	ret
  402a88:	stp	x29, x30, [sp, #-64]!
  402a8c:	mov	x29, sp
  402a90:	str	x0, [sp, #40]
  402a94:	str	x1, [sp, #32]
  402a98:	str	x2, [sp, #24]
  402a9c:	ldr	x2, [sp, #24]
  402aa0:	ldr	x1, [sp, #32]
  402aa4:	ldr	x0, [sp, #40]
  402aa8:	bl	4027d8 <tigetstr@plt+0xc38>
  402aac:	str	x0, [sp, #56]
  402ab0:	ldr	x0, [sp, #56]
  402ab4:	cmp	x0, #0x0
  402ab8:	b.ne	402ac4 <tigetstr@plt+0xf24>  // b.any
  402abc:	mov	w0, #0x0                   	// #0
  402ac0:	b	402b14 <tigetstr@plt+0xf74>
  402ac4:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402ac8:	add	x0, x0, #0x698
  402acc:	bl	401b40 <gettext@plt>
  402ad0:	mov	x1, x0
  402ad4:	ldr	x0, [sp, #56]
  402ad8:	bl	40656c <tigetstr@plt+0x49cc>
  402adc:	str	w0, [sp, #52]
  402ae0:	ldr	w0, [sp, #52]
  402ae4:	cmp	w0, #0x0
  402ae8:	b.gt	402b10 <tigetstr@plt+0xf70>
  402aec:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402af0:	add	x0, x0, #0x698
  402af4:	bl	401b40 <gettext@plt>
  402af8:	ldr	x3, [sp, #56]
  402afc:	mov	x2, x0
  402b00:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402b04:	add	x1, x0, #0x6a8
  402b08:	mov	w0, #0x1                   	// #1
  402b0c:	bl	401ac0 <errx@plt>
  402b10:	ldr	w0, [sp, #52]
  402b14:	ldp	x29, x30, [sp], #64
  402b18:	ret
  402b1c:	stp	x29, x30, [sp, #-80]!
  402b20:	mov	x29, sp
  402b24:	stp	x19, x20, [sp, #16]
  402b28:	str	x0, [sp, #56]
  402b2c:	str	x1, [sp, #48]
  402b30:	str	x2, [sp, #40]
  402b34:	str	x3, [sp, #32]
  402b38:	str	wzr, [sp, #76]
  402b3c:	ldr	x0, [sp, #48]
  402b40:	cmp	x0, #0x0
  402b44:	b.eq	402c40 <tigetstr@plt+0x10a0>  // b.none
  402b48:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402b4c:	add	x0, x0, #0x698
  402b50:	bl	401b40 <gettext@plt>
  402b54:	mov	x2, x0
  402b58:	ldrsw	x0, [sp, #76]
  402b5c:	lsl	x0, x0, #2
  402b60:	ldr	x1, [sp, #32]
  402b64:	add	x19, x1, x0
  402b68:	mov	x1, x2
  402b6c:	ldr	x0, [sp, #48]
  402b70:	bl	40656c <tigetstr@plt+0x49cc>
  402b74:	str	w0, [x19]
  402b78:	ldr	w0, [sp, #76]
  402b7c:	add	w0, w0, #0x1
  402b80:	str	w0, [sp, #76]
  402b84:	b	402c40 <tigetstr@plt+0x10a0>
  402b88:	ldr	w0, [sp, #76]
  402b8c:	cmp	w0, #0xa0
  402b90:	b.le	402bac <tigetstr@plt+0x100c>
  402b94:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402b98:	add	x0, x0, #0x728
  402b9c:	bl	401b40 <gettext@plt>
  402ba0:	mov	x1, x0
  402ba4:	mov	w0, #0x1                   	// #1
  402ba8:	bl	401ac0 <errx@plt>
  402bac:	ldr	x0, [sp, #40]
  402bb0:	ldr	w0, [x0]
  402bb4:	sxtw	x0, w0
  402bb8:	lsl	x0, x0, #3
  402bbc:	ldr	x1, [sp, #56]
  402bc0:	add	x0, x1, x0
  402bc4:	ldr	x0, [x0]
  402bc8:	ldrsb	w0, [x0]
  402bcc:	cmp	w0, #0x2d
  402bd0:	b.eq	402c68 <tigetstr@plt+0x10c8>  // b.none
  402bd4:	ldr	x0, [sp, #40]
  402bd8:	ldr	w0, [x0]
  402bdc:	sxtw	x0, w0
  402be0:	lsl	x0, x0, #3
  402be4:	ldr	x1, [sp, #56]
  402be8:	add	x0, x1, x0
  402bec:	ldr	x20, [x0]
  402bf0:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402bf4:	add	x0, x0, #0x698
  402bf8:	bl	401b40 <gettext@plt>
  402bfc:	mov	x2, x0
  402c00:	ldrsw	x0, [sp, #76]
  402c04:	lsl	x0, x0, #2
  402c08:	ldr	x1, [sp, #32]
  402c0c:	add	x19, x1, x0
  402c10:	mov	x1, x2
  402c14:	mov	x0, x20
  402c18:	bl	40656c <tigetstr@plt+0x49cc>
  402c1c:	str	w0, [x19]
  402c20:	ldr	x0, [sp, #40]
  402c24:	ldr	w0, [x0]
  402c28:	add	w1, w0, #0x1
  402c2c:	ldr	x0, [sp, #40]
  402c30:	str	w1, [x0]
  402c34:	ldr	w0, [sp, #76]
  402c38:	add	w0, w0, #0x1
  402c3c:	str	w0, [sp, #76]
  402c40:	ldr	x0, [sp, #40]
  402c44:	ldr	w0, [x0]
  402c48:	sxtw	x0, w0
  402c4c:	lsl	x0, x0, #3
  402c50:	ldr	x1, [sp, #56]
  402c54:	add	x0, x1, x0
  402c58:	ldr	x0, [x0]
  402c5c:	cmp	x0, #0x0
  402c60:	b.ne	402b88 <tigetstr@plt+0xfe8>  // b.any
  402c64:	b	402c6c <tigetstr@plt+0x10cc>
  402c68:	nop
  402c6c:	ldrsw	x0, [sp, #76]
  402c70:	lsl	x0, x0, #2
  402c74:	ldr	x1, [sp, #32]
  402c78:	add	x0, x1, x0
  402c7c:	mov	w1, #0xffffffff            	// #-1
  402c80:	str	w1, [x0]
  402c84:	nop
  402c88:	ldp	x19, x20, [sp, #16]
  402c8c:	ldp	x29, x30, [sp], #80
  402c90:	ret
  402c94:	stp	x29, x30, [sp, #-64]!
  402c98:	mov	x29, sp
  402c9c:	str	x0, [sp, #40]
  402ca0:	str	x1, [sp, #32]
  402ca4:	str	x2, [sp, #24]
  402ca8:	ldr	x2, [sp, #24]
  402cac:	ldr	x1, [sp, #32]
  402cb0:	ldr	x0, [sp, #40]
  402cb4:	bl	4027d8 <tigetstr@plt+0xc38>
  402cb8:	str	x0, [sp, #56]
  402cbc:	ldr	x0, [sp, #56]
  402cc0:	cmp	x0, #0x0
  402cc4:	b.ne	402cd0 <tigetstr@plt+0x1130>  // b.any
  402cc8:	mov	w0, #0x8                   	// #8
  402ccc:	b	402d2c <tigetstr@plt+0x118c>
  402cd0:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402cd4:	add	x0, x0, #0x698
  402cd8:	bl	401b40 <gettext@plt>
  402cdc:	mov	x1, x0
  402ce0:	ldr	x0, [sp, #56]
  402ce4:	bl	40656c <tigetstr@plt+0x49cc>
  402ce8:	str	w0, [sp, #52]
  402cec:	ldr	w0, [sp, #52]
  402cf0:	cmp	w0, #0x0
  402cf4:	b.le	402d04 <tigetstr@plt+0x1164>
  402cf8:	ldr	w0, [sp, #52]
  402cfc:	cmp	w0, #0xa0
  402d00:	b.le	402d28 <tigetstr@plt+0x1188>
  402d04:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402d08:	add	x0, x0, #0x698
  402d0c:	bl	401b40 <gettext@plt>
  402d10:	ldr	x3, [sp, #56]
  402d14:	mov	x2, x0
  402d18:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402d1c:	add	x1, x0, #0x6a8
  402d20:	mov	w0, #0x1                   	// #1
  402d24:	bl	401ac0 <errx@plt>
  402d28:	ldr	w0, [sp, #52]
  402d2c:	ldp	x29, x30, [sp], #64
  402d30:	ret
  402d34:	stp	x29, x30, [sp, #-64]!
  402d38:	mov	x29, sp
  402d3c:	str	x0, [sp, #40]
  402d40:	str	x1, [sp, #32]
  402d44:	str	x2, [sp, #24]
  402d48:	mov	w0, #0xffffffff            	// #-1
  402d4c:	str	w0, [sp, #60]
  402d50:	ldr	x2, [sp, #24]
  402d54:	ldr	x1, [sp, #32]
  402d58:	ldr	x0, [sp, #40]
  402d5c:	bl	4027d8 <tigetstr@plt+0xc38>
  402d60:	str	x0, [sp, #48]
  402d64:	ldr	x0, [sp, #48]
  402d68:	cmp	x0, #0x0
  402d6c:	b.ne	402d78 <tigetstr@plt+0x11d8>  // b.any
  402d70:	mov	w0, #0x0                   	// #0
  402d74:	b	402dd4 <tigetstr@plt+0x1234>
  402d78:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402d7c:	add	x0, x0, #0x698
  402d80:	bl	401b40 <gettext@plt>
  402d84:	mov	x1, x0
  402d88:	ldr	x0, [sp, #48]
  402d8c:	bl	40656c <tigetstr@plt+0x49cc>
  402d90:	str	w0, [sp, #60]
  402d94:	ldr	w0, [sp, #60]
  402d98:	cmp	w0, #0x0
  402d9c:	b.lt	402dac <tigetstr@plt+0x120c>  // b.tstop
  402da0:	ldr	w0, [sp, #60]
  402da4:	cmp	w0, #0x7d0
  402da8:	b.le	402dd0 <tigetstr@plt+0x1230>
  402dac:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402db0:	add	x0, x0, #0x698
  402db4:	bl	401b40 <gettext@plt>
  402db8:	ldr	x3, [sp, #48]
  402dbc:	mov	x2, x0
  402dc0:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402dc4:	add	x1, x0, #0x6a8
  402dc8:	mov	w0, #0x1                   	// #1
  402dcc:	bl	401ac0 <errx@plt>
  402dd0:	ldr	w0, [sp, #60]
  402dd4:	ldp	x29, x30, [sp], #64
  402dd8:	ret
  402ddc:	stp	x29, x30, [sp, #-64]!
  402de0:	mov	x29, sp
  402de4:	str	x0, [sp, #40]
  402de8:	str	x1, [sp, #32]
  402dec:	str	x2, [sp, #24]
  402df0:	ldr	x2, [sp, #24]
  402df4:	ldr	x1, [sp, #32]
  402df8:	ldr	x0, [sp, #40]
  402dfc:	bl	4027d8 <tigetstr@plt+0xc38>
  402e00:	str	x0, [sp, #56]
  402e04:	ldr	x0, [sp, #56]
  402e08:	cmp	x0, #0x0
  402e0c:	b.ne	402e18 <tigetstr@plt+0x1278>  // b.any
  402e10:	mov	w0, #0x0                   	// #0
  402e14:	b	402e30 <tigetstr@plt+0x1290>
  402e18:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402e1c:	add	x0, x0, #0x698
  402e20:	bl	401b40 <gettext@plt>
  402e24:	mov	x1, x0
  402e28:	ldr	x0, [sp, #56]
  402e2c:	bl	40656c <tigetstr@plt+0x49cc>
  402e30:	ldp	x29, x30, [sp], #64
  402e34:	ret
  402e38:	stp	x29, x30, [sp, #-32]!
  402e3c:	mov	x29, sp
  402e40:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  402e44:	add	x0, x0, #0x2c8
  402e48:	ldr	x0, [x0]
  402e4c:	str	x0, [sp, #24]
  402e50:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402e54:	add	x0, x0, #0x738
  402e58:	bl	401b40 <gettext@plt>
  402e5c:	ldr	x1, [sp, #24]
  402e60:	bl	401790 <fputs@plt>
  402e64:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402e68:	add	x0, x0, #0x748
  402e6c:	bl	401b40 <gettext@plt>
  402e70:	mov	x1, x0
  402e74:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  402e78:	add	x0, x0, #0x2d0
  402e7c:	ldr	x0, [x0]
  402e80:	mov	x2, x0
  402e84:	ldr	x0, [sp, #24]
  402e88:	bl	401b50 <fprintf@plt>
  402e8c:	ldr	x1, [sp, #24]
  402e90:	mov	w0, #0xa                   	// #10
  402e94:	bl	401810 <fputc@plt>
  402e98:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402e9c:	add	x0, x0, #0x758
  402ea0:	bl	401b40 <gettext@plt>
  402ea4:	ldr	x1, [sp, #24]
  402ea8:	bl	401790 <fputs@plt>
  402eac:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402eb0:	add	x0, x0, #0x780
  402eb4:	bl	401b40 <gettext@plt>
  402eb8:	ldr	x1, [sp, #24]
  402ebc:	bl	401790 <fputs@plt>
  402ec0:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402ec4:	add	x0, x0, #0x790
  402ec8:	bl	401b40 <gettext@plt>
  402ecc:	ldr	x1, [sp, #24]
  402ed0:	bl	401790 <fputs@plt>
  402ed4:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402ed8:	add	x0, x0, #0x7d8
  402edc:	bl	401b40 <gettext@plt>
  402ee0:	ldr	x1, [sp, #24]
  402ee4:	bl	401790 <fputs@plt>
  402ee8:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402eec:	add	x0, x0, #0x820
  402ef0:	bl	401b40 <gettext@plt>
  402ef4:	ldr	x1, [sp, #24]
  402ef8:	bl	401790 <fputs@plt>
  402efc:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402f00:	add	x0, x0, #0x860
  402f04:	bl	401b40 <gettext@plt>
  402f08:	ldr	x1, [sp, #24]
  402f0c:	bl	401790 <fputs@plt>
  402f10:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402f14:	add	x0, x0, #0x8b0
  402f18:	bl	401b40 <gettext@plt>
  402f1c:	ldr	x1, [sp, #24]
  402f20:	bl	401790 <fputs@plt>
  402f24:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402f28:	add	x0, x0, #0x8f0
  402f2c:	bl	401b40 <gettext@plt>
  402f30:	ldr	x1, [sp, #24]
  402f34:	bl	401790 <fputs@plt>
  402f38:	ldr	x1, [sp, #24]
  402f3c:	mov	w0, #0xa                   	// #10
  402f40:	bl	401810 <fputc@plt>
  402f44:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402f48:	add	x0, x0, #0x940
  402f4c:	bl	401b40 <gettext@plt>
  402f50:	ldr	x1, [sp, #24]
  402f54:	bl	401790 <fputs@plt>
  402f58:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402f5c:	add	x0, x0, #0x970
  402f60:	bl	401b40 <gettext@plt>
  402f64:	ldr	x1, [sp, #24]
  402f68:	bl	401790 <fputs@plt>
  402f6c:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402f70:	add	x0, x0, #0x9a0
  402f74:	bl	401b40 <gettext@plt>
  402f78:	ldr	x1, [sp, #24]
  402f7c:	bl	401790 <fputs@plt>
  402f80:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402f84:	add	x0, x0, #0x9e0
  402f88:	bl	401b40 <gettext@plt>
  402f8c:	ldr	x1, [sp, #24]
  402f90:	bl	401790 <fputs@plt>
  402f94:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402f98:	add	x0, x0, #0xa30
  402f9c:	bl	401b40 <gettext@plt>
  402fa0:	ldr	x1, [sp, #24]
  402fa4:	bl	401790 <fputs@plt>
  402fa8:	ldr	x1, [sp, #24]
  402fac:	mov	w0, #0xa                   	// #10
  402fb0:	bl	401810 <fputc@plt>
  402fb4:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402fb8:	add	x0, x0, #0xa78
  402fbc:	bl	401b40 <gettext@plt>
  402fc0:	ldr	x1, [sp, #24]
  402fc4:	bl	401790 <fputs@plt>
  402fc8:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402fcc:	add	x0, x0, #0xab8
  402fd0:	bl	401b40 <gettext@plt>
  402fd4:	ldr	x1, [sp, #24]
  402fd8:	bl	401790 <fputs@plt>
  402fdc:	ldr	x1, [sp, #24]
  402fe0:	mov	w0, #0xa                   	// #10
  402fe4:	bl	401810 <fputc@plt>
  402fe8:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  402fec:	add	x0, x0, #0xaf8
  402ff0:	bl	401b40 <gettext@plt>
  402ff4:	ldr	x1, [sp, #24]
  402ff8:	bl	401790 <fputs@plt>
  402ffc:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  403000:	add	x0, x0, #0xb30
  403004:	bl	401b40 <gettext@plt>
  403008:	ldr	x1, [sp, #24]
  40300c:	bl	401790 <fputs@plt>
  403010:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  403014:	add	x0, x0, #0xb68
  403018:	bl	401b40 <gettext@plt>
  40301c:	ldr	x1, [sp, #24]
  403020:	bl	401790 <fputs@plt>
  403024:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  403028:	add	x0, x0, #0xba8
  40302c:	bl	401b40 <gettext@plt>
  403030:	ldr	x1, [sp, #24]
  403034:	bl	401790 <fputs@plt>
  403038:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  40303c:	add	x0, x0, #0xbe8
  403040:	bl	401b40 <gettext@plt>
  403044:	ldr	x1, [sp, #24]
  403048:	bl	401790 <fputs@plt>
  40304c:	ldr	x1, [sp, #24]
  403050:	mov	w0, #0xa                   	// #10
  403054:	bl	401810 <fputc@plt>
  403058:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  40305c:	add	x0, x0, #0xc30
  403060:	bl	401b40 <gettext@plt>
  403064:	ldr	x1, [sp, #24]
  403068:	bl	401790 <fputs@plt>
  40306c:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  403070:	add	x0, x0, #0xc58
  403074:	bl	401b40 <gettext@plt>
  403078:	ldr	x1, [sp, #24]
  40307c:	bl	401790 <fputs@plt>
  403080:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  403084:	add	x0, x0, #0xc80
  403088:	bl	401b40 <gettext@plt>
  40308c:	ldr	x1, [sp, #24]
  403090:	bl	401790 <fputs@plt>
  403094:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  403098:	add	x0, x0, #0xca8
  40309c:	bl	401b40 <gettext@plt>
  4030a0:	ldr	x1, [sp, #24]
  4030a4:	bl	401790 <fputs@plt>
  4030a8:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  4030ac:	add	x0, x0, #0xcd8
  4030b0:	bl	401b40 <gettext@plt>
  4030b4:	ldr	x1, [sp, #24]
  4030b8:	bl	401790 <fputs@plt>
  4030bc:	ldr	x1, [sp, #24]
  4030c0:	mov	w0, #0xa                   	// #10
  4030c4:	bl	401810 <fputc@plt>
  4030c8:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  4030cc:	add	x0, x0, #0xd20
  4030d0:	bl	401b40 <gettext@plt>
  4030d4:	ldr	x1, [sp, #24]
  4030d8:	bl	401790 <fputs@plt>
  4030dc:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  4030e0:	add	x0, x0, #0xd68
  4030e4:	bl	401b40 <gettext@plt>
  4030e8:	ldr	x1, [sp, #24]
  4030ec:	bl	401790 <fputs@plt>
  4030f0:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  4030f4:	add	x0, x0, #0xdb8
  4030f8:	bl	401b40 <gettext@plt>
  4030fc:	ldr	x1, [sp, #24]
  403100:	bl	401790 <fputs@plt>
  403104:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  403108:	add	x0, x0, #0xe00
  40310c:	bl	401b40 <gettext@plt>
  403110:	ldr	x1, [sp, #24]
  403114:	bl	401790 <fputs@plt>
  403118:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  40311c:	add	x0, x0, #0xe40
  403120:	bl	401b40 <gettext@plt>
  403124:	ldr	x1, [sp, #24]
  403128:	bl	401790 <fputs@plt>
  40312c:	ldr	x1, [sp, #24]
  403130:	mov	w0, #0xa                   	// #10
  403134:	bl	401810 <fputc@plt>
  403138:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  40313c:	add	x0, x0, #0xe90
  403140:	bl	401b40 <gettext@plt>
  403144:	ldr	x1, [sp, #24]
  403148:	bl	401790 <fputs@plt>
  40314c:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  403150:	add	x0, x0, #0xed8
  403154:	bl	401b40 <gettext@plt>
  403158:	ldr	x1, [sp, #24]
  40315c:	bl	401790 <fputs@plt>
  403160:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  403164:	add	x0, x0, #0xf28
  403168:	bl	401b40 <gettext@plt>
  40316c:	ldr	x1, [sp, #24]
  403170:	bl	401790 <fputs@plt>
  403174:	ldr	x1, [sp, #24]
  403178:	mov	w0, #0xa                   	// #10
  40317c:	bl	401810 <fputc@plt>
  403180:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  403184:	add	x0, x0, #0xf60
  403188:	bl	401b40 <gettext@plt>
  40318c:	ldr	x1, [sp, #24]
  403190:	bl	401790 <fputs@plt>
  403194:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  403198:	add	x0, x0, #0xf90
  40319c:	bl	401b40 <gettext@plt>
  4031a0:	ldr	x1, [sp, #24]
  4031a4:	bl	401790 <fputs@plt>
  4031a8:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  4031ac:	add	x0, x0, #0xfd0
  4031b0:	bl	401b40 <gettext@plt>
  4031b4:	ldr	x1, [sp, #24]
  4031b8:	bl	401790 <fputs@plt>
  4031bc:	ldr	x1, [sp, #24]
  4031c0:	mov	w0, #0xa                   	// #10
  4031c4:	bl	401810 <fputc@plt>
  4031c8:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4031cc:	add	x0, x0, #0x18
  4031d0:	bl	401b40 <gettext@plt>
  4031d4:	ldr	x1, [sp, #24]
  4031d8:	bl	401790 <fputs@plt>
  4031dc:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4031e0:	add	x0, x0, #0x60
  4031e4:	bl	401b40 <gettext@plt>
  4031e8:	ldr	x1, [sp, #24]
  4031ec:	bl	401790 <fputs@plt>
  4031f0:	ldr	x1, [sp, #24]
  4031f4:	mov	w0, #0xa                   	// #10
  4031f8:	bl	401810 <fputc@plt>
  4031fc:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  403200:	add	x0, x0, #0x98
  403204:	bl	401b40 <gettext@plt>
  403208:	mov	x1, x0
  40320c:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  403210:	add	x0, x0, #0xb0
  403214:	bl	401ae0 <printf@plt>
  403218:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  40321c:	add	x0, x0, #0xd8
  403220:	bl	401b40 <gettext@plt>
  403224:	mov	x1, x0
  403228:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  40322c:	add	x0, x0, #0xe8
  403230:	bl	401ae0 <printf@plt>
  403234:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  403238:	add	x0, x0, #0x110
  40323c:	bl	401b40 <gettext@plt>
  403240:	mov	x2, x0
  403244:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  403248:	add	x1, x0, #0x130
  40324c:	mov	x0, x2
  403250:	bl	401ae0 <printf@plt>
  403254:	mov	w0, #0x0                   	// #0
  403258:	bl	4017a0 <exit@plt>
  40325c:	stp	x29, x30, [sp, #-32]!
  403260:	mov	x29, sp
  403264:	str	w0, [sp, #28]
  403268:	ldr	w0, [sp, #28]
  40326c:	cmp	w0, #0x0
  403270:	b.eq	40328c <tigetstr@plt+0x16ec>  // b.none
  403274:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  403278:	add	x0, x0, #0x140
  40327c:	bl	401b40 <gettext@plt>
  403280:	mov	x1, x0
  403284:	mov	w0, #0x1                   	// #1
  403288:	bl	401ac0 <errx@plt>
  40328c:	mov	w0, #0x1                   	// #1
  403290:	ldp	x29, x30, [sp], #32
  403294:	ret
  403298:	stp	x29, x30, [sp, #-96]!
  40329c:	mov	x29, sp
  4032a0:	str	x19, [sp, #16]
  4032a4:	str	x0, [sp, #56]
  4032a8:	str	w1, [sp, #52]
  4032ac:	str	x2, [sp, #40]
  4032b0:	stp	xzr, xzr, [sp, #72]
  4032b4:	b	404070 <tigetstr@plt+0x24d0>
  4032b8:	add	x0, sp, #0x48
  4032bc:	mov	x3, x0
  4032c0:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4032c4:	add	x2, x0, #0xcd0
  4032c8:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4032cc:	add	x1, x0, #0x830
  4032d0:	ldr	w0, [sp, #92]
  4032d4:	bl	4021ac <tigetstr@plt+0x60c>
  4032d8:	ldr	w0, [sp, #92]
  4032dc:	sub	w0, w0, #0x80
  4032e0:	cmp	w0, #0x23
  4032e4:	b.hi	404034 <tigetstr@plt+0x2494>  // b.pmore
  4032e8:	adrp	x1, 409000 <tigetstr@plt+0x7460>
  4032ec:	add	x1, x1, #0x1c4
  4032f0:	ldr	w0, [x1, w0, uxtw #2]
  4032f4:	adr	x1, 403300 <tigetstr@plt+0x1760>
  4032f8:	add	x0, x1, w0, sxtw #2
  4032fc:	br	x0
  403300:	ldr	x0, [sp, #56]
  403304:	ldrb	w0, [x0, #703]
  403308:	ubfx	x0, x0, #5, #1
  40330c:	and	w0, w0, #0xff
  403310:	bl	40325c <tigetstr@plt+0x16bc>
  403314:	and	w0, w0, #0x1
  403318:	and	w2, w0, #0xff
  40331c:	ldr	x1, [sp, #56]
  403320:	ldrb	w0, [x1, #703]
  403324:	bfi	w0, w2, #5, #1
  403328:	strb	w0, [x1, #703]
  40332c:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403330:	add	x0, x0, #0x2b8
  403334:	ldr	x1, [x0]
  403338:	ldr	x0, [sp, #56]
  40333c:	str	x1, [x0]
  403340:	b	404070 <tigetstr@plt+0x24d0>
  403344:	ldr	x0, [sp, #56]
  403348:	ldrb	w0, [x0, #703]
  40334c:	ubfx	x0, x0, #6, #1
  403350:	and	w0, w0, #0xff
  403354:	bl	40325c <tigetstr@plt+0x16bc>
  403358:	and	w0, w0, #0x1
  40335c:	and	w2, w0, #0xff
  403360:	ldr	x1, [sp, #56]
  403364:	ldrb	w0, [x1, #703]
  403368:	bfi	w0, w2, #6, #1
  40336c:	strb	w0, [x1, #703]
  403370:	b	404070 <tigetstr@plt+0x24d0>
  403374:	ldr	x0, [sp, #56]
  403378:	ldrb	w0, [x0, #703]
  40337c:	ubfx	x0, x0, #7, #1
  403380:	and	w0, w0, #0xff
  403384:	bl	40325c <tigetstr@plt+0x16bc>
  403388:	and	w0, w0, #0x1
  40338c:	and	w2, w0, #0xff
  403390:	ldr	x1, [sp, #56]
  403394:	ldrb	w0, [x1, #703]
  403398:	bfi	w0, w2, #7, #1
  40339c:	strb	w0, [x1, #703]
  4033a0:	b	404070 <tigetstr@plt+0x24d0>
  4033a4:	ldr	x0, [sp, #56]
  4033a8:	ldrb	w0, [x0, #704]
  4033ac:	ubfx	x0, x0, #0, #1
  4033b0:	and	w0, w0, #0xff
  4033b4:	bl	40325c <tigetstr@plt+0x16bc>
  4033b8:	and	w0, w0, #0x1
  4033bc:	and	w2, w0, #0xff
  4033c0:	ldr	x1, [sp, #56]
  4033c4:	ldrb	w0, [x1, #704]
  4033c8:	bfxil	w0, w2, #0, #1
  4033cc:	strb	w0, [x1, #704]
  4033d0:	b	404070 <tigetstr@plt+0x24d0>
  4033d4:	ldr	x0, [sp, #56]
  4033d8:	ldrb	w0, [x0, #704]
  4033dc:	ubfx	x0, x0, #1, #1
  4033e0:	and	w0, w0, #0xff
  4033e4:	bl	40325c <tigetstr@plt+0x16bc>
  4033e8:	and	w0, w0, #0x1
  4033ec:	and	w2, w0, #0xff
  4033f0:	ldr	x1, [sp, #56]
  4033f4:	ldrb	w0, [x1, #704]
  4033f8:	bfi	w0, w2, #1, #1
  4033fc:	strb	w0, [x1, #704]
  403400:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403404:	add	x0, x0, #0x2b8
  403408:	ldr	x19, [x0]
  40340c:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  403410:	add	x0, x0, #0x698
  403414:	bl	401b40 <gettext@plt>
  403418:	mov	x1, x0
  40341c:	mov	x4, #0x0                   	// #0
  403420:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  403424:	add	x3, x0, #0x720
  403428:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  40342c:	add	x2, x0, #0x6f8
  403430:	mov	x0, x19
  403434:	bl	406200 <tigetstr@plt+0x4660>
  403438:	and	w0, w0, #0x1
  40343c:	and	w2, w0, #0xff
  403440:	ldr	x1, [sp, #56]
  403444:	ldrb	w0, [x1, #702]
  403448:	bfxil	w0, w2, #0, #1
  40344c:	strb	w0, [x1, #702]
  403450:	b	404070 <tigetstr@plt+0x24d0>
  403454:	ldr	x0, [sp, #56]
  403458:	ldrb	w0, [x0, #706]
  40345c:	ubfx	x0, x0, #3, #1
  403460:	and	w0, w0, #0xff
  403464:	bl	40325c <tigetstr@plt+0x16bc>
  403468:	and	w0, w0, #0x1
  40346c:	and	w2, w0, #0xff
  403470:	ldr	x1, [sp, #56]
  403474:	ldrb	w0, [x1, #706]
  403478:	bfi	w0, w2, #3, #1
  40347c:	strb	w0, [x1, #706]
  403480:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403484:	add	x0, x0, #0x2b8
  403488:	ldr	x19, [x0]
  40348c:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  403490:	add	x0, x0, #0x698
  403494:	bl	401b40 <gettext@plt>
  403498:	mov	x1, x0
  40349c:	mov	x4, #0x0                   	// #0
  4034a0:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  4034a4:	add	x3, x0, #0x720
  4034a8:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  4034ac:	add	x2, x0, #0x6f8
  4034b0:	mov	x0, x19
  4034b4:	bl	406200 <tigetstr@plt+0x4660>
  4034b8:	and	w0, w0, #0x1
  4034bc:	and	w2, w0, #0xff
  4034c0:	ldr	x1, [sp, #56]
  4034c4:	ldrb	w0, [x1, #702]
  4034c8:	bfi	w0, w2, #7, #1
  4034cc:	strb	w0, [x1, #702]
  4034d0:	b	404070 <tigetstr@plt+0x24d0>
  4034d4:	ldr	x0, [sp, #56]
  4034d8:	ldrb	w0, [x0, #706]
  4034dc:	ubfx	x0, x0, #7, #1
  4034e0:	and	w0, w0, #0xff
  4034e4:	bl	40325c <tigetstr@plt+0x16bc>
  4034e8:	and	w0, w0, #0x1
  4034ec:	and	w2, w0, #0xff
  4034f0:	ldr	x1, [sp, #56]
  4034f4:	ldrb	w0, [x1, #706]
  4034f8:	bfi	w0, w2, #7, #1
  4034fc:	strb	w0, [x1, #706]
  403500:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403504:	add	x0, x0, #0x2b8
  403508:	ldr	x19, [x0]
  40350c:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  403510:	add	x0, x0, #0x698
  403514:	bl	401b40 <gettext@plt>
  403518:	mov	x1, x0
  40351c:	mov	x4, #0x0                   	// #0
  403520:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  403524:	add	x3, x0, #0x720
  403528:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  40352c:	add	x2, x0, #0x6f8
  403530:	mov	x0, x19
  403534:	bl	406200 <tigetstr@plt+0x4660>
  403538:	and	w0, w0, #0x1
  40353c:	and	w2, w0, #0xff
  403540:	ldr	x1, [sp, #56]
  403544:	ldrb	w0, [x1, #703]
  403548:	bfxil	w0, w2, #0, #1
  40354c:	strb	w0, [x1, #703]
  403550:	b	404070 <tigetstr@plt+0x24d0>
  403554:	ldr	x0, [sp, #56]
  403558:	ldrb	w0, [x0, #704]
  40355c:	ubfx	x0, x0, #2, #1
  403560:	and	w0, w0, #0xff
  403564:	bl	40325c <tigetstr@plt+0x16bc>
  403568:	and	w0, w0, #0x1
  40356c:	and	w2, w0, #0xff
  403570:	ldr	x1, [sp, #56]
  403574:	ldrb	w0, [x1, #704]
  403578:	bfi	w0, w2, #2, #1
  40357c:	strb	w0, [x1, #704]
  403580:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403584:	add	x0, x0, #0x2b8
  403588:	ldr	x19, [x0]
  40358c:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  403590:	add	x0, x0, #0x698
  403594:	bl	401b40 <gettext@plt>
  403598:	mov	x1, x0
  40359c:	mov	x4, #0x0                   	// #0
  4035a0:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  4035a4:	add	x3, x0, #0x720
  4035a8:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  4035ac:	add	x2, x0, #0x6f8
  4035b0:	mov	x0, x19
  4035b4:	bl	406200 <tigetstr@plt+0x4660>
  4035b8:	and	w0, w0, #0x1
  4035bc:	and	w2, w0, #0xff
  4035c0:	ldr	x1, [sp, #56]
  4035c4:	ldrb	w0, [x1, #702]
  4035c8:	bfi	w0, w2, #1, #1
  4035cc:	strb	w0, [x1, #702]
  4035d0:	b	404070 <tigetstr@plt+0x24d0>
  4035d4:	ldr	x0, [sp, #56]
  4035d8:	ldrb	w0, [x0, #704]
  4035dc:	ubfx	x0, x0, #3, #1
  4035e0:	and	w0, w0, #0xff
  4035e4:	bl	40325c <tigetstr@plt+0x16bc>
  4035e8:	and	w0, w0, #0x1
  4035ec:	and	w2, w0, #0xff
  4035f0:	ldr	x1, [sp, #56]
  4035f4:	ldrb	w0, [x1, #704]
  4035f8:	bfi	w0, w2, #3, #1
  4035fc:	strb	w0, [x1, #704]
  403600:	b	404070 <tigetstr@plt+0x24d0>
  403604:	ldr	x0, [sp, #56]
  403608:	ldrb	w0, [x0, #704]
  40360c:	ubfx	x0, x0, #4, #1
  403610:	and	w0, w0, #0xff
  403614:	bl	40325c <tigetstr@plt+0x16bc>
  403618:	and	w0, w0, #0x1
  40361c:	and	w2, w0, #0xff
  403620:	ldr	x1, [sp, #56]
  403624:	ldrb	w0, [x1, #704]
  403628:	bfi	w0, w2, #4, #1
  40362c:	strb	w0, [x1, #704]
  403630:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403634:	add	x0, x0, #0x2b8
  403638:	ldr	x0, [x0]
  40363c:	bl	402588 <tigetstr@plt+0x9e8>
  403640:	and	w0, w0, #0xf
  403644:	and	w2, w0, #0xff
  403648:	ldr	x1, [sp, #56]
  40364c:	ldrb	w0, [x1, #700]
  403650:	bfxil	w0, w2, #0, #4
  403654:	strb	w0, [x1, #700]
  403658:	b	404070 <tigetstr@plt+0x24d0>
  40365c:	ldr	x0, [sp, #56]
  403660:	ldrb	w0, [x0, #704]
  403664:	ubfx	x0, x0, #5, #1
  403668:	and	w0, w0, #0xff
  40366c:	bl	40325c <tigetstr@plt+0x16bc>
  403670:	and	w0, w0, #0x1
  403674:	and	w2, w0, #0xff
  403678:	ldr	x1, [sp, #56]
  40367c:	ldrb	w0, [x1, #704]
  403680:	bfi	w0, w2, #5, #1
  403684:	strb	w0, [x1, #704]
  403688:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  40368c:	add	x0, x0, #0x2b8
  403690:	ldr	x0, [x0]
  403694:	bl	402588 <tigetstr@plt+0x9e8>
  403698:	and	w0, w0, #0xf
  40369c:	and	w2, w0, #0xff
  4036a0:	ldr	x1, [sp, #56]
  4036a4:	ldrb	w0, [x1, #700]
  4036a8:	bfi	w0, w2, #4, #4
  4036ac:	strb	w0, [x1, #700]
  4036b0:	b	404070 <tigetstr@plt+0x24d0>
  4036b4:	ldr	x0, [sp, #56]
  4036b8:	ldrb	w0, [x0, #706]
  4036bc:	ubfx	x0, x0, #0, #1
  4036c0:	and	w0, w0, #0xff
  4036c4:	bl	40325c <tigetstr@plt+0x16bc>
  4036c8:	and	w0, w0, #0x1
  4036cc:	and	w2, w0, #0xff
  4036d0:	ldr	x1, [sp, #56]
  4036d4:	ldrb	w0, [x1, #706]
  4036d8:	bfxil	w0, w2, #0, #1
  4036dc:	strb	w0, [x1, #706]
  4036e0:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  4036e4:	add	x1, x0, #0x2c0
  4036e8:	ldr	x0, [sp, #40]
  4036ec:	bl	40261c <tigetstr@plt+0xa7c>
  4036f0:	and	w0, w0, #0xf
  4036f4:	and	w2, w0, #0xff
  4036f8:	ldr	x1, [sp, #56]
  4036fc:	ldrb	w0, [x1, #701]
  403700:	bfxil	w0, w2, #0, #4
  403704:	strb	w0, [x1, #701]
  403708:	b	404070 <tigetstr@plt+0x24d0>
  40370c:	ldr	x0, [sp, #56]
  403710:	ldrb	w0, [x0, #706]
  403714:	ubfx	x0, x0, #1, #1
  403718:	and	w0, w0, #0xff
  40371c:	bl	40325c <tigetstr@plt+0x16bc>
  403720:	and	w0, w0, #0x1
  403724:	and	w2, w0, #0xff
  403728:	ldr	x1, [sp, #56]
  40372c:	ldrb	w0, [x1, #706]
  403730:	bfi	w0, w2, #1, #1
  403734:	strb	w0, [x1, #706]
  403738:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  40373c:	add	x1, x0, #0x2c0
  403740:	ldr	x0, [sp, #40]
  403744:	bl	40261c <tigetstr@plt+0xa7c>
  403748:	and	w0, w0, #0xf
  40374c:	and	w2, w0, #0xff
  403750:	ldr	x1, [sp, #56]
  403754:	ldrb	w0, [x1, #701]
  403758:	bfi	w0, w2, #4, #4
  40375c:	strb	w0, [x1, #701]
  403760:	b	404070 <tigetstr@plt+0x24d0>
  403764:	ldr	x0, [sp, #56]
  403768:	ldrb	w0, [x0, #707]
  40376c:	ubfx	x0, x0, #0, #1
  403770:	and	w0, w0, #0xff
  403774:	bl	40325c <tigetstr@plt+0x16bc>
  403778:	and	w0, w0, #0x1
  40377c:	and	w2, w0, #0xff
  403780:	ldr	x1, [sp, #56]
  403784:	ldrb	w0, [x1, #707]
  403788:	bfxil	w0, w2, #0, #1
  40378c:	strb	w0, [x1, #707]
  403790:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403794:	add	x0, x0, #0x2b8
  403798:	ldr	x19, [x0]
  40379c:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  4037a0:	add	x0, x0, #0x698
  4037a4:	bl	401b40 <gettext@plt>
  4037a8:	mov	x1, x0
  4037ac:	mov	x4, #0x0                   	// #0
  4037b0:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  4037b4:	add	x3, x0, #0x720
  4037b8:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  4037bc:	add	x2, x0, #0x6f8
  4037c0:	mov	x0, x19
  4037c4:	bl	406200 <tigetstr@plt+0x4660>
  4037c8:	and	w0, w0, #0x1
  4037cc:	and	w2, w0, #0xff
  4037d0:	ldr	x1, [sp, #56]
  4037d4:	ldrb	w0, [x1, #703]
  4037d8:	bfi	w0, w2, #1, #1
  4037dc:	strb	w0, [x1, #703]
  4037e0:	b	404070 <tigetstr@plt+0x24d0>
  4037e4:	ldr	x0, [sp, #56]
  4037e8:	ldrb	w0, [x0, #704]
  4037ec:	ubfx	x0, x0, #6, #1
  4037f0:	and	w0, w0, #0xff
  4037f4:	bl	40325c <tigetstr@plt+0x16bc>
  4037f8:	and	w0, w0, #0x1
  4037fc:	and	w2, w0, #0xff
  403800:	ldr	x1, [sp, #56]
  403804:	ldrb	w0, [x1, #704]
  403808:	bfi	w0, w2, #6, #1
  40380c:	strb	w0, [x1, #704]
  403810:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403814:	add	x0, x0, #0x2b8
  403818:	ldr	x19, [x0]
  40381c:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  403820:	add	x0, x0, #0x698
  403824:	bl	401b40 <gettext@plt>
  403828:	mov	x1, x0
  40382c:	mov	x4, #0x0                   	// #0
  403830:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  403834:	add	x3, x0, #0x720
  403838:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  40383c:	add	x2, x0, #0x6f8
  403840:	mov	x0, x19
  403844:	bl	406200 <tigetstr@plt+0x4660>
  403848:	and	w0, w0, #0x1
  40384c:	and	w2, w0, #0xff
  403850:	ldr	x1, [sp, #56]
  403854:	ldrb	w0, [x1, #702]
  403858:	bfi	w0, w2, #2, #1
  40385c:	strb	w0, [x1, #702]
  403860:	b	404070 <tigetstr@plt+0x24d0>
  403864:	ldr	x0, [sp, #56]
  403868:	ldrb	w0, [x0, #706]
  40386c:	ubfx	x0, x0, #2, #1
  403870:	and	w0, w0, #0xff
  403874:	bl	40325c <tigetstr@plt+0x16bc>
  403878:	and	w0, w0, #0x1
  40387c:	and	w2, w0, #0xff
  403880:	ldr	x1, [sp, #56]
  403884:	ldrb	w0, [x1, #706]
  403888:	bfi	w0, w2, #2, #1
  40388c:	strb	w0, [x1, #706]
  403890:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403894:	add	x0, x0, #0x2b8
  403898:	ldr	x19, [x0]
  40389c:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  4038a0:	add	x0, x0, #0x698
  4038a4:	bl	401b40 <gettext@plt>
  4038a8:	mov	x1, x0
  4038ac:	mov	x4, #0x0                   	// #0
  4038b0:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  4038b4:	add	x3, x0, #0x720
  4038b8:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  4038bc:	add	x2, x0, #0x6f8
  4038c0:	mov	x0, x19
  4038c4:	bl	406200 <tigetstr@plt+0x4660>
  4038c8:	and	w0, w0, #0x1
  4038cc:	and	w2, w0, #0xff
  4038d0:	ldr	x1, [sp, #56]
  4038d4:	ldrb	w0, [x1, #702]
  4038d8:	bfi	w0, w2, #3, #1
  4038dc:	strb	w0, [x1, #702]
  4038e0:	b	404070 <tigetstr@plt+0x24d0>
  4038e4:	ldr	x0, [sp, #56]
  4038e8:	ldrb	w0, [x0, #704]
  4038ec:	ubfx	x0, x0, #7, #1
  4038f0:	and	w0, w0, #0xff
  4038f4:	bl	40325c <tigetstr@plt+0x16bc>
  4038f8:	and	w0, w0, #0x1
  4038fc:	and	w2, w0, #0xff
  403900:	ldr	x1, [sp, #56]
  403904:	ldrb	w0, [x1, #704]
  403908:	bfi	w0, w2, #7, #1
  40390c:	strb	w0, [x1, #704]
  403910:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403914:	add	x0, x0, #0x2b8
  403918:	ldr	x19, [x0]
  40391c:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  403920:	add	x0, x0, #0x698
  403924:	bl	401b40 <gettext@plt>
  403928:	mov	x1, x0
  40392c:	mov	x4, #0x0                   	// #0
  403930:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  403934:	add	x3, x0, #0x720
  403938:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  40393c:	add	x2, x0, #0x6f8
  403940:	mov	x0, x19
  403944:	bl	406200 <tigetstr@plt+0x4660>
  403948:	and	w0, w0, #0x1
  40394c:	and	w2, w0, #0xff
  403950:	ldr	x1, [sp, #56]
  403954:	ldrb	w0, [x1, #702]
  403958:	bfi	w0, w2, #4, #1
  40395c:	strb	w0, [x1, #702]
  403960:	b	404070 <tigetstr@plt+0x24d0>
  403964:	ldr	x0, [sp, #56]
  403968:	ldrb	w0, [x0, #705]
  40396c:	ubfx	x0, x0, #0, #1
  403970:	and	w0, w0, #0xff
  403974:	bl	40325c <tigetstr@plt+0x16bc>
  403978:	and	w0, w0, #0x1
  40397c:	and	w2, w0, #0xff
  403980:	ldr	x1, [sp, #56]
  403984:	ldrb	w0, [x1, #705]
  403988:	bfxil	w0, w2, #0, #1
  40398c:	strb	w0, [x1, #705]
  403990:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403994:	add	x0, x0, #0x2b8
  403998:	ldr	x19, [x0]
  40399c:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  4039a0:	add	x0, x0, #0x698
  4039a4:	bl	401b40 <gettext@plt>
  4039a8:	mov	x1, x0
  4039ac:	mov	x4, #0x0                   	// #0
  4039b0:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  4039b4:	add	x3, x0, #0x720
  4039b8:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  4039bc:	add	x2, x0, #0x6f8
  4039c0:	mov	x0, x19
  4039c4:	bl	406200 <tigetstr@plt+0x4660>
  4039c8:	and	w0, w0, #0x1
  4039cc:	and	w2, w0, #0xff
  4039d0:	ldr	x1, [sp, #56]
  4039d4:	ldrb	w0, [x1, #702]
  4039d8:	bfi	w0, w2, #5, #1
  4039dc:	strb	w0, [x1, #702]
  4039e0:	b	404070 <tigetstr@plt+0x24d0>
  4039e4:	ldr	x0, [sp, #56]
  4039e8:	ldrb	w0, [x0, #705]
  4039ec:	ubfx	x0, x0, #1, #1
  4039f0:	and	w0, w0, #0xff
  4039f4:	bl	40325c <tigetstr@plt+0x16bc>
  4039f8:	and	w0, w0, #0x1
  4039fc:	and	w2, w0, #0xff
  403a00:	ldr	x1, [sp, #56]
  403a04:	ldrb	w0, [x1, #705]
  403a08:	bfi	w0, w2, #1, #1
  403a0c:	strb	w0, [x1, #705]
  403a10:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403a14:	add	x0, x0, #0x2b8
  403a18:	ldr	x19, [x0]
  403a1c:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  403a20:	add	x0, x0, #0x698
  403a24:	bl	401b40 <gettext@plt>
  403a28:	mov	x1, x0
  403a2c:	mov	x4, #0x0                   	// #0
  403a30:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  403a34:	add	x3, x0, #0x720
  403a38:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  403a3c:	add	x2, x0, #0x6f8
  403a40:	mov	x0, x19
  403a44:	bl	406200 <tigetstr@plt+0x4660>
  403a48:	and	w0, w0, #0x1
  403a4c:	and	w2, w0, #0xff
  403a50:	ldr	x1, [sp, #56]
  403a54:	ldrb	w0, [x1, #702]
  403a58:	bfi	w0, w2, #6, #1
  403a5c:	strb	w0, [x1, #702]
  403a60:	b	404070 <tigetstr@plt+0x24d0>
  403a64:	ldr	x0, [sp, #56]
  403a68:	ldrb	w0, [x0, #705]
  403a6c:	ubfx	x0, x0, #2, #1
  403a70:	and	w0, w0, #0xff
  403a74:	bl	40325c <tigetstr@plt+0x16bc>
  403a78:	and	w0, w0, #0x1
  403a7c:	and	w2, w0, #0xff
  403a80:	ldr	x1, [sp, #56]
  403a84:	ldrb	w0, [x1, #705]
  403a88:	bfi	w0, w2, #2, #1
  403a8c:	strb	w0, [x1, #705]
  403a90:	b	404070 <tigetstr@plt+0x24d0>
  403a94:	ldr	x0, [sp, #56]
  403a98:	ldrb	w0, [x0, #705]
  403a9c:	ubfx	x0, x0, #3, #1
  403aa0:	and	w0, w0, #0xff
  403aa4:	bl	40325c <tigetstr@plt+0x16bc>
  403aa8:	and	w0, w0, #0x1
  403aac:	and	w2, w0, #0xff
  403ab0:	ldr	x1, [sp, #56]
  403ab4:	ldrb	w0, [x1, #705]
  403ab8:	bfi	w0, w2, #3, #1
  403abc:	strb	w0, [x1, #705]
  403ac0:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403ac4:	add	x0, x0, #0x2b8
  403ac8:	ldr	x0, [x0]
  403acc:	cmp	x0, #0x0
  403ad0:	b.eq	403b28 <tigetstr@plt+0x1f88>  // b.none
  403ad4:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403ad8:	add	x0, x0, #0x2b8
  403adc:	ldr	x19, [x0]
  403ae0:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  403ae4:	add	x0, x0, #0x698
  403ae8:	bl	401b40 <gettext@plt>
  403aec:	mov	x1, x0
  403af0:	mov	x4, #0x0                   	// #0
  403af4:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  403af8:	add	x3, x0, #0x160
  403afc:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  403b00:	add	x2, x0, #0x168
  403b04:	mov	x0, x19
  403b08:	bl	406200 <tigetstr@plt+0x4660>
  403b0c:	and	w0, w0, #0x1
  403b10:	and	w2, w0, #0xff
  403b14:	ldr	x1, [sp, #56]
  403b18:	ldrb	w0, [x1, #703]
  403b1c:	bfi	w0, w2, #3, #1
  403b20:	strb	w0, [x1, #703]
  403b24:	b	404070 <tigetstr@plt+0x24d0>
  403b28:	ldr	x0, [sp, #56]
  403b2c:	ldrb	w1, [x0, #703]
  403b30:	orr	w1, w1, #0x8
  403b34:	strb	w1, [x0, #703]
  403b38:	b	404070 <tigetstr@plt+0x24d0>
  403b3c:	ldr	x0, [sp, #56]
  403b40:	ldrb	w0, [x0, #706]
  403b44:	ubfx	x0, x0, #4, #1
  403b48:	and	w0, w0, #0xff
  403b4c:	bl	40325c <tigetstr@plt+0x16bc>
  403b50:	and	w0, w0, #0x1
  403b54:	and	w2, w0, #0xff
  403b58:	ldr	x1, [sp, #56]
  403b5c:	ldrb	w0, [x1, #706]
  403b60:	bfi	w0, w2, #4, #1
  403b64:	strb	w0, [x1, #706]
  403b68:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403b6c:	add	x0, x0, #0x2b8
  403b70:	ldr	x1, [x0]
  403b74:	ldr	x0, [sp, #56]
  403b78:	add	x0, x0, #0x38
  403b7c:	mov	x3, x0
  403b80:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403b84:	add	x2, x0, #0x2c0
  403b88:	ldr	x0, [sp, #40]
  403b8c:	bl	402b1c <tigetstr@plt+0xf7c>
  403b90:	b	404070 <tigetstr@plt+0x24d0>
  403b94:	ldr	x0, [sp, #56]
  403b98:	ldrb	w0, [x0, #706]
  403b9c:	ubfx	x0, x0, #5, #1
  403ba0:	and	w0, w0, #0xff
  403ba4:	bl	40325c <tigetstr@plt+0x16bc>
  403ba8:	and	w0, w0, #0x1
  403bac:	and	w2, w0, #0xff
  403bb0:	ldr	x1, [sp, #56]
  403bb4:	ldrb	w0, [x1, #706]
  403bb8:	bfi	w0, w2, #5, #1
  403bbc:	strb	w0, [x1, #706]
  403bc0:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403bc4:	add	x0, x0, #0x2b8
  403bc8:	ldr	x1, [x0]
  403bcc:	ldr	x0, [sp, #56]
  403bd0:	add	x0, x0, #0x38
  403bd4:	mov	x3, x0
  403bd8:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403bdc:	add	x2, x0, #0x2c0
  403be0:	ldr	x0, [sp, #40]
  403be4:	bl	402b1c <tigetstr@plt+0xf7c>
  403be8:	b	404070 <tigetstr@plt+0x24d0>
  403bec:	ldr	x0, [sp, #56]
  403bf0:	ldrb	w0, [x0, #706]
  403bf4:	ubfx	x0, x0, #6, #1
  403bf8:	and	w0, w0, #0xff
  403bfc:	bl	40325c <tigetstr@plt+0x16bc>
  403c00:	and	w0, w0, #0x1
  403c04:	and	w2, w0, #0xff
  403c08:	ldr	x1, [sp, #56]
  403c0c:	ldrb	w0, [x1, #706]
  403c10:	bfi	w0, w2, #6, #1
  403c14:	strb	w0, [x1, #706]
  403c18:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403c1c:	add	x0, x0, #0x2b8
  403c20:	ldr	x1, [x0]
  403c24:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403c28:	add	x2, x0, #0x2c0
  403c2c:	ldr	x0, [sp, #40]
  403c30:	bl	402c94 <tigetstr@plt+0x10f4>
  403c34:	mov	w1, w0
  403c38:	ldr	x0, [sp, #56]
  403c3c:	str	w1, [x0, #52]
  403c40:	b	404070 <tigetstr@plt+0x24d0>
  403c44:	ldr	x0, [sp, #56]
  403c48:	ldrb	w0, [x0, #705]
  403c4c:	ubfx	x0, x0, #4, #1
  403c50:	and	w0, w0, #0xff
  403c54:	bl	40325c <tigetstr@plt+0x16bc>
  403c58:	and	w0, w0, #0x1
  403c5c:	and	w2, w0, #0xff
  403c60:	ldr	x1, [sp, #56]
  403c64:	ldrb	w0, [x1, #705]
  403c68:	bfi	w0, w2, #4, #1
  403c6c:	strb	w0, [x1, #705]
  403c70:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403c74:	add	x0, x0, #0x2b8
  403c78:	ldr	x1, [x0]
  403c7c:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403c80:	add	x2, x0, #0x2c0
  403c84:	ldr	x0, [sp, #40]
  403c88:	bl	402860 <tigetstr@plt+0xcc0>
  403c8c:	mov	w1, w0
  403c90:	ldr	x0, [sp, #56]
  403c94:	str	w1, [x0, #8]
  403c98:	b	404070 <tigetstr@plt+0x24d0>
  403c9c:	ldr	x0, [sp, #56]
  403ca0:	ldrb	w0, [x0, #705]
  403ca4:	ubfx	x0, x0, #5, #1
  403ca8:	and	w0, w0, #0xff
  403cac:	bl	40325c <tigetstr@plt+0x16bc>
  403cb0:	and	w0, w0, #0x1
  403cb4:	and	w2, w0, #0xff
  403cb8:	ldr	x1, [sp, #56]
  403cbc:	ldrb	w0, [x1, #705]
  403cc0:	bfi	w0, w2, #5, #1
  403cc4:	strb	w0, [x1, #705]
  403cc8:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403ccc:	add	x0, x0, #0x2b8
  403cd0:	ldr	x1, [x0]
  403cd4:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403cd8:	add	x2, x0, #0x2c0
  403cdc:	ldr	x0, [sp, #40]
  403ce0:	bl	402a88 <tigetstr@plt+0xee8>
  403ce4:	mov	w1, w0
  403ce8:	ldr	x0, [sp, #56]
  403cec:	str	w1, [x0, #20]
  403cf0:	b	404070 <tigetstr@plt+0x24d0>
  403cf4:	ldr	x0, [sp, #56]
  403cf8:	ldrb	w0, [x0, #705]
  403cfc:	ubfx	x0, x0, #7, #1
  403d00:	and	w0, w0, #0xff
  403d04:	bl	40325c <tigetstr@plt+0x16bc>
  403d08:	and	w0, w0, #0x1
  403d0c:	and	w2, w0, #0xff
  403d10:	ldr	x1, [sp, #56]
  403d14:	ldrb	w0, [x1, #705]
  403d18:	bfi	w0, w2, #7, #1
  403d1c:	strb	w0, [x1, #705]
  403d20:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403d24:	add	x0, x0, #0x2b8
  403d28:	ldr	x1, [x0]
  403d2c:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403d30:	add	x2, x0, #0x2c0
  403d34:	ldr	x0, [sp, #40]
  403d38:	bl	402a88 <tigetstr@plt+0xee8>
  403d3c:	mov	w1, w0
  403d40:	ldr	x0, [sp, #56]
  403d44:	str	w1, [x0, #20]
  403d48:	b	404070 <tigetstr@plt+0x24d0>
  403d4c:	ldr	x0, [sp, #56]
  403d50:	ldrb	w0, [x0, #705]
  403d54:	ubfx	x0, x0, #6, #1
  403d58:	and	w0, w0, #0xff
  403d5c:	bl	40325c <tigetstr@plt+0x16bc>
  403d60:	and	w0, w0, #0x1
  403d64:	and	w2, w0, #0xff
  403d68:	ldr	x1, [sp, #56]
  403d6c:	ldrb	w0, [x1, #705]
  403d70:	bfi	w0, w2, #6, #1
  403d74:	strb	w0, [x1, #705]
  403d78:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403d7c:	add	x0, x0, #0x2b8
  403d80:	ldr	x1, [x0]
  403d84:	ldr	x0, [sp, #56]
  403d88:	str	x1, [x0, #24]
  403d8c:	b	404070 <tigetstr@plt+0x24d0>
  403d90:	ldr	x0, [sp, #56]
  403d94:	ldrb	w0, [x0, #707]
  403d98:	ubfx	x0, x0, #1, #1
  403d9c:	and	w0, w0, #0xff
  403da0:	bl	40325c <tigetstr@plt+0x16bc>
  403da4:	and	w0, w0, #0x1
  403da8:	and	w2, w0, #0xff
  403dac:	ldr	x1, [sp, #56]
  403db0:	ldrb	w0, [x1, #707]
  403db4:	bfi	w0, w2, #1, #1
  403db8:	strb	w0, [x1, #707]
  403dbc:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403dc0:	add	x0, x0, #0x2b8
  403dc4:	ldr	x19, [x0]
  403dc8:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  403dcc:	add	x0, x0, #0x698
  403dd0:	bl	401b40 <gettext@plt>
  403dd4:	mov	x1, x0
  403dd8:	mov	x4, #0x0                   	// #0
  403ddc:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  403de0:	add	x3, x0, #0x720
  403de4:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  403de8:	add	x2, x0, #0x6f8
  403dec:	mov	x0, x19
  403df0:	bl	406200 <tigetstr@plt+0x4660>
  403df4:	and	w0, w0, #0x1
  403df8:	and	w2, w0, #0xff
  403dfc:	ldr	x1, [sp, #56]
  403e00:	ldrb	w0, [x1, #703]
  403e04:	bfi	w0, w2, #2, #1
  403e08:	strb	w0, [x1, #703]
  403e0c:	b	404070 <tigetstr@plt+0x24d0>
  403e10:	ldr	x0, [sp, #56]
  403e14:	ldrb	w0, [x0, #707]
  403e18:	ubfx	x0, x0, #2, #1
  403e1c:	and	w0, w0, #0xff
  403e20:	bl	40325c <tigetstr@plt+0x16bc>
  403e24:	and	w0, w0, #0x1
  403e28:	and	w2, w0, #0xff
  403e2c:	ldr	x1, [sp, #56]
  403e30:	ldrb	w0, [x1, #707]
  403e34:	bfi	w0, w2, #2, #1
  403e38:	strb	w0, [x1, #707]
  403e3c:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403e40:	add	x0, x0, #0x2b8
  403e44:	ldr	x0, [x0]
  403e48:	bl	402a18 <tigetstr@plt+0xe78>
  403e4c:	mov	w1, w0
  403e50:	ldr	x0, [sp, #56]
  403e54:	str	w1, [x0, #40]
  403e58:	ldr	x0, [sp, #56]
  403e5c:	ldr	w0, [x0, #40]
  403e60:	cmp	w0, #0x0
  403e64:	b.ne	404070 <tigetstr@plt+0x24d0>  // b.any
  403e68:	ldr	x0, [sp, #56]
  403e6c:	ldrb	w0, [x0, #707]
  403e70:	ubfx	x0, x0, #1, #1
  403e74:	and	w0, w0, #0xff
  403e78:	bl	40325c <tigetstr@plt+0x16bc>
  403e7c:	and	w0, w0, #0x1
  403e80:	and	w2, w0, #0xff
  403e84:	ldr	x1, [sp, #56]
  403e88:	ldrb	w0, [x1, #707]
  403e8c:	bfi	w0, w2, #1, #1
  403e90:	strb	w0, [x1, #707]
  403e94:	ldr	x0, [sp, #56]
  403e98:	ldrb	w1, [x0, #703]
  403e9c:	orr	w1, w1, #0x4
  403ea0:	strb	w1, [x0, #703]
  403ea4:	b	404070 <tigetstr@plt+0x24d0>
  403ea8:	ldr	x0, [sp, #56]
  403eac:	ldrb	w0, [x0, #707]
  403eb0:	ubfx	x0, x0, #3, #1
  403eb4:	and	w0, w0, #0xff
  403eb8:	bl	40325c <tigetstr@plt+0x16bc>
  403ebc:	and	w0, w0, #0x1
  403ec0:	and	w2, w0, #0xff
  403ec4:	ldr	x1, [sp, #56]
  403ec8:	ldrb	w0, [x1, #707]
  403ecc:	bfi	w0, w2, #3, #1
  403ed0:	strb	w0, [x1, #707]
  403ed4:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403ed8:	add	x0, x0, #0x2b8
  403edc:	ldr	x0, [x0]
  403ee0:	bl	402940 <tigetstr@plt+0xda0>
  403ee4:	mov	w1, w0
  403ee8:	ldr	x0, [sp, #56]
  403eec:	str	w1, [x0, #44]
  403ef0:	b	404070 <tigetstr@plt+0x24d0>
  403ef4:	ldr	x0, [sp, #56]
  403ef8:	ldrb	w0, [x0, #707]
  403efc:	ubfx	x0, x0, #4, #1
  403f00:	and	w0, w0, #0xff
  403f04:	bl	40325c <tigetstr@plt+0x16bc>
  403f08:	and	w0, w0, #0x1
  403f0c:	and	w2, w0, #0xff
  403f10:	ldr	x1, [sp, #56]
  403f14:	ldrb	w0, [x1, #707]
  403f18:	bfi	w0, w2, #4, #1
  403f1c:	strb	w0, [x1, #707]
  403f20:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403f24:	add	x0, x0, #0x2b8
  403f28:	ldr	x1, [x0]
  403f2c:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403f30:	add	x2, x0, #0x2c0
  403f34:	ldr	x0, [sp, #40]
  403f38:	bl	402860 <tigetstr@plt+0xcc0>
  403f3c:	mov	w1, w0
  403f40:	ldr	x0, [sp, #56]
  403f44:	str	w1, [x0, #48]
  403f48:	b	404070 <tigetstr@plt+0x24d0>
  403f4c:	ldr	x0, [sp, #56]
  403f50:	ldrb	w0, [x0, #707]
  403f54:	ubfx	x0, x0, #5, #1
  403f58:	and	w0, w0, #0xff
  403f5c:	bl	40325c <tigetstr@plt+0x16bc>
  403f60:	and	w0, w0, #0x1
  403f64:	and	w2, w0, #0xff
  403f68:	ldr	x1, [sp, #56]
  403f6c:	ldrb	w0, [x1, #707]
  403f70:	bfi	w0, w2, #5, #1
  403f74:	strb	w0, [x1, #707]
  403f78:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403f7c:	add	x0, x0, #0x2b8
  403f80:	ldr	x1, [x0]
  403f84:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403f88:	add	x2, x0, #0x2c0
  403f8c:	ldr	x0, [sp, #40]
  403f90:	bl	402d34 <tigetstr@plt+0x1194>
  403f94:	mov	w1, w0
  403f98:	ldr	x0, [sp, #56]
  403f9c:	str	w1, [x0, #12]
  403fa0:	b	404070 <tigetstr@plt+0x24d0>
  403fa4:	ldr	x0, [sp, #56]
  403fa8:	ldrb	w0, [x0, #707]
  403fac:	ubfx	x0, x0, #6, #1
  403fb0:	and	w0, w0, #0xff
  403fb4:	bl	40325c <tigetstr@plt+0x16bc>
  403fb8:	and	w0, w0, #0x1
  403fbc:	and	w2, w0, #0xff
  403fc0:	ldr	x1, [sp, #56]
  403fc4:	ldrb	w0, [x1, #707]
  403fc8:	bfi	w0, w2, #6, #1
  403fcc:	strb	w0, [x1, #707]
  403fd0:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403fd4:	add	x0, x0, #0x2b8
  403fd8:	ldr	x1, [x0]
  403fdc:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  403fe0:	add	x2, x0, #0x2c0
  403fe4:	ldr	x0, [sp, #40]
  403fe8:	bl	402ddc <tigetstr@plt+0x123c>
  403fec:	mov	w1, w0
  403ff0:	ldr	x0, [sp, #56]
  403ff4:	str	w1, [x0, #16]
  403ff8:	b	404070 <tigetstr@plt+0x24d0>
  403ffc:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404000:	add	x0, x0, #0x170
  404004:	bl	401b40 <gettext@plt>
  404008:	mov	x3, x0
  40400c:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  404010:	add	x0, x0, #0x2d0
  404014:	ldr	x1, [x0]
  404018:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  40401c:	add	x2, x0, #0x180
  404020:	mov	x0, x3
  404024:	bl	401ae0 <printf@plt>
  404028:	mov	w0, #0x0                   	// #0
  40402c:	bl	4017a0 <exit@plt>
  404030:	bl	402e38 <tigetstr@plt+0x1298>
  404034:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  404038:	add	x0, x0, #0x2b0
  40403c:	ldr	x19, [x0]
  404040:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404044:	add	x0, x0, #0x198
  404048:	bl	401b40 <gettext@plt>
  40404c:	mov	x1, x0
  404050:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  404054:	add	x0, x0, #0x2d0
  404058:	ldr	x0, [x0]
  40405c:	mov	x2, x0
  404060:	mov	x0, x19
  404064:	bl	401b50 <fprintf@plt>
  404068:	mov	w0, #0x1                   	// #1
  40406c:	bl	4017a0 <exit@plt>
  404070:	mov	x4, #0x0                   	// #0
  404074:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404078:	add	x3, x0, #0x830
  40407c:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404080:	add	x2, x0, #0x1c0
  404084:	ldr	x1, [sp, #40]
  404088:	ldr	w0, [sp, #52]
  40408c:	bl	401820 <getopt_long_only@plt>
  404090:	str	w0, [sp, #92]
  404094:	ldr	w0, [sp, #92]
  404098:	cmn	w0, #0x1
  40409c:	b.ne	4032b8 <tigetstr@plt+0x1718>  // b.any
  4040a0:	nop
  4040a4:	nop
  4040a8:	ldr	x19, [sp, #16]
  4040ac:	ldp	x29, x30, [sp], #96
  4040b0:	ret
  4040b4:	stp	x29, x30, [sp, #-48]!
  4040b8:	mov	x29, sp
  4040bc:	str	x0, [sp, #24]
  4040c0:	ldr	x0, [sp, #24]
  4040c4:	bl	401ba0 <tigetstr@plt>
  4040c8:	str	x0, [sp, #40]
  4040cc:	ldr	x0, [sp, #40]
  4040d0:	cmn	x0, #0x1
  4040d4:	b.ne	4040dc <tigetstr@plt+0x253c>  // b.any
  4040d8:	str	xzr, [sp, #40]
  4040dc:	ldr	x0, [sp, #40]
  4040e0:	ldp	x29, x30, [sp], #48
  4040e4:	ret
  4040e8:	stp	x29, x30, [sp, #-32]!
  4040ec:	mov	x29, sp
  4040f0:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4040f4:	add	x0, x0, #0x258
  4040f8:	bl	401b30 <tigetnum@plt>
  4040fc:	str	w0, [sp, #24]
  404100:	ldr	w0, [sp, #24]
  404104:	cmp	w0, #0x0
  404108:	b.le	404204 <tigetstr@plt+0x2664>
  40410c:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404110:	add	x0, x0, #0x260
  404114:	bl	401ae0 <printf@plt>
  404118:	mov	w0, #0xa                   	// #10
  40411c:	str	w0, [sp, #28]
  404120:	b	404140 <tigetstr@plt+0x25a0>
  404124:	ldr	w1, [sp, #28]
  404128:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  40412c:	add	x0, x0, #0x270
  404130:	bl	401ae0 <printf@plt>
  404134:	ldr	w0, [sp, #28]
  404138:	add	w0, w0, #0xa
  40413c:	str	w0, [sp, #28]
  404140:	ldr	w0, [sp, #24]
  404144:	sub	w0, w0, #0x2
  404148:	ldr	w1, [sp, #28]
  40414c:	cmp	w1, w0
  404150:	b.lt	404124 <tigetstr@plt+0x2584>  // b.tstop
  404154:	mov	w0, #0xa                   	// #10
  404158:	bl	401b20 <putchar@plt>
  40415c:	mov	w0, #0x1                   	// #1
  404160:	str	w0, [sp, #28]
  404164:	b	4041b0 <tigetstr@plt+0x2610>
  404168:	ldr	w2, [sp, #28]
  40416c:	mov	w0, #0x6667                	// #26215
  404170:	movk	w0, #0x6666, lsl #16
  404174:	smull	x0, w2, w0
  404178:	lsr	x0, x0, #32
  40417c:	asr	w1, w0, #2
  404180:	asr	w0, w2, #31
  404184:	sub	w1, w1, w0
  404188:	mov	w0, w1
  40418c:	lsl	w0, w0, #2
  404190:	add	w0, w0, w1
  404194:	lsl	w0, w0, #1
  404198:	sub	w1, w2, w0
  40419c:	add	w0, w1, #0x30
  4041a0:	bl	401b20 <putchar@plt>
  4041a4:	ldr	w0, [sp, #28]
  4041a8:	add	w0, w0, #0x1
  4041ac:	str	w0, [sp, #28]
  4041b0:	ldr	w1, [sp, #28]
  4041b4:	ldr	w0, [sp, #24]
  4041b8:	cmp	w1, w0
  4041bc:	b.le	404168 <tigetstr@plt+0x25c8>
  4041c0:	mov	w0, #0xa                   	// #10
  4041c4:	bl	401b20 <putchar@plt>
  4041c8:	mov	w0, #0x1                   	// #1
  4041cc:	str	w0, [sp, #28]
  4041d0:	b	4041ec <tigetstr@plt+0x264c>
  4041d4:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4041d8:	add	x0, x0, #0x278
  4041dc:	bl	401ae0 <printf@plt>
  4041e0:	ldr	w0, [sp, #28]
  4041e4:	add	w0, w0, #0x1
  4041e8:	str	w0, [sp, #28]
  4041ec:	ldr	w1, [sp, #28]
  4041f0:	ldr	w0, [sp, #24]
  4041f4:	cmp	w1, w0
  4041f8:	b.lt	4041d4 <tigetstr@plt+0x2634>  // b.tstop
  4041fc:	mov	w0, #0xa                   	// #10
  404200:	bl	401b20 <putchar@plt>
  404204:	nop
  404208:	ldp	x29, x30, [sp], #32
  40420c:	ret
  404210:	stp	x29, x30, [sp, #-48]!
  404214:	mov	x29, sp
  404218:	str	x0, [sp, #24]
  40421c:	ldr	x0, [sp, #24]
  404220:	ldr	w0, [x0, #20]
  404224:	cmp	w0, #0x0
  404228:	b.eq	404254 <tigetstr@plt+0x26b4>  // b.none
  40422c:	ldr	x0, [sp, #24]
  404230:	add	x3, x0, #0x20
  404234:	ldr	x0, [sp, #24]
  404238:	ldr	w0, [x0, #20]
  40423c:	mov	w2, w0
  404240:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404244:	add	x1, x0, #0x280
  404248:	mov	x0, x3
  40424c:	bl	402460 <tigetstr@plt+0x8c0>
  404250:	b	40426c <tigetstr@plt+0x26cc>
  404254:	ldr	x0, [sp, #24]
  404258:	add	x2, x0, #0x20
  40425c:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404260:	add	x1, x0, #0x290
  404264:	mov	x0, x2
  404268:	bl	402460 <tigetstr@plt+0x8c0>
  40426c:	ldr	x0, [sp, #24]
  404270:	ldr	x0, [x0, #32]
  404274:	mov	w1, #0x0                   	// #0
  404278:	bl	4018c0 <open@plt>
  40427c:	str	w0, [sp, #44]
  404280:	ldr	w0, [sp, #44]
  404284:	cmp	w0, #0x0
  404288:	b.ge	4042b0 <tigetstr@plt+0x2710>  // b.tcont
  40428c:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404290:	add	x0, x0, #0x2a0
  404294:	bl	401b40 <gettext@plt>
  404298:	mov	x1, x0
  40429c:	ldr	x0, [sp, #24]
  4042a0:	ldr	x0, [x0, #32]
  4042a4:	mov	x2, x0
  4042a8:	mov	w0, #0xffffffff            	// #-1
  4042ac:	bl	401b60 <err@plt>
  4042b0:	ldr	w0, [sp, #44]
  4042b4:	ldp	x29, x30, [sp], #48
  4042b8:	ret
  4042bc:	stp	x29, x30, [sp, #-48]!
  4042c0:	mov	x29, sp
  4042c4:	str	x0, [sp, #24]
  4042c8:	ldr	x0, [sp, #24]
  4042cc:	ldr	w0, [x0, #8]
  4042d0:	cmp	w0, #0x0
  4042d4:	b.lt	4042f4 <tigetstr@plt+0x2754>  // b.tstop
  4042d8:	ldr	x0, [sp, #24]
  4042dc:	ldr	w0, [x0, #8]
  4042e0:	mov	w1, w0
  4042e4:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4042e8:	add	x0, x0, #0x2b0
  4042ec:	bl	401ae0 <printf@plt>
  4042f0:	b	4043f8 <tigetstr@plt+0x2858>
  4042f4:	ldr	x0, [sp, #24]
  4042f8:	ldr	w0, [x0, #8]
  4042fc:	cmn	w0, #0x1
  404300:	b.eq	404320 <tigetstr@plt+0x2780>  // b.none
  404304:	cmp	w0, #0x0
  404308:	b.ge	4043e4 <tigetstr@plt+0x2844>  // b.tcont
  40430c:	cmn	w0, #0x3
  404310:	b.eq	404390 <tigetstr@plt+0x27f0>  // b.none
  404314:	cmn	w0, #0x2
  404318:	b.eq	404358 <tigetstr@plt+0x27b8>  // b.none
  40431c:	b	4043e4 <tigetstr@plt+0x2844>
  404320:	mov	w0, #0xe                   	// #14
  404324:	strb	w0, [sp, #43]
  404328:	add	x0, sp, #0x2b
  40432c:	mov	x2, x0
  404330:	mov	x1, #0x541c                	// #21532
  404334:	mov	w0, #0x0                   	// #0
  404338:	bl	401b70 <ioctl@plt>
  40433c:	cmp	w0, #0x0
  404340:	b.eq	4043e8 <tigetstr@plt+0x2848>  // b.none
  404344:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404348:	add	x0, x0, #0x2b8
  40434c:	bl	401b40 <gettext@plt>
  404350:	bl	4019a0 <warn@plt>
  404354:	b	4043e8 <tigetstr@plt+0x2848>
  404358:	mov	w0, #0x4                   	// #4
  40435c:	strb	w0, [sp, #43]
  404360:	add	x0, sp, #0x2b
  404364:	mov	x2, x0
  404368:	mov	x1, #0x541c                	// #21532
  40436c:	mov	w0, #0x0                   	// #0
  404370:	bl	401b70 <ioctl@plt>
  404374:	cmp	w0, #0x0
  404378:	b.eq	4043f0 <tigetstr@plt+0x2850>  // b.none
  40437c:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404380:	add	x0, x0, #0x2d0
  404384:	bl	401b40 <gettext@plt>
  404388:	bl	4019a0 <warn@plt>
  40438c:	b	4043f0 <tigetstr@plt+0x2850>
  404390:	mov	w0, #0xf                   	// #15
  404394:	strb	w0, [sp, #43]
  404398:	add	x0, sp, #0x2b
  40439c:	mov	x2, x0
  4043a0:	mov	x1, #0x541c                	// #21532
  4043a4:	mov	w0, #0x0                   	// #0
  4043a8:	bl	401b70 <ioctl@plt>
  4043ac:	str	w0, [sp, #44]
  4043b0:	ldr	w0, [sp, #44]
  4043b4:	cmp	w0, #0x0
  4043b8:	b.ge	4043d0 <tigetstr@plt+0x2830>  // b.tcont
  4043bc:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4043c0:	add	x0, x0, #0x2e8
  4043c4:	bl	401b40 <gettext@plt>
  4043c8:	bl	4019a0 <warn@plt>
  4043cc:	b	4043f4 <tigetstr@plt+0x2854>
  4043d0:	ldr	w1, [sp, #44]
  4043d4:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4043d8:	add	x0, x0, #0x300
  4043dc:	bl	401ae0 <printf@plt>
  4043e0:	b	4043f4 <tigetstr@plt+0x2854>
  4043e4:	bl	401970 <abort@plt>
  4043e8:	nop
  4043ec:	b	4043f4 <tigetstr@plt+0x2854>
  4043f0:	nop
  4043f4:	nop
  4043f8:	ldp	x29, x30, [sp], #48
  4043fc:	ret
  404400:	stp	x29, x30, [sp, #-128]!
  404404:	mov	x29, sp
  404408:	str	x0, [sp, #24]
  40440c:	ldr	x0, [sp, #24]
  404410:	bl	404210 <tigetstr@plt+0x2670>
  404414:	str	w0, [sp, #92]
  404418:	ldr	x0, [sp, #24]
  40441c:	ldr	x0, [x0, #24]
  404420:	cmp	x0, #0x0
  404424:	b.ne	404438 <tigetstr@plt+0x2898>  // b.any
  404428:	ldr	x0, [sp, #24]
  40442c:	adrp	x1, 409000 <tigetstr@plt+0x7460>
  404430:	add	x1, x1, #0x308
  404434:	str	x1, [x0, #24]
  404438:	ldr	x0, [sp, #24]
  40443c:	ldr	x2, [x0, #24]
  404440:	ldr	x0, [sp, #24]
  404444:	ldrb	w0, [x0, #705]
  404448:	and	w0, w0, #0x20
  40444c:	and	w0, w0, #0xff
  404450:	cmp	w0, #0x0
  404454:	b.eq	404464 <tigetstr@plt+0x28c4>  // b.none
  404458:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  40445c:	add	x0, x0, #0x318
  404460:	b	40446c <tigetstr@plt+0x28cc>
  404464:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404468:	add	x0, x0, #0x320
  40446c:	mov	x1, x0
  404470:	mov	x0, x2
  404474:	bl	4018a0 <fopen@plt>
  404478:	str	x0, [sp, #80]
  40447c:	ldr	x0, [sp, #80]
  404480:	cmp	x0, #0x0
  404484:	b.ne	4044ac <tigetstr@plt+0x290c>  // b.any
  404488:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  40448c:	add	x0, x0, #0x328
  404490:	bl	401b40 <gettext@plt>
  404494:	mov	x1, x0
  404498:	ldr	x0, [sp, #24]
  40449c:	ldr	x0, [x0, #24]
  4044a0:	mov	x2, x0
  4044a4:	mov	w0, #0xffffffff            	// #-1
  4044a8:	bl	401b60 <err@plt>
  4044ac:	add	x0, sp, #0x28
  4044b0:	mov	x2, #0x4                   	// #4
  4044b4:	mov	x1, x0
  4044b8:	ldr	w0, [sp, #92]
  4044bc:	bl	401a70 <read@plt>
  4044c0:	cmp	x0, #0x4
  4044c4:	b.eq	4044ec <tigetstr@plt+0x294c>  // b.none
  4044c8:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4044cc:	add	x0, x0, #0x2a0
  4044d0:	bl	401b40 <gettext@plt>
  4044d4:	mov	x1, x0
  4044d8:	ldr	x0, [sp, #24]
  4044dc:	ldr	x0, [x0, #32]
  4044e0:	mov	x2, x0
  4044e4:	mov	w0, #0xffffffff            	// #-1
  4044e8:	bl	401b60 <err@plt>
  4044ec:	ldrb	w0, [sp, #40]
  4044f0:	str	w0, [sp, #76]
  4044f4:	ldrb	w0, [sp, #41]
  4044f8:	str	w0, [sp, #72]
  4044fc:	ldr	w1, [sp, #76]
  404500:	ldr	w0, [sp, #72]
  404504:	mul	w0, w1, w0
  404508:	cmp	w0, #0x0
  40450c:	b.ne	404534 <tigetstr@plt+0x2994>  // b.any
  404510:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404514:	add	x0, x0, #0x2a0
  404518:	bl	401b40 <gettext@plt>
  40451c:	mov	x1, x0
  404520:	ldr	x0, [sp, #24]
  404524:	ldr	x0, [x0, #32]
  404528:	mov	x2, x0
  40452c:	mov	w0, #0xffffffff            	// #-1
  404530:	bl	401b60 <err@plt>
  404534:	ldr	w1, [sp, #76]
  404538:	ldr	w0, [sp, #72]
  40453c:	mul	w0, w1, w0
  404540:	lsl	w0, w0, #1
  404544:	mov	w0, w0
  404548:	bl	402410 <tigetstr@plt+0x870>
  40454c:	str	x0, [sp, #64]
  404550:	ldr	w0, [sp, #72]
  404554:	add	w1, w0, #0x1
  404558:	ldr	w0, [sp, #76]
  40455c:	mul	w0, w1, w0
  404560:	mov	w0, w0
  404564:	bl	402410 <tigetstr@plt+0x870>
  404568:	str	x0, [sp, #56]
  40456c:	ldr	w1, [sp, #76]
  404570:	ldr	w0, [sp, #72]
  404574:	mul	w0, w1, w0
  404578:	lsl	w0, w0, #1
  40457c:	mov	w0, w0
  404580:	mov	x2, x0
  404584:	ldr	x1, [sp, #64]
  404588:	ldr	w0, [sp, #92]
  40458c:	bl	401a70 <read@plt>
  404590:	str	x0, [sp, #48]
  404594:	ldr	x0, [sp, #48]
  404598:	cmp	x0, #0x0
  40459c:	b.lt	4045c0 <tigetstr@plt+0x2a20>  // b.tstop
  4045a0:	ldr	w1, [sp, #76]
  4045a4:	ldr	w0, [sp, #72]
  4045a8:	mul	w0, w1, w0
  4045ac:	lsl	w0, w0, #1
  4045b0:	mov	w1, w0
  4045b4:	ldr	x0, [sp, #48]
  4045b8:	cmp	x1, x0
  4045bc:	b.eq	4045e4 <tigetstr@plt+0x2a44>  // b.none
  4045c0:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4045c4:	add	x0, x0, #0x2a0
  4045c8:	bl	401b40 <gettext@plt>
  4045cc:	mov	x1, x0
  4045d0:	ldr	x0, [sp, #24]
  4045d4:	ldr	x0, [x0, #32]
  4045d8:	mov	x2, x0
  4045dc:	mov	w0, #0xffffffff            	// #-1
  4045e0:	bl	401b60 <err@plt>
  4045e4:	ldr	x0, [sp, #64]
  4045e8:	str	x0, [sp, #104]
  4045ec:	ldr	x0, [sp, #56]
  4045f0:	str	x0, [sp, #96]
  4045f4:	str	xzr, [sp, #120]
  4045f8:	b	40469c <tigetstr@plt+0x2afc>
  4045fc:	str	xzr, [sp, #112]
  404600:	b	404634 <tigetstr@plt+0x2a94>
  404604:	ldr	x0, [sp, #96]
  404608:	add	x1, x0, #0x1
  40460c:	str	x1, [sp, #96]
  404610:	ldr	x1, [sp, #104]
  404614:	ldrsb	w1, [x1]
  404618:	strb	w1, [x0]
  40461c:	ldr	x0, [sp, #104]
  404620:	add	x0, x0, #0x2
  404624:	str	x0, [sp, #104]
  404628:	ldr	x0, [sp, #112]
  40462c:	add	x0, x0, #0x1
  404630:	str	x0, [sp, #112]
  404634:	ldr	w0, [sp, #72]
  404638:	ldr	x1, [sp, #112]
  40463c:	cmp	x1, x0
  404640:	b.cc	404604 <tigetstr@plt+0x2a64>  // b.lo, b.ul, b.last
  404644:	b	404654 <tigetstr@plt+0x2ab4>
  404648:	ldr	x0, [sp, #96]
  40464c:	sub	x0, x0, #0x1
  404650:	str	x0, [sp, #96]
  404654:	ldr	x0, [sp, #112]
  404658:	sub	x1, x0, #0x1
  40465c:	str	x1, [sp, #112]
  404660:	cmp	x0, #0x0
  404664:	b.eq	40467c <tigetstr@plt+0x2adc>  // b.none
  404668:	ldr	x0, [sp, #96]
  40466c:	sub	x0, x0, #0x1
  404670:	ldrsb	w0, [x0]
  404674:	cmp	w0, #0x20
  404678:	b.eq	404648 <tigetstr@plt+0x2aa8>  // b.none
  40467c:	ldr	x0, [sp, #96]
  404680:	add	x1, x0, #0x1
  404684:	str	x1, [sp, #96]
  404688:	mov	w1, #0xa                   	// #10
  40468c:	strb	w1, [x0]
  404690:	ldr	x0, [sp, #120]
  404694:	add	x0, x0, #0x1
  404698:	str	x0, [sp, #120]
  40469c:	ldr	w0, [sp, #76]
  4046a0:	ldr	x1, [sp, #120]
  4046a4:	cmp	x1, x0
  4046a8:	b.cc	4045fc <tigetstr@plt+0x2a5c>  // b.lo, b.ul, b.last
  4046ac:	ldr	x1, [sp, #96]
  4046b0:	ldr	x0, [sp, #56]
  4046b4:	sub	x0, x1, x0
  4046b8:	ldr	x3, [sp, #80]
  4046bc:	mov	x2, x0
  4046c0:	mov	x1, #0x1                   	// #1
  4046c4:	ldr	x0, [sp, #56]
  4046c8:	bl	401a30 <fwrite@plt>
  4046cc:	ldr	w0, [sp, #92]
  4046d0:	bl	401930 <close@plt>
  4046d4:	ldr	x0, [sp, #64]
  4046d8:	bl	4019d0 <free@plt>
  4046dc:	ldr	x0, [sp, #56]
  4046e0:	bl	4019d0 <free@plt>
  4046e4:	ldr	x0, [sp, #24]
  4046e8:	ldr	x0, [x0, #32]
  4046ec:	bl	4019d0 <free@plt>
  4046f0:	ldr	x0, [sp, #80]
  4046f4:	bl	401ecc <tigetstr@plt+0x32c>
  4046f8:	cmp	w0, #0x0
  4046fc:	b.eq	404718 <tigetstr@plt+0x2b78>  // b.none
  404700:	adrp	x0, 408000 <tigetstr@plt+0x6460>
  404704:	add	x0, x0, #0x5a0
  404708:	bl	401b40 <gettext@plt>
  40470c:	mov	x1, x0
  404710:	mov	w0, #0x1                   	// #1
  404714:	bl	401ac0 <errx@plt>
  404718:	nop
  40471c:	ldp	x29, x30, [sp], #128
  404720:	ret
  404724:	stp	x29, x30, [sp, #-32]!
  404728:	mov	x29, sp
  40472c:	str	x0, [sp, #24]
  404730:	str	x1, [sp, #16]
  404734:	ldr	x0, [sp, #24]
  404738:	ldrb	w0, [x0, #703]
  40473c:	and	w0, w0, #0x10
  404740:	and	w0, w0, #0xff
  404744:	cmp	w0, #0x0
  404748:	b.ne	404780 <tigetstr@plt+0x2be0>  // b.any
  40474c:	ldr	x0, [sp, #16]
  404750:	cmp	x0, #0x0
  404754:	b.eq	404780 <tigetstr@plt+0x2be0>  // b.none
  404758:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  40475c:	add	x0, x0, #0x350
  404760:	bl	401b40 <gettext@plt>
  404764:	mov	x3, x0
  404768:	ldr	x0, [sp, #24]
  40476c:	ldr	x0, [x0]
  404770:	ldr	x2, [sp, #16]
  404774:	mov	x1, x0
  404778:	mov	x0, x3
  40477c:	bl	401a60 <warnx@plt>
  404780:	ldr	x0, [sp, #24]
  404784:	ldrb	w0, [x0, #703]
  404788:	ubfx	x0, x0, #4, #1
  40478c:	and	w0, w0, #0xff
  404790:	ldp	x29, x30, [sp], #32
  404794:	ret
  404798:	stp	x29, x30, [sp, #-96]!
  40479c:	mov	x29, sp
  4047a0:	str	x0, [sp, #24]
  4047a4:	str	x1, [sp, #16]
  4047a8:	ldr	x2, [sp, #16]
  4047ac:	mov	w1, #0x3                   	// #3
  4047b0:	mov	w0, #0x0                   	// #0
  4047b4:	bl	401a40 <fcntl@plt>
  4047b8:	ldr	x1, [sp, #24]
  4047bc:	mov	w0, #0x0                   	// #0
  4047c0:	bl	401860 <tcgetattr@plt>
  4047c4:	mov	w2, #0x800                 	// #2048
  4047c8:	mov	w1, #0x4                   	// #4
  4047cc:	mov	w0, #0x0                   	// #0
  4047d0:	bl	401a40 <fcntl@plt>
  4047d4:	add	x0, sp, #0x20
  4047d8:	mov	x2, #0x3c                  	// #60
  4047dc:	ldr	x1, [sp, #24]
  4047e0:	bl	401750 <memcpy@plt>
  4047e4:	ldr	w1, [sp, #44]
  4047e8:	mov	w0, #0xfffffff5            	// #-11
  4047ec:	and	w0, w1, w0
  4047f0:	str	w0, [sp, #44]
  4047f4:	mov	w0, #0x1                   	// #1
  4047f8:	strb	w0, [sp, #55]
  4047fc:	strb	wzr, [sp, #54]
  404800:	add	x0, sp, #0x20
  404804:	mov	x2, x0
  404808:	mov	w1, #0x2                   	// #2
  40480c:	mov	w0, #0x0                   	// #0
  404810:	bl	401a80 <tcsetattr@plt>
  404814:	nop
  404818:	ldp	x29, x30, [sp], #96
  40481c:	ret
  404820:	stp	x29, x30, [sp, #-32]!
  404824:	mov	x29, sp
  404828:	str	x0, [sp, #24]
  40482c:	str	x1, [sp, #16]
  404830:	ldr	x0, [sp, #16]
  404834:	ldr	w0, [x0]
  404838:	mov	w2, w0
  40483c:	mov	w1, #0x4                   	// #4
  404840:	mov	w0, #0x0                   	// #0
  404844:	bl	401a40 <fcntl@plt>
  404848:	ldr	x2, [sp, #24]
  40484c:	mov	w1, #0x0                   	// #0
  404850:	mov	w0, #0x0                   	// #0
  404854:	bl	401a80 <tcsetattr@plt>
  404858:	nop
  40485c:	ldp	x29, x30, [sp], #32
  404860:	ret
  404864:	stp	x29, x30, [sp, #-192]!
  404868:	mov	x29, sp
  40486c:	add	x0, sp, #0x18
  404870:	str	x0, [sp, #176]
  404874:	str	wzr, [sp, #188]
  404878:	b	404894 <tigetstr@plt+0x2cf4>
  40487c:	ldr	x0, [sp, #176]
  404880:	ldr	w1, [sp, #188]
  404884:	str	xzr, [x0, x1, lsl #3]
  404888:	ldr	w0, [sp, #188]
  40488c:	add	w0, w0, #0x1
  404890:	str	w0, [sp, #188]
  404894:	ldr	w0, [sp, #188]
  404898:	cmp	w0, #0xf
  40489c:	b.ls	40487c <tigetstr@plt+0x2cdc>  // b.plast
  4048a0:	ldr	x0, [sp, #24]
  4048a4:	orr	x0, x0, #0x1
  4048a8:	str	x0, [sp, #24]
  4048ac:	mov	x0, #0xa                   	// #10
  4048b0:	str	x0, [sp, #152]
  4048b4:	str	xzr, [sp, #160]
  4048b8:	b	4048e8 <tigetstr@plt+0x2d48>
  4048bc:	bl	401b00 <__errno_location@plt>
  4048c0:	ldr	w0, [x0]
  4048c4:	cmp	w0, #0x4
  4048c8:	b.ne	4048d0 <tigetstr@plt+0x2d30>  // b.any
  4048cc:	b	4048e8 <tigetstr@plt+0x2d48>
  4048d0:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4048d4:	add	x0, x0, #0x370
  4048d8:	bl	401b40 <gettext@plt>
  4048dc:	mov	x1, x0
  4048e0:	mov	w0, #0x1                   	// #1
  4048e4:	bl	401b60 <err@plt>
  4048e8:	add	x1, sp, #0x98
  4048ec:	add	x0, sp, #0x18
  4048f0:	mov	x4, x1
  4048f4:	mov	x3, #0x0                   	// #0
  4048f8:	mov	x2, #0x0                   	// #0
  4048fc:	mov	x1, x0
  404900:	mov	w0, #0x1                   	// #1
  404904:	bl	401aa0 <select@plt>
  404908:	str	w0, [sp, #172]
  40490c:	ldr	w0, [sp, #172]
  404910:	cmp	w0, #0x0
  404914:	b.lt	4048bc <tigetstr@plt+0x2d1c>  // b.tstop
  404918:	ldr	w0, [sp, #172]
  40491c:	ldp	x29, x30, [sp], #192
  404920:	ret
  404924:	stp	x29, x30, [sp, #-176]!
  404928:	mov	x29, sp
  40492c:	str	x19, [sp, #16]
  404930:	mov	w0, #0x0                   	// #0
  404934:	bl	401a90 <isatty@plt>
  404938:	cmp	w0, #0x0
  40493c:	b.ne	404958 <tigetstr@plt+0x2db8>  // b.any
  404940:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404944:	add	x0, x0, #0x380
  404948:	bl	401b40 <gettext@plt>
  40494c:	mov	x1, x0
  404950:	mov	w0, #0x1                   	// #1
  404954:	bl	401ac0 <errx@plt>
  404958:	add	x1, sp, #0x2c
  40495c:	add	x0, sp, #0x30
  404960:	bl	404798 <tigetstr@plt+0x2bf8>
  404964:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  404968:	add	x0, x0, #0x290
  40496c:	ldr	x19, [x0]
  404970:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  404974:	add	x0, x0, #0x290
  404978:	ldr	x0, [x0]
  40497c:	bl	401780 <strlen@plt>
  404980:	mov	x2, x0
  404984:	mov	x1, x19
  404988:	mov	w0, #0x0                   	// #0
  40498c:	bl	401e00 <tigetstr@plt+0x260>
  404990:	cmp	w0, #0x0
  404994:	b.ge	4049bc <tigetstr@plt+0x2e1c>  // b.tcont
  404998:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  40499c:	add	x0, x0, #0x3a8
  4049a0:	bl	401b40 <gettext@plt>
  4049a4:	bl	4019a0 <warn@plt>
  4049a8:	add	x1, sp, #0x2c
  4049ac:	add	x0, sp, #0x30
  4049b0:	bl	404820 <tigetstr@plt+0x2c80>
  4049b4:	mov	w0, #0x1                   	// #1
  4049b8:	b	404b50 <tigetstr@plt+0x2fb0>
  4049bc:	str	xzr, [sp, #168]
  4049c0:	b	404a68 <tigetstr@plt+0x2ec8>
  4049c4:	bl	404864 <tigetstr@plt+0x2cc4>
  4049c8:	cmp	w0, #0x0
  4049cc:	b.eq	404a78 <tigetstr@plt+0x2ed8>  // b.none
  4049d0:	add	x1, sp, #0x80
  4049d4:	ldr	x0, [sp, #168]
  4049d8:	add	x3, x1, x0
  4049dc:	mov	x1, #0x1f                  	// #31
  4049e0:	ldr	x0, [sp, #168]
  4049e4:	sub	x0, x1, x0
  4049e8:	mov	x2, x0
  4049ec:	mov	x1, x3
  4049f0:	mov	w0, #0x0                   	// #0
  4049f4:	bl	401a70 <read@plt>
  4049f8:	str	x0, [sp, #160]
  4049fc:	ldr	x0, [sp, #160]
  404a00:	cmp	x0, #0x0
  404a04:	b.ge	404a40 <tigetstr@plt+0x2ea0>  // b.tcont
  404a08:	bl	401b00 <__errno_location@plt>
  404a0c:	ldr	w0, [x0]
  404a10:	cmp	w0, #0x4
  404a14:	b.ne	404a1c <tigetstr@plt+0x2e7c>  // b.any
  404a18:	b	404a68 <tigetstr@plt+0x2ec8>
  404a1c:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404a20:	add	x0, x0, #0x3b8
  404a24:	bl	401b40 <gettext@plt>
  404a28:	bl	4019a0 <warn@plt>
  404a2c:	add	x1, sp, #0x2c
  404a30:	add	x0, sp, #0x30
  404a34:	bl	404820 <tigetstr@plt+0x2c80>
  404a38:	mov	w0, #0x1                   	// #1
  404a3c:	b	404b50 <tigetstr@plt+0x2fb0>
  404a40:	ldr	x0, [sp, #160]
  404a44:	ldr	x1, [sp, #168]
  404a48:	add	x0, x1, x0
  404a4c:	str	x0, [sp, #168]
  404a50:	ldr	x0, [sp, #168]
  404a54:	sub	x0, x0, #0x1
  404a58:	add	x1, sp, #0x80
  404a5c:	ldrsb	w0, [x1, x0]
  404a60:	cmp	w0, #0x52
  404a64:	b.eq	404a80 <tigetstr@plt+0x2ee0>  // b.none
  404a68:	ldr	x0, [sp, #168]
  404a6c:	cmp	x0, #0x1e
  404a70:	b.ls	4049c4 <tigetstr@plt+0x2e24>  // b.plast
  404a74:	b	404a84 <tigetstr@plt+0x2ee4>
  404a78:	nop
  404a7c:	b	404a84 <tigetstr@plt+0x2ee4>
  404a80:	nop
  404a84:	ldr	x0, [sp, #168]
  404a88:	add	x1, sp, #0x80
  404a8c:	strb	wzr, [x1, x0]
  404a90:	add	x1, sp, #0x2c
  404a94:	add	x0, sp, #0x30
  404a98:	bl	404820 <tigetstr@plt+0x2c80>
  404a9c:	add	x1, sp, #0x78
  404aa0:	add	x0, sp, #0x7c
  404aa4:	add	x4, sp, #0x80
  404aa8:	mov	x3, x1
  404aac:	mov	x2, x0
  404ab0:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404ab4:	add	x1, x0, #0x3c8
  404ab8:	mov	x0, x4
  404abc:	bl	401ab0 <__isoc99_sscanf@plt>
  404ac0:	sxtw	x0, w0
  404ac4:	str	x0, [sp, #160]
  404ac8:	ldr	x0, [sp, #160]
  404acc:	cmp	x0, #0x2
  404ad0:	b.eq	404afc <tigetstr@plt+0x2f5c>  // b.none
  404ad4:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404ad8:	add	x0, x0, #0x3d8
  404adc:	bl	401b40 <gettext@plt>
  404ae0:	mov	x2, x0
  404ae4:	add	x0, sp, #0x80
  404ae8:	mov	x1, x0
  404aec:	mov	x0, x2
  404af0:	bl	401a60 <warnx@plt>
  404af4:	mov	w0, #0x1                   	// #1
  404af8:	b	404b50 <tigetstr@plt+0x2fb0>
  404afc:	add	x0, sp, #0x70
  404b00:	mov	x2, #0x8                   	// #8
  404b04:	mov	w1, #0x0                   	// #0
  404b08:	bl	401910 <memset@plt>
  404b0c:	add	x0, sp, #0x70
  404b10:	mov	x2, x0
  404b14:	mov	x1, #0x5413                	// #21523
  404b18:	mov	w0, #0x0                   	// #0
  404b1c:	bl	401b70 <ioctl@plt>
  404b20:	ldr	w0, [sp, #124]
  404b24:	and	w0, w0, #0xffff
  404b28:	strh	w0, [sp, #112]
  404b2c:	ldr	w0, [sp, #120]
  404b30:	and	w0, w0, #0xffff
  404b34:	strh	w0, [sp, #114]
  404b38:	add	x0, sp, #0x70
  404b3c:	mov	x2, x0
  404b40:	mov	x1, #0x5414                	// #21524
  404b44:	mov	w0, #0x0                   	// #0
  404b48:	bl	401b70 <ioctl@plt>
  404b4c:	mov	w0, #0x0                   	// #0
  404b50:	ldr	x19, [sp, #16]
  404b54:	ldp	x29, x30, [sp], #176
  404b58:	ret
  404b5c:	stp	x29, x30, [sp, #-64]!
  404b60:	mov	x29, sp
  404b64:	str	x0, [sp, #24]
  404b68:	ldr	x0, [sp, #24]
  404b6c:	ldrb	w0, [x0, #703]
  404b70:	and	w0, w0, #0x40
  404b74:	and	w0, w0, #0xff
  404b78:	cmp	w0, #0x0
  404b7c:	b.eq	404b90 <tigetstr@plt+0x2ff0>  // b.none
  404b80:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404b84:	add	x0, x0, #0x3f8
  404b88:	bl	4040b4 <tigetstr@plt+0x2514>
  404b8c:	bl	4017f0 <putp@plt>
  404b90:	ldr	x0, [sp, #24]
  404b94:	ldrb	w0, [x0, #703]
  404b98:	and	w0, w0, #0xffffff80
  404b9c:	and	w0, w0, #0xff
  404ba0:	cmp	w0, #0x0
  404ba4:	b.eq	404bc4 <tigetstr@plt+0x3024>  // b.none
  404ba8:	bl	404924 <tigetstr@plt+0x2d84>
  404bac:	cmp	w0, #0x0
  404bb0:	b.eq	404bc4 <tigetstr@plt+0x3024>  // b.none
  404bb4:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404bb8:	add	x0, x0, #0x400
  404bbc:	bl	401b40 <gettext@plt>
  404bc0:	bl	401a60 <warnx@plt>
  404bc4:	ldr	x0, [sp, #24]
  404bc8:	ldrb	w0, [x0, #704]
  404bcc:	and	w0, w0, #0x1
  404bd0:	and	w0, w0, #0xff
  404bd4:	cmp	w0, #0x0
  404bd8:	b.eq	404bec <tigetstr@plt+0x304c>  // b.none
  404bdc:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404be0:	add	x0, x0, #0x410
  404be4:	bl	4040b4 <tigetstr@plt+0x2514>
  404be8:	bl	4017f0 <putp@plt>
  404bec:	ldr	x0, [sp, #24]
  404bf0:	ldrb	w0, [x0, #704]
  404bf4:	and	w0, w0, #0x2
  404bf8:	and	w0, w0, #0xff
  404bfc:	cmp	w0, #0x0
  404c00:	b.eq	404c40 <tigetstr@plt+0x30a0>  // b.none
  404c04:	ldr	x0, [sp, #24]
  404c08:	ldrb	w0, [x0, #702]
  404c0c:	and	w0, w0, #0x1
  404c10:	and	w0, w0, #0xff
  404c14:	cmp	w0, #0x0
  404c18:	b.eq	404c30 <tigetstr@plt+0x3090>  // b.none
  404c1c:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404c20:	add	x0, x0, #0x418
  404c24:	bl	4040b4 <tigetstr@plt+0x2514>
  404c28:	bl	4017f0 <putp@plt>
  404c2c:	b	404c40 <tigetstr@plt+0x30a0>
  404c30:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404c34:	add	x0, x0, #0x420
  404c38:	bl	4040b4 <tigetstr@plt+0x2514>
  404c3c:	bl	4017f0 <putp@plt>
  404c40:	ldr	x0, [sp, #24]
  404c44:	ldrb	w0, [x0, #704]
  404c48:	and	w0, w0, #0x4
  404c4c:	and	w0, w0, #0xff
  404c50:	cmp	w0, #0x0
  404c54:	b.eq	404c94 <tigetstr@plt+0x30f4>  // b.none
  404c58:	ldr	x0, [sp, #24]
  404c5c:	ldrb	w0, [x0, #702]
  404c60:	and	w0, w0, #0x2
  404c64:	and	w0, w0, #0xff
  404c68:	cmp	w0, #0x0
  404c6c:	b.eq	404c7c <tigetstr@plt+0x30dc>  // b.none
  404c70:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404c74:	add	x0, x0, #0x428
  404c78:	b	404c84 <tigetstr@plt+0x30e4>
  404c7c:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404c80:	add	x0, x0, #0x430
  404c84:	adrp	x1, 41b000 <tigetstr@plt+0x19460>
  404c88:	add	x1, x1, #0x2c8
  404c8c:	ldr	x1, [x1]
  404c90:	bl	401790 <fputs@plt>
  404c94:	ldr	x0, [sp, #24]
  404c98:	ldrb	w0, [x0, #706]
  404c9c:	and	w0, w0, #0x8
  404ca0:	and	w0, w0, #0xff
  404ca4:	cmp	w0, #0x0
  404ca8:	b.eq	404d00 <tigetstr@plt+0x3160>  // b.none
  404cac:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404cb0:	add	x1, x0, #0x438
  404cb4:	ldr	x0, [sp, #24]
  404cb8:	bl	404724 <tigetstr@plt+0x2b84>
  404cbc:	cmp	w0, #0x0
  404cc0:	b.eq	404d00 <tigetstr@plt+0x3160>  // b.none
  404cc4:	ldr	x0, [sp, #24]
  404cc8:	ldrb	w0, [x0, #702]
  404ccc:	and	w0, w0, #0xffffff80
  404cd0:	and	w0, w0, #0xff
  404cd4:	cmp	w0, #0x0
  404cd8:	b.eq	404ce8 <tigetstr@plt+0x3148>  // b.none
  404cdc:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404ce0:	add	x0, x0, #0x448
  404ce4:	b	404cf0 <tigetstr@plt+0x3150>
  404ce8:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404cec:	add	x0, x0, #0x450
  404cf0:	adrp	x1, 41b000 <tigetstr@plt+0x19460>
  404cf4:	add	x1, x1, #0x2c8
  404cf8:	ldr	x1, [x1]
  404cfc:	bl	401790 <fputs@plt>
  404d00:	ldr	x0, [sp, #24]
  404d04:	ldrb	w0, [x0, #706]
  404d08:	and	w0, w0, #0xffffff80
  404d0c:	and	w0, w0, #0xff
  404d10:	cmp	w0, #0x0
  404d14:	b.eq	404d6c <tigetstr@plt+0x31cc>  // b.none
  404d18:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404d1c:	add	x1, x0, #0x458
  404d20:	ldr	x0, [sp, #24]
  404d24:	bl	404724 <tigetstr@plt+0x2b84>
  404d28:	cmp	w0, #0x0
  404d2c:	b.eq	404d6c <tigetstr@plt+0x31cc>  // b.none
  404d30:	ldr	x0, [sp, #24]
  404d34:	ldrb	w0, [x0, #703]
  404d38:	and	w0, w0, #0x1
  404d3c:	and	w0, w0, #0xff
  404d40:	cmp	w0, #0x0
  404d44:	b.eq	404d54 <tigetstr@plt+0x31b4>  // b.none
  404d48:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404d4c:	add	x0, x0, #0x468
  404d50:	b	404d5c <tigetstr@plt+0x31bc>
  404d54:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404d58:	add	x0, x0, #0x470
  404d5c:	adrp	x1, 41b000 <tigetstr@plt+0x19460>
  404d60:	add	x1, x1, #0x2c8
  404d64:	ldr	x1, [x1]
  404d68:	bl	401790 <fputs@plt>
  404d6c:	ldr	x0, [sp, #24]
  404d70:	ldrb	w0, [x0, #704]
  404d74:	and	w0, w0, #0x8
  404d78:	and	w0, w0, #0xff
  404d7c:	cmp	w0, #0x0
  404d80:	b.eq	404db8 <tigetstr@plt+0x3218>  // b.none
  404d84:	mov	x1, #0x0                   	// #0
  404d88:	ldr	x0, [sp, #24]
  404d8c:	bl	404724 <tigetstr@plt+0x2b84>
  404d90:	cmp	w0, #0x0
  404d94:	b.eq	404da8 <tigetstr@plt+0x3208>  // b.none
  404d98:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404d9c:	add	x0, x0, #0x478
  404da0:	bl	401ae0 <printf@plt>
  404da4:	b	404db8 <tigetstr@plt+0x3218>
  404da8:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404dac:	add	x0, x0, #0x480
  404db0:	bl	4040b4 <tigetstr@plt+0x2514>
  404db4:	bl	4017f0 <putp@plt>
  404db8:	ldr	x0, [sp, #24]
  404dbc:	ldrb	w0, [x0, #704]
  404dc0:	and	w0, w0, #0x10
  404dc4:	and	w0, w0, #0xff
  404dc8:	cmp	w0, #0x0
  404dcc:	b.eq	404df8 <tigetstr@plt+0x3258>  // b.none
  404dd0:	ldr	x0, [sp, #24]
  404dd4:	ldrb	w0, [x0, #700]
  404dd8:	ubfx	x0, x0, #0, #4
  404ddc:	and	w0, w0, #0xff
  404de0:	add	w1, w0, #0x30
  404de4:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404de8:	add	x2, x0, #0x488
  404dec:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404df0:	add	x0, x0, #0x490
  404df4:	bl	401ae0 <printf@plt>
  404df8:	ldr	x0, [sp, #24]
  404dfc:	ldrb	w0, [x0, #704]
  404e00:	and	w0, w0, #0x20
  404e04:	and	w0, w0, #0xff
  404e08:	cmp	w0, #0x0
  404e0c:	b.eq	404e38 <tigetstr@plt+0x3298>  // b.none
  404e10:	ldr	x0, [sp, #24]
  404e14:	ldrb	w0, [x0, #700]
  404e18:	ubfx	x0, x0, #4, #4
  404e1c:	and	w0, w0, #0xff
  404e20:	add	w1, w0, #0x30
  404e24:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404e28:	add	x2, x0, #0x488
  404e2c:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404e30:	add	x0, x0, #0x498
  404e34:	bl	401ae0 <printf@plt>
  404e38:	ldr	x0, [sp, #24]
  404e3c:	ldrb	w0, [x0, #706]
  404e40:	and	w0, w0, #0x1
  404e44:	and	w0, w0, #0xff
  404e48:	cmp	w0, #0x0
  404e4c:	b.eq	404e88 <tigetstr@plt+0x32e8>  // b.none
  404e50:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404e54:	add	x1, x0, #0x4a0
  404e58:	ldr	x0, [sp, #24]
  404e5c:	bl	404724 <tigetstr@plt+0x2b84>
  404e60:	cmp	w0, #0x0
  404e64:	b.eq	404e88 <tigetstr@plt+0x32e8>  // b.none
  404e68:	ldr	x0, [sp, #24]
  404e6c:	ldrb	w0, [x0, #701]
  404e70:	ubfx	x0, x0, #0, #4
  404e74:	and	w0, w0, #0xff
  404e78:	mov	w1, w0
  404e7c:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404e80:	add	x0, x0, #0x4b0
  404e84:	bl	401ae0 <printf@plt>
  404e88:	ldr	x0, [sp, #24]
  404e8c:	ldrb	w0, [x0, #706]
  404e90:	and	w0, w0, #0x2
  404e94:	and	w0, w0, #0xff
  404e98:	cmp	w0, #0x0
  404e9c:	b.eq	404ec0 <tigetstr@plt+0x3320>  // b.none
  404ea0:	ldr	x0, [sp, #24]
  404ea4:	ldrb	w0, [x0, #701]
  404ea8:	ubfx	x0, x0, #4, #4
  404eac:	and	w0, w0, #0xff
  404eb0:	mov	w1, w0
  404eb4:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404eb8:	add	x0, x0, #0x4b8
  404ebc:	bl	401ae0 <printf@plt>
  404ec0:	ldr	x0, [sp, #24]
  404ec4:	ldrb	w0, [x0, #707]
  404ec8:	and	w0, w0, #0x1
  404ecc:	and	w0, w0, #0xff
  404ed0:	cmp	w0, #0x0
  404ed4:	b.eq	404f14 <tigetstr@plt+0x3374>  // b.none
  404ed8:	ldr	x0, [sp, #24]
  404edc:	ldrb	w0, [x0, #703]
  404ee0:	and	w0, w0, #0x2
  404ee4:	and	w0, w0, #0xff
  404ee8:	cmp	w0, #0x0
  404eec:	b.eq	404efc <tigetstr@plt+0x335c>  // b.none
  404ef0:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404ef4:	add	x0, x0, #0x4c0
  404ef8:	b	404f04 <tigetstr@plt+0x3364>
  404efc:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404f00:	add	x0, x0, #0x4c8
  404f04:	adrp	x1, 41b000 <tigetstr@plt+0x19460>
  404f08:	add	x1, x1, #0x2c8
  404f0c:	ldr	x1, [x1]
  404f10:	bl	401790 <fputs@plt>
  404f14:	ldr	x0, [sp, #24]
  404f18:	ldrb	w0, [x0, #704]
  404f1c:	and	w0, w0, #0x40
  404f20:	and	w0, w0, #0xff
  404f24:	cmp	w0, #0x0
  404f28:	b.eq	404fa4 <tigetstr@plt+0x3404>  // b.none
  404f2c:	ldr	x0, [sp, #24]
  404f30:	ldrb	w0, [x0, #702]
  404f34:	and	w0, w0, #0x4
  404f38:	and	w0, w0, #0xff
  404f3c:	cmp	w0, #0x0
  404f40:	b.eq	404f58 <tigetstr@plt+0x33b8>  // b.none
  404f44:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404f48:	add	x0, x0, #0x4d0
  404f4c:	bl	4040b4 <tigetstr@plt+0x2514>
  404f50:	bl	4017f0 <putp@plt>
  404f54:	b	404fa4 <tigetstr@plt+0x3404>
  404f58:	mov	x1, #0x0                   	// #0
  404f5c:	ldr	x0, [sp, #24]
  404f60:	bl	404724 <tigetstr@plt+0x2b84>
  404f64:	cmp	w0, #0x0
  404f68:	b.eq	404f94 <tigetstr@plt+0x33f4>  // b.none
  404f6c:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  404f70:	add	x0, x0, #0x2c8
  404f74:	ldr	x0, [x0]
  404f78:	mov	x3, x0
  404f7c:	mov	x2, #0x5                   	// #5
  404f80:	mov	x1, #0x1                   	// #1
  404f84:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404f88:	add	x0, x0, #0x4d8
  404f8c:	bl	401a30 <fwrite@plt>
  404f90:	b	404fa4 <tigetstr@plt+0x3404>
  404f94:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404f98:	add	x0, x0, #0x480
  404f9c:	bl	4040b4 <tigetstr@plt+0x2514>
  404fa0:	bl	4017f0 <putp@plt>
  404fa4:	ldr	x0, [sp, #24]
  404fa8:	ldrb	w0, [x0, #706]
  404fac:	and	w0, w0, #0x4
  404fb0:	and	w0, w0, #0xff
  404fb4:	cmp	w0, #0x0
  404fb8:	b.eq	405034 <tigetstr@plt+0x3494>  // b.none
  404fbc:	ldr	x0, [sp, #24]
  404fc0:	ldrb	w0, [x0, #702]
  404fc4:	and	w0, w0, #0x8
  404fc8:	and	w0, w0, #0xff
  404fcc:	cmp	w0, #0x0
  404fd0:	b.eq	404fe8 <tigetstr@plt+0x3448>  // b.none
  404fd4:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404fd8:	add	x0, x0, #0x4e0
  404fdc:	bl	4040b4 <tigetstr@plt+0x2514>
  404fe0:	bl	4017f0 <putp@plt>
  404fe4:	b	405034 <tigetstr@plt+0x3494>
  404fe8:	mov	x1, #0x0                   	// #0
  404fec:	ldr	x0, [sp, #24]
  404ff0:	bl	404724 <tigetstr@plt+0x2b84>
  404ff4:	cmp	w0, #0x0
  404ff8:	b.eq	405024 <tigetstr@plt+0x3484>  // b.none
  404ffc:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  405000:	add	x0, x0, #0x2c8
  405004:	ldr	x0, [x0]
  405008:	mov	x3, x0
  40500c:	mov	x2, #0x5                   	// #5
  405010:	mov	x1, #0x1                   	// #1
  405014:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  405018:	add	x0, x0, #0x4d8
  40501c:	bl	401a30 <fwrite@plt>
  405020:	b	405034 <tigetstr@plt+0x3494>
  405024:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  405028:	add	x0, x0, #0x480
  40502c:	bl	4040b4 <tigetstr@plt+0x2514>
  405030:	bl	4017f0 <putp@plt>
  405034:	ldr	x0, [sp, #24]
  405038:	ldrb	w0, [x0, #704]
  40503c:	and	w0, w0, #0xffffff80
  405040:	and	w0, w0, #0xff
  405044:	cmp	w0, #0x0
  405048:	b.eq	4050c4 <tigetstr@plt+0x3524>  // b.none
  40504c:	ldr	x0, [sp, #24]
  405050:	ldrb	w0, [x0, #702]
  405054:	and	w0, w0, #0x10
  405058:	and	w0, w0, #0xff
  40505c:	cmp	w0, #0x0
  405060:	b.eq	405078 <tigetstr@plt+0x34d8>  // b.none
  405064:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  405068:	add	x0, x0, #0x4e8
  40506c:	bl	4040b4 <tigetstr@plt+0x2514>
  405070:	bl	4017f0 <putp@plt>
  405074:	b	4050c4 <tigetstr@plt+0x3524>
  405078:	mov	x1, #0x0                   	// #0
  40507c:	ldr	x0, [sp, #24]
  405080:	bl	404724 <tigetstr@plt+0x2b84>
  405084:	cmp	w0, #0x0
  405088:	b.eq	4050b4 <tigetstr@plt+0x3514>  // b.none
  40508c:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  405090:	add	x0, x0, #0x2c8
  405094:	ldr	x0, [x0]
  405098:	mov	x3, x0
  40509c:	mov	x2, #0x5                   	// #5
  4050a0:	mov	x1, #0x1                   	// #1
  4050a4:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4050a8:	add	x0, x0, #0x4f0
  4050ac:	bl	401a30 <fwrite@plt>
  4050b0:	b	4050c4 <tigetstr@plt+0x3524>
  4050b4:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4050b8:	add	x0, x0, #0x480
  4050bc:	bl	4040b4 <tigetstr@plt+0x2514>
  4050c0:	bl	4017f0 <putp@plt>
  4050c4:	ldr	x0, [sp, #24]
  4050c8:	ldrb	w0, [x0, #705]
  4050cc:	and	w0, w0, #0x1
  4050d0:	and	w0, w0, #0xff
  4050d4:	cmp	w0, #0x0
  4050d8:	b.eq	405154 <tigetstr@plt+0x35b4>  // b.none
  4050dc:	ldr	x0, [sp, #24]
  4050e0:	ldrb	w0, [x0, #702]
  4050e4:	and	w0, w0, #0x20
  4050e8:	and	w0, w0, #0xff
  4050ec:	cmp	w0, #0x0
  4050f0:	b.eq	405108 <tigetstr@plt+0x3568>  // b.none
  4050f4:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4050f8:	add	x0, x0, #0x4f8
  4050fc:	bl	4040b4 <tigetstr@plt+0x2514>
  405100:	bl	4017f0 <putp@plt>
  405104:	b	405154 <tigetstr@plt+0x35b4>
  405108:	mov	x1, #0x0                   	// #0
  40510c:	ldr	x0, [sp, #24]
  405110:	bl	404724 <tigetstr@plt+0x2b84>
  405114:	cmp	w0, #0x0
  405118:	b.eq	405144 <tigetstr@plt+0x35a4>  // b.none
  40511c:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  405120:	add	x0, x0, #0x2c8
  405124:	ldr	x0, [x0]
  405128:	mov	x3, x0
  40512c:	mov	x2, #0x5                   	// #5
  405130:	mov	x1, #0x1                   	// #1
  405134:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  405138:	add	x0, x0, #0x500
  40513c:	bl	401a30 <fwrite@plt>
  405140:	b	405154 <tigetstr@plt+0x35b4>
  405144:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  405148:	add	x0, x0, #0x480
  40514c:	bl	4040b4 <tigetstr@plt+0x2514>
  405150:	bl	4017f0 <putp@plt>
  405154:	ldr	x0, [sp, #24]
  405158:	ldrb	w0, [x0, #705]
  40515c:	and	w0, w0, #0x2
  405160:	and	w0, w0, #0xff
  405164:	cmp	w0, #0x0
  405168:	b.eq	4051a0 <tigetstr@plt+0x3600>  // b.none
  40516c:	ldr	x0, [sp, #24]
  405170:	ldrb	w0, [x0, #702]
  405174:	and	w0, w0, #0x40
  405178:	and	w0, w0, #0xff
  40517c:	cmp	w0, #0x0
  405180:	b.eq	405190 <tigetstr@plt+0x35f0>  // b.none
  405184:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  405188:	add	x0, x0, #0x508
  40518c:	b	405198 <tigetstr@plt+0x35f8>
  405190:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  405194:	add	x0, x0, #0x510
  405198:	bl	4040b4 <tigetstr@plt+0x2514>
  40519c:	bl	4017f0 <putp@plt>
  4051a0:	ldr	x0, [sp, #24]
  4051a4:	ldrb	w0, [x0, #705]
  4051a8:	and	w0, w0, #0x4
  4051ac:	and	w0, w0, #0xff
  4051b0:	cmp	w0, #0x0
  4051b4:	b.eq	4051f4 <tigetstr@plt+0x3654>  // b.none
  4051b8:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4051bc:	add	x1, x0, #0x518
  4051c0:	ldr	x0, [sp, #24]
  4051c4:	bl	404724 <tigetstr@plt+0x2b84>
  4051c8:	cmp	w0, #0x0
  4051cc:	b.eq	4051f4 <tigetstr@plt+0x3654>  // b.none
  4051d0:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  4051d4:	add	x0, x0, #0x2c8
  4051d8:	ldr	x0, [x0]
  4051dc:	mov	x3, x0
  4051e0:	mov	x2, #0x4                   	// #4
  4051e4:	mov	x1, #0x1                   	// #1
  4051e8:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4051ec:	add	x0, x0, #0x520
  4051f0:	bl	401a30 <fwrite@plt>
  4051f4:	ldr	x0, [sp, #24]
  4051f8:	ldrb	w0, [x0, #705]
  4051fc:	and	w0, w0, #0x8
  405200:	and	w0, w0, #0xff
  405204:	cmp	w0, #0x0
  405208:	b.eq	405240 <tigetstr@plt+0x36a0>  // b.none
  40520c:	ldr	x0, [sp, #24]
  405210:	ldrb	w0, [x0, #703]
  405214:	and	w0, w0, #0x8
  405218:	and	w0, w0, #0xff
  40521c:	cmp	w0, #0x0
  405220:	b.eq	405230 <tigetstr@plt+0x3690>  // b.none
  405224:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  405228:	add	x0, x0, #0x528
  40522c:	b	405238 <tigetstr@plt+0x3698>
  405230:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  405234:	add	x0, x0, #0x530
  405238:	bl	4040b4 <tigetstr@plt+0x2514>
  40523c:	bl	4017f0 <putp@plt>
  405240:	ldr	x0, [sp, #24]
  405244:	ldrb	w0, [x0, #706]
  405248:	and	w0, w0, #0x10
  40524c:	and	w0, w0, #0xff
  405250:	cmp	w0, #0x0
  405254:	b.eq	4052d4 <tigetstr@plt+0x3734>  // b.none
  405258:	ldr	x0, [sp, #24]
  40525c:	ldr	w0, [x0, #56]
  405260:	cmn	w0, #0x1
  405264:	b.ne	405270 <tigetstr@plt+0x36d0>  // b.any
  405268:	bl	4040e8 <tigetstr@plt+0x2548>
  40526c:	b	4052d4 <tigetstr@plt+0x3734>
  405270:	str	wzr, [sp, #56]
  405274:	b	4052ac <tigetstr@plt+0x370c>
  405278:	ldr	x1, [sp, #24]
  40527c:	ldrsw	x0, [sp, #56]
  405280:	add	x0, x0, #0xc
  405284:	lsl	x0, x0, #2
  405288:	add	x0, x1, x0
  40528c:	ldr	w0, [x0, #8]
  405290:	mov	w1, w0
  405294:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  405298:	add	x0, x0, #0x538
  40529c:	bl	401ae0 <printf@plt>
  4052a0:	ldr	w0, [sp, #56]
  4052a4:	add	w0, w0, #0x1
  4052a8:	str	w0, [sp, #56]
  4052ac:	ldr	x1, [sp, #24]
  4052b0:	ldrsw	x0, [sp, #56]
  4052b4:	add	x0, x0, #0xc
  4052b8:	lsl	x0, x0, #2
  4052bc:	add	x0, x1, x0
  4052c0:	ldr	w0, [x0, #8]
  4052c4:	cmp	w0, #0x0
  4052c8:	b.gt	405278 <tigetstr@plt+0x36d8>
  4052cc:	mov	w0, #0xd                   	// #13
  4052d0:	bl	401b20 <putchar@plt>
  4052d4:	ldr	x0, [sp, #24]
  4052d8:	ldrb	w0, [x0, #706]
  4052dc:	and	w0, w0, #0x20
  4052e0:	and	w0, w0, #0xff
  4052e4:	cmp	w0, #0x0
  4052e8:	b.eq	4053a0 <tigetstr@plt+0x3800>  // b.none
  4052ec:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4052f0:	add	x1, x0, #0x540
  4052f4:	ldr	x0, [sp, #24]
  4052f8:	bl	404724 <tigetstr@plt+0x2b84>
  4052fc:	cmp	w0, #0x0
  405300:	b.eq	4053a0 <tigetstr@plt+0x3800>  // b.none
  405304:	ldr	x0, [sp, #24]
  405308:	ldr	w0, [x0, #56]
  40530c:	cmn	w0, #0x1
  405310:	b.ne	40533c <tigetstr@plt+0x379c>  // b.any
  405314:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  405318:	add	x0, x0, #0x2c8
  40531c:	ldr	x0, [x0]
  405320:	mov	x3, x0
  405324:	mov	x2, #0x4                   	// #4
  405328:	mov	x1, #0x1                   	// #1
  40532c:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  405330:	add	x0, x0, #0x550
  405334:	bl	401a30 <fwrite@plt>
  405338:	b	405398 <tigetstr@plt+0x37f8>
  40533c:	str	wzr, [sp, #52]
  405340:	b	405378 <tigetstr@plt+0x37d8>
  405344:	ldr	x1, [sp, #24]
  405348:	ldrsw	x0, [sp, #52]
  40534c:	add	x0, x0, #0xc
  405350:	lsl	x0, x0, #2
  405354:	add	x0, x1, x0
  405358:	ldr	w0, [x0, #8]
  40535c:	mov	w1, w0
  405360:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  405364:	add	x0, x0, #0x558
  405368:	bl	401ae0 <printf@plt>
  40536c:	ldr	w0, [sp, #52]
  405370:	add	w0, w0, #0x1
  405374:	str	w0, [sp, #52]
  405378:	ldr	x1, [sp, #24]
  40537c:	ldrsw	x0, [sp, #52]
  405380:	add	x0, x0, #0xc
  405384:	lsl	x0, x0, #2
  405388:	add	x0, x1, x0
  40538c:	ldr	w0, [x0, #8]
  405390:	cmp	w0, #0x0
  405394:	b.gt	405344 <tigetstr@plt+0x37a4>
  405398:	mov	w0, #0xd                   	// #13
  40539c:	bl	401b20 <putchar@plt>
  4053a0:	ldr	x0, [sp, #24]
  4053a4:	ldrb	w0, [x0, #706]
  4053a8:	and	w0, w0, #0x40
  4053ac:	and	w0, w0, #0xff
  4053b0:	cmp	w0, #0x0
  4053b4:	b.eq	405448 <tigetstr@plt+0x38a8>  // b.none
  4053b8:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4053bc:	add	x1, x0, #0x568
  4053c0:	ldr	x0, [sp, #24]
  4053c4:	bl	404724 <tigetstr@plt+0x2b84>
  4053c8:	cmp	w0, #0x0
  4053cc:	b.eq	405448 <tigetstr@plt+0x38a8>  // b.none
  4053d0:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  4053d4:	add	x0, x0, #0x2c8
  4053d8:	ldr	x0, [x0]
  4053dc:	mov	x3, x0
  4053e0:	mov	x2, #0x5                   	// #5
  4053e4:	mov	x1, #0x1                   	// #1
  4053e8:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4053ec:	add	x0, x0, #0x578
  4053f0:	bl	401a30 <fwrite@plt>
  4053f4:	ldr	x0, [sp, #24]
  4053f8:	ldr	w0, [x0, #52]
  4053fc:	add	w0, w0, #0x1
  405400:	str	w0, [sp, #48]
  405404:	b	405434 <tigetstr@plt+0x3894>
  405408:	ldr	x0, [sp, #24]
  40540c:	ldr	w0, [x0, #52]
  405410:	mov	w1, w0
  405414:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  405418:	add	x0, x0, #0x580
  40541c:	bl	401ae0 <printf@plt>
  405420:	ldr	x0, [sp, #24]
  405424:	ldr	w0, [x0, #52]
  405428:	ldr	w1, [sp, #48]
  40542c:	add	w0, w1, w0
  405430:	str	w0, [sp, #48]
  405434:	ldr	w0, [sp, #48]
  405438:	cmp	w0, #0xa0
  40543c:	b.le	405408 <tigetstr@plt+0x3868>
  405440:	mov	w0, #0xd                   	// #13
  405444:	bl	401b20 <putchar@plt>
  405448:	ldr	x0, [sp, #24]
  40544c:	ldrb	w0, [x0, #705]
  405450:	and	w0, w0, #0x10
  405454:	and	w0, w0, #0xff
  405458:	cmp	w0, #0x0
  40545c:	b.eq	405480 <tigetstr@plt+0x38e0>  // b.none
  405460:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  405464:	add	x1, x0, #0x588
  405468:	ldr	x0, [sp, #24]
  40546c:	bl	404724 <tigetstr@plt+0x2b84>
  405470:	cmp	w0, #0x0
  405474:	b.eq	405480 <tigetstr@plt+0x38e0>  // b.none
  405478:	ldr	x0, [sp, #24]
  40547c:	bl	4042bc <tigetstr@plt+0x271c>
  405480:	ldr	x0, [sp, #24]
  405484:	ldrb	w0, [x0, #707]
  405488:	and	w0, w0, #0x8
  40548c:	and	w0, w0, #0xff
  405490:	cmp	w0, #0x0
  405494:	b.eq	4054dc <tigetstr@plt+0x393c>  // b.none
  405498:	mov	w0, #0xa                   	// #10
  40549c:	strb	w0, [sp, #40]
  4054a0:	ldr	x0, [sp, #24]
  4054a4:	ldr	w0, [x0, #44]
  4054a8:	sxtb	w0, w0
  4054ac:	strb	w0, [sp, #41]
  4054b0:	add	x0, sp, #0x28
  4054b4:	mov	x2, x0
  4054b8:	mov	x1, #0x541c                	// #21532
  4054bc:	mov	w0, #0x0                   	// #0
  4054c0:	bl	401b70 <ioctl@plt>
  4054c4:	cmp	w0, #0x0
  4054c8:	b.eq	4054dc <tigetstr@plt+0x393c>  // b.none
  4054cc:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4054d0:	add	x0, x0, #0x590
  4054d4:	bl	401b40 <gettext@plt>
  4054d8:	bl	4019a0 <warn@plt>
  4054dc:	ldr	x0, [sp, #24]
  4054e0:	ldrb	w0, [x0, #707]
  4054e4:	and	w0, w0, #0x10
  4054e8:	and	w0, w0, #0xff
  4054ec:	cmp	w0, #0x0
  4054f0:	b.eq	40550c <tigetstr@plt+0x396c>  // b.none
  4054f4:	ldr	x0, [sp, #24]
  4054f8:	ldr	w0, [x0, #48]
  4054fc:	mov	w1, w0
  405500:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  405504:	add	x0, x0, #0x5b0
  405508:	bl	401ae0 <printf@plt>
  40550c:	ldr	x0, [sp, #24]
  405510:	ldrb	w0, [x0, #705]
  405514:	and	w0, w0, #0x20
  405518:	and	w0, w0, #0xff
  40551c:	cmp	w0, #0x0
  405520:	b.ne	40553c <tigetstr@plt+0x399c>  // b.any
  405524:	ldr	x0, [sp, #24]
  405528:	ldrb	w0, [x0, #705]
  40552c:	and	w0, w0, #0xffffff80
  405530:	and	w0, w0, #0xff
  405534:	cmp	w0, #0x0
  405538:	b.eq	405544 <tigetstr@plt+0x39a4>  // b.none
  40553c:	ldr	x0, [sp, #24]
  405540:	bl	404400 <tigetstr@plt+0x2860>
  405544:	ldr	x0, [sp, #24]
  405548:	ldrb	w0, [x0, #707]
  40554c:	and	w0, w0, #0x2
  405550:	and	w0, w0, #0xff
  405554:	cmp	w0, #0x0
  405558:	b.eq	4055d4 <tigetstr@plt+0x3a34>  // b.none
  40555c:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  405560:	add	x1, x0, #0x5c0
  405564:	ldr	x0, [sp, #24]
  405568:	bl	404724 <tigetstr@plt+0x2b84>
  40556c:	cmp	w0, #0x0
  405570:	b.eq	4055d4 <tigetstr@plt+0x3a34>  // b.none
  405574:	ldr	x0, [sp, #24]
  405578:	ldrb	w0, [x0, #703]
  40557c:	and	w0, w0, #0x4
  405580:	and	w0, w0, #0xff
  405584:	cmp	w0, #0x0
  405588:	b.eq	4055a4 <tigetstr@plt+0x3a04>  // b.none
  40558c:	mov	w2, #0x0                   	// #0
  405590:	mov	x1, #0x0                   	// #0
  405594:	mov	w0, #0x7                   	// #7
  405598:	bl	401880 <klogctl@plt>
  40559c:	str	w0, [sp, #60]
  4055a0:	b	4055b8 <tigetstr@plt+0x3a18>
  4055a4:	mov	w2, #0x0                   	// #0
  4055a8:	mov	x1, #0x0                   	// #0
  4055ac:	mov	w0, #0x6                   	// #6
  4055b0:	bl	401880 <klogctl@plt>
  4055b4:	str	w0, [sp, #60]
  4055b8:	ldr	w0, [sp, #60]
  4055bc:	cmp	w0, #0x0
  4055c0:	b.eq	4055d4 <tigetstr@plt+0x3a34>  // b.none
  4055c4:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4055c8:	add	x0, x0, #0x5c8
  4055cc:	bl	401b40 <gettext@plt>
  4055d0:	bl	4019a0 <warn@plt>
  4055d4:	ldr	x0, [sp, #24]
  4055d8:	ldr	w0, [x0, #40]
  4055dc:	cmp	w0, #0x0
  4055e0:	b.eq	405634 <tigetstr@plt+0x3a94>  // b.none
  4055e4:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4055e8:	add	x1, x0, #0x5d8
  4055ec:	ldr	x0, [sp, #24]
  4055f0:	bl	404724 <tigetstr@plt+0x2b84>
  4055f4:	cmp	w0, #0x0
  4055f8:	b.eq	405634 <tigetstr@plt+0x3a94>  // b.none
  4055fc:	ldr	x0, [sp, #24]
  405600:	ldr	w0, [x0, #40]
  405604:	mov	w2, w0
  405608:	mov	x1, #0x0                   	// #0
  40560c:	mov	w0, #0x8                   	// #8
  405610:	bl	401880 <klogctl@plt>
  405614:	str	w0, [sp, #60]
  405618:	ldr	w0, [sp, #60]
  40561c:	cmp	w0, #0x0
  405620:	b.eq	405634 <tigetstr@plt+0x3a94>  // b.none
  405624:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  405628:	add	x0, x0, #0x5c8
  40562c:	bl	401b40 <gettext@plt>
  405630:	bl	4019a0 <warn@plt>
  405634:	ldr	x0, [sp, #24]
  405638:	ldrb	w0, [x0, #707]
  40563c:	and	w0, w0, #0x20
  405640:	and	w0, w0, #0xff
  405644:	cmp	w0, #0x0
  405648:	b.eq	40567c <tigetstr@plt+0x3adc>  // b.none
  40564c:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  405650:	add	x1, x0, #0x5e8
  405654:	ldr	x0, [sp, #24]
  405658:	bl	404724 <tigetstr@plt+0x2b84>
  40565c:	cmp	w0, #0x0
  405660:	b.eq	40567c <tigetstr@plt+0x3adc>  // b.none
  405664:	ldr	x0, [sp, #24]
  405668:	ldr	w0, [x0, #12]
  40566c:	mov	w1, w0
  405670:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  405674:	add	x0, x0, #0x5f8
  405678:	bl	401ae0 <printf@plt>
  40567c:	ldr	x0, [sp, #24]
  405680:	ldrb	w0, [x0, #707]
  405684:	and	w0, w0, #0x40
  405688:	and	w0, w0, #0xff
  40568c:	cmp	w0, #0x0
  405690:	b.eq	4056c4 <tigetstr@plt+0x3b24>  // b.none
  405694:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  405698:	add	x1, x0, #0x608
  40569c:	ldr	x0, [sp, #24]
  4056a0:	bl	404724 <tigetstr@plt+0x2b84>
  4056a4:	cmp	w0, #0x0
  4056a8:	b.eq	4056c4 <tigetstr@plt+0x3b24>  // b.none
  4056ac:	ldr	x0, [sp, #24]
  4056b0:	ldr	w0, [x0, #16]
  4056b4:	mov	w1, w0
  4056b8:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4056bc:	add	x0, x0, #0x610
  4056c0:	bl	401ae0 <printf@plt>
  4056c4:	nop
  4056c8:	ldp	x29, x30, [sp], #64
  4056cc:	ret
  4056d0:	stp	x29, x30, [sp, #-48]!
  4056d4:	mov	x29, sp
  4056d8:	str	x0, [sp, #24]
  4056dc:	ldr	x0, [sp, #24]
  4056e0:	ldr	x0, [x0]
  4056e4:	cmp	x0, #0x0
  4056e8:	b.ne	40572c <tigetstr@plt+0x3b8c>  // b.any
  4056ec:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4056f0:	add	x0, x0, #0x620
  4056f4:	bl	401b10 <getenv@plt>
  4056f8:	mov	x1, x0
  4056fc:	ldr	x0, [sp, #24]
  405700:	str	x1, [x0]
  405704:	ldr	x0, [sp, #24]
  405708:	ldr	x0, [x0]
  40570c:	cmp	x0, #0x0
  405710:	b.ne	40572c <tigetstr@plt+0x3b8c>  // b.any
  405714:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  405718:	add	x0, x0, #0x628
  40571c:	bl	401b40 <gettext@plt>
  405720:	mov	x1, x0
  405724:	mov	w0, #0x1                   	// #1
  405728:	bl	401ac0 <errx@plt>
  40572c:	ldr	x0, [sp, #24]
  405730:	ldr	x0, [x0]
  405734:	add	x1, sp, #0x2c
  405738:	mov	x2, x1
  40573c:	mov	w1, #0x1                   	// #1
  405740:	bl	4017c0 <setupterm@plt>
  405744:	cmp	w0, #0x0
  405748:	b.eq	4057c8 <tigetstr@plt+0x3c28>  // b.none
  40574c:	ldr	w0, [sp, #44]
  405750:	cmp	w0, #0x1
  405754:	b.eq	4057b0 <tigetstr@plt+0x3c10>  // b.none
  405758:	cmp	w0, #0x1
  40575c:	b.gt	4057c8 <tigetstr@plt+0x3c28>
  405760:	cmn	w0, #0x1
  405764:	b.eq	405774 <tigetstr@plt+0x3bd4>  // b.none
  405768:	cmp	w0, #0x0
  40576c:	b.eq	40578c <tigetstr@plt+0x3bec>  // b.none
  405770:	b	4057c8 <tigetstr@plt+0x3c28>
  405774:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  405778:	add	x0, x0, #0x640
  40577c:	bl	401b40 <gettext@plt>
  405780:	mov	x1, x0
  405784:	mov	w0, #0x1                   	// #1
  405788:	bl	401ac0 <errx@plt>
  40578c:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  405790:	add	x0, x0, #0x668
  405794:	bl	401b40 <gettext@plt>
  405798:	mov	x1, x0
  40579c:	ldr	x0, [sp, #24]
  4057a0:	ldr	x0, [x0]
  4057a4:	mov	x2, x0
  4057a8:	mov	w0, #0x1                   	// #1
  4057ac:	bl	401ac0 <errx@plt>
  4057b0:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4057b4:	add	x0, x0, #0x688
  4057b8:	bl	401b40 <gettext@plt>
  4057bc:	mov	x1, x0
  4057c0:	mov	w0, #0x1                   	// #1
  4057c4:	bl	401ac0 <errx@plt>
  4057c8:	ldr	x0, [sp, #24]
  4057cc:	ldr	x3, [x0]
  4057d0:	mov	x2, #0x3                   	// #3
  4057d4:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4057d8:	add	x1, x0, #0x6a0
  4057dc:	mov	x0, x3
  4057e0:	bl	4018d0 <strncmp@plt>
  4057e4:	cmp	w0, #0x0
  4057e8:	b.eq	405810 <tigetstr@plt+0x3c70>  // b.none
  4057ec:	ldr	x0, [sp, #24]
  4057f0:	ldr	x3, [x0]
  4057f4:	mov	x2, #0x5                   	// #5
  4057f8:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4057fc:	add	x1, x0, #0x6a8
  405800:	mov	x0, x3
  405804:	bl	4018d0 <strncmp@plt>
  405808:	cmp	w0, #0x0
  40580c:	b.ne	405818 <tigetstr@plt+0x3c78>  // b.any
  405810:	mov	w0, #0x1                   	// #1
  405814:	b	40581c <tigetstr@plt+0x3c7c>
  405818:	mov	w0, #0x0                   	// #0
  40581c:	and	w0, w0, #0x1
  405820:	and	w2, w0, #0xff
  405824:	ldr	x1, [sp, #24]
  405828:	ldrb	w0, [x1, #703]
  40582c:	bfi	w0, w2, #4, #1
  405830:	strb	w0, [x1, #703]
  405834:	nop
  405838:	ldp	x29, x30, [sp], #48
  40583c:	ret
  405840:	sub	sp, sp, #0x300
  405844:	stp	x29, x30, [sp]
  405848:	mov	x29, sp
  40584c:	str	x19, [sp, #16]
  405850:	str	w0, [sp, #44]
  405854:	str	x1, [sp, #32]
  405858:	add	x0, sp, #0x38
  40585c:	mov	x1, #0x2c8                 	// #712
  405860:	mov	x2, x1
  405864:	mov	w1, #0x0                   	// #0
  405868:	bl	401910 <memset@plt>
  40586c:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  405870:	add	x1, x0, #0x1c0
  405874:	mov	w0, #0x6                   	// #6
  405878:	bl	401b80 <setlocale@plt>
  40587c:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  405880:	add	x1, x0, #0x6b0
  405884:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  405888:	add	x0, x0, #0x6c8
  40588c:	bl	4018e0 <bindtextdomain@plt>
  405890:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  405894:	add	x0, x0, #0x6c8
  405898:	bl	401980 <textdomain@plt>
  40589c:	bl	4020d0 <tigetstr@plt+0x530>
  4058a0:	ldr	w0, [sp, #44]
  4058a4:	cmp	w0, #0x1
  4058a8:	b.gt	4058f8 <tigetstr@plt+0x3d58>
  4058ac:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4058b0:	add	x0, x0, #0x6d8
  4058b4:	bl	401b40 <gettext@plt>
  4058b8:	bl	401a60 <warnx@plt>
  4058bc:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  4058c0:	add	x0, x0, #0x2b0
  4058c4:	ldr	x19, [x0]
  4058c8:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4058cc:	add	x0, x0, #0x198
  4058d0:	bl	401b40 <gettext@plt>
  4058d4:	mov	x1, x0
  4058d8:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  4058dc:	add	x0, x0, #0x2d0
  4058e0:	ldr	x0, [x0]
  4058e4:	mov	x2, x0
  4058e8:	mov	x0, x19
  4058ec:	bl	401b50 <fprintf@plt>
  4058f0:	mov	w0, #0x1                   	// #1
  4058f4:	bl	4017a0 <exit@plt>
  4058f8:	add	x0, sp, #0x38
  4058fc:	ldr	x2, [sp, #32]
  405900:	ldr	w1, [sp, #44]
  405904:	bl	403298 <tigetstr@plt+0x16f8>
  405908:	add	x0, sp, #0x38
  40590c:	bl	4056d0 <tigetstr@plt+0x3b30>
  405910:	add	x0, sp, #0x38
  405914:	bl	404b5c <tigetstr@plt+0x2fbc>
  405918:	mov	w0, #0x0                   	// #0
  40591c:	ldr	x19, [sp, #16]
  405920:	ldp	x29, x30, [sp]
  405924:	add	sp, sp, #0x300
  405928:	ret
  40592c:	sub	sp, sp, #0x10
  405930:	str	w0, [sp, #12]
  405934:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  405938:	add	x0, x0, #0x298
  40593c:	ldr	w1, [sp, #12]
  405940:	str	w1, [x0]
  405944:	nop
  405948:	add	sp, sp, #0x10
  40594c:	ret
  405950:	sub	sp, sp, #0x10
  405954:	str	x0, [sp, #8]
  405958:	str	w1, [sp, #4]
  40595c:	str	w2, [sp]
  405960:	b	4059b0 <tigetstr@plt+0x3e10>
  405964:	ldr	x0, [sp, #8]
  405968:	ldr	x1, [x0]
  40596c:	ldrsw	x0, [sp, #4]
  405970:	mov	x2, #0x0                   	// #0
  405974:	umulh	x0, x1, x0
  405978:	cmp	x0, #0x0
  40597c:	b.eq	405984 <tigetstr@plt+0x3de4>  // b.none
  405980:	mov	x2, #0x1                   	// #1
  405984:	mov	x0, x2
  405988:	cmp	x0, #0x0
  40598c:	b.eq	405998 <tigetstr@plt+0x3df8>  // b.none
  405990:	mov	w0, #0xffffffde            	// #-34
  405994:	b	4059c8 <tigetstr@plt+0x3e28>
  405998:	ldr	x0, [sp, #8]
  40599c:	ldr	x1, [x0]
  4059a0:	ldrsw	x0, [sp, #4]
  4059a4:	mul	x1, x1, x0
  4059a8:	ldr	x0, [sp, #8]
  4059ac:	str	x1, [x0]
  4059b0:	ldr	w0, [sp]
  4059b4:	sub	w1, w0, #0x1
  4059b8:	str	w1, [sp]
  4059bc:	cmp	w0, #0x0
  4059c0:	b.ne	405964 <tigetstr@plt+0x3dc4>  // b.any
  4059c4:	mov	w0, #0x0                   	// #0
  4059c8:	add	sp, sp, #0x10
  4059cc:	ret
  4059d0:	stp	x29, x30, [sp, #-192]!
  4059d4:	mov	x29, sp
  4059d8:	str	x0, [sp, #40]
  4059dc:	str	x1, [sp, #32]
  4059e0:	str	x2, [sp, #24]
  4059e4:	str	xzr, [sp, #176]
  4059e8:	mov	w0, #0x400                 	// #1024
  4059ec:	str	w0, [sp, #172]
  4059f0:	str	wzr, [sp, #168]
  4059f4:	str	wzr, [sp, #164]
  4059f8:	str	wzr, [sp, #160]
  4059fc:	ldr	x0, [sp, #32]
  405a00:	str	xzr, [x0]
  405a04:	ldr	x0, [sp, #40]
  405a08:	cmp	x0, #0x0
  405a0c:	b.eq	405a20 <tigetstr@plt+0x3e80>  // b.none
  405a10:	ldr	x0, [sp, #40]
  405a14:	ldrsb	w0, [x0]
  405a18:	cmp	w0, #0x0
  405a1c:	b.ne	405a2c <tigetstr@plt+0x3e8c>  // b.any
  405a20:	mov	w0, #0xffffffea            	// #-22
  405a24:	str	w0, [sp, #168]
  405a28:	b	406014 <tigetstr@plt+0x4474>
  405a2c:	ldr	x0, [sp, #40]
  405a30:	str	x0, [sp, #184]
  405a34:	b	405a44 <tigetstr@plt+0x3ea4>
  405a38:	ldr	x0, [sp, #184]
  405a3c:	add	x0, x0, #0x1
  405a40:	str	x0, [sp, #184]
  405a44:	bl	4019b0 <__ctype_b_loc@plt>
  405a48:	ldr	x1, [x0]
  405a4c:	ldr	x0, [sp, #184]
  405a50:	ldrsb	w0, [x0]
  405a54:	and	w0, w0, #0xff
  405a58:	and	x0, x0, #0xff
  405a5c:	lsl	x0, x0, #1
  405a60:	add	x0, x1, x0
  405a64:	ldrh	w0, [x0]
  405a68:	and	w0, w0, #0x2000
  405a6c:	cmp	w0, #0x0
  405a70:	b.ne	405a38 <tigetstr@plt+0x3e98>  // b.any
  405a74:	ldr	x0, [sp, #184]
  405a78:	ldrsb	w0, [x0]
  405a7c:	cmp	w0, #0x2d
  405a80:	b.ne	405a90 <tigetstr@plt+0x3ef0>  // b.any
  405a84:	mov	w0, #0xffffffea            	// #-22
  405a88:	str	w0, [sp, #168]
  405a8c:	b	406014 <tigetstr@plt+0x4474>
  405a90:	bl	401b00 <__errno_location@plt>
  405a94:	str	wzr, [x0]
  405a98:	str	xzr, [sp, #72]
  405a9c:	add	x0, sp, #0x48
  405aa0:	mov	w2, #0x0                   	// #0
  405aa4:	mov	x1, x0
  405aa8:	ldr	x0, [sp, #40]
  405aac:	bl	401960 <strtoumax@plt>
  405ab0:	str	x0, [sp, #64]
  405ab4:	ldr	x0, [sp, #72]
  405ab8:	ldr	x1, [sp, #40]
  405abc:	cmp	x1, x0
  405ac0:	b.eq	405aec <tigetstr@plt+0x3f4c>  // b.none
  405ac4:	bl	401b00 <__errno_location@plt>
  405ac8:	ldr	w0, [x0]
  405acc:	cmp	w0, #0x0
  405ad0:	b.eq	405b18 <tigetstr@plt+0x3f78>  // b.none
  405ad4:	ldr	x0, [sp, #64]
  405ad8:	cmn	x0, #0x1
  405adc:	b.eq	405aec <tigetstr@plt+0x3f4c>  // b.none
  405ae0:	ldr	x0, [sp, #64]
  405ae4:	cmp	x0, #0x0
  405ae8:	b.ne	405b18 <tigetstr@plt+0x3f78>  // b.any
  405aec:	bl	401b00 <__errno_location@plt>
  405af0:	ldr	w0, [x0]
  405af4:	cmp	w0, #0x0
  405af8:	b.eq	405b0c <tigetstr@plt+0x3f6c>  // b.none
  405afc:	bl	401b00 <__errno_location@plt>
  405b00:	ldr	w0, [x0]
  405b04:	neg	w0, w0
  405b08:	b	405b10 <tigetstr@plt+0x3f70>
  405b0c:	mov	w0, #0xffffffea            	// #-22
  405b10:	str	w0, [sp, #168]
  405b14:	b	406014 <tigetstr@plt+0x4474>
  405b18:	ldr	x0, [sp, #72]
  405b1c:	cmp	x0, #0x0
  405b20:	b.eq	405ffc <tigetstr@plt+0x445c>  // b.none
  405b24:	ldr	x0, [sp, #72]
  405b28:	ldrsb	w0, [x0]
  405b2c:	cmp	w0, #0x0
  405b30:	b.eq	405ffc <tigetstr@plt+0x445c>  // b.none
  405b34:	ldr	x0, [sp, #72]
  405b38:	str	x0, [sp, #184]
  405b3c:	ldr	x0, [sp, #184]
  405b40:	add	x0, x0, #0x1
  405b44:	ldrsb	w0, [x0]
  405b48:	cmp	w0, #0x69
  405b4c:	b.ne	405b98 <tigetstr@plt+0x3ff8>  // b.any
  405b50:	ldr	x0, [sp, #184]
  405b54:	add	x0, x0, #0x2
  405b58:	ldrsb	w0, [x0]
  405b5c:	cmp	w0, #0x42
  405b60:	b.eq	405b78 <tigetstr@plt+0x3fd8>  // b.none
  405b64:	ldr	x0, [sp, #184]
  405b68:	add	x0, x0, #0x2
  405b6c:	ldrsb	w0, [x0]
  405b70:	cmp	w0, #0x62
  405b74:	b.ne	405b98 <tigetstr@plt+0x3ff8>  // b.any
  405b78:	ldr	x0, [sp, #184]
  405b7c:	add	x0, x0, #0x3
  405b80:	ldrsb	w0, [x0]
  405b84:	cmp	w0, #0x0
  405b88:	b.ne	405b98 <tigetstr@plt+0x3ff8>  // b.any
  405b8c:	mov	w0, #0x400                 	// #1024
  405b90:	str	w0, [sp, #172]
  405b94:	b	405dd0 <tigetstr@plt+0x4230>
  405b98:	ldr	x0, [sp, #184]
  405b9c:	add	x0, x0, #0x1
  405ba0:	ldrsb	w0, [x0]
  405ba4:	cmp	w0, #0x42
  405ba8:	b.eq	405bc0 <tigetstr@plt+0x4020>  // b.none
  405bac:	ldr	x0, [sp, #184]
  405bb0:	add	x0, x0, #0x1
  405bb4:	ldrsb	w0, [x0]
  405bb8:	cmp	w0, #0x62
  405bbc:	b.ne	405be0 <tigetstr@plt+0x4040>  // b.any
  405bc0:	ldr	x0, [sp, #184]
  405bc4:	add	x0, x0, #0x2
  405bc8:	ldrsb	w0, [x0]
  405bcc:	cmp	w0, #0x0
  405bd0:	b.ne	405be0 <tigetstr@plt+0x4040>  // b.any
  405bd4:	mov	w0, #0x3e8                 	// #1000
  405bd8:	str	w0, [sp, #172]
  405bdc:	b	405dd0 <tigetstr@plt+0x4230>
  405be0:	ldr	x0, [sp, #184]
  405be4:	add	x0, x0, #0x1
  405be8:	ldrsb	w0, [x0]
  405bec:	cmp	w0, #0x0
  405bf0:	b.eq	405dd0 <tigetstr@plt+0x4230>  // b.none
  405bf4:	bl	401850 <localeconv@plt>
  405bf8:	str	x0, [sp, #128]
  405bfc:	ldr	x0, [sp, #128]
  405c00:	cmp	x0, #0x0
  405c04:	b.eq	405c14 <tigetstr@plt+0x4074>  // b.none
  405c08:	ldr	x0, [sp, #128]
  405c0c:	ldr	x0, [x0]
  405c10:	b	405c18 <tigetstr@plt+0x4078>
  405c14:	mov	x0, #0x0                   	// #0
  405c18:	str	x0, [sp, #120]
  405c1c:	ldr	x0, [sp, #120]
  405c20:	cmp	x0, #0x0
  405c24:	b.eq	405c34 <tigetstr@plt+0x4094>  // b.none
  405c28:	ldr	x0, [sp, #120]
  405c2c:	bl	401780 <strlen@plt>
  405c30:	b	405c38 <tigetstr@plt+0x4098>
  405c34:	mov	x0, #0x0                   	// #0
  405c38:	str	x0, [sp, #112]
  405c3c:	ldr	x0, [sp, #176]
  405c40:	cmp	x0, #0x0
  405c44:	b.ne	405dc4 <tigetstr@plt+0x4224>  // b.any
  405c48:	ldr	x0, [sp, #184]
  405c4c:	ldrsb	w0, [x0]
  405c50:	cmp	w0, #0x0
  405c54:	b.eq	405dc4 <tigetstr@plt+0x4224>  // b.none
  405c58:	ldr	x0, [sp, #120]
  405c5c:	cmp	x0, #0x0
  405c60:	b.eq	405dc4 <tigetstr@plt+0x4224>  // b.none
  405c64:	ldr	x2, [sp, #112]
  405c68:	ldr	x1, [sp, #184]
  405c6c:	ldr	x0, [sp, #120]
  405c70:	bl	4018d0 <strncmp@plt>
  405c74:	cmp	w0, #0x0
  405c78:	b.ne	405dc4 <tigetstr@plt+0x4224>  // b.any
  405c7c:	ldr	x1, [sp, #184]
  405c80:	ldr	x0, [sp, #112]
  405c84:	add	x0, x1, x0
  405c88:	str	x0, [sp, #104]
  405c8c:	ldr	x0, [sp, #104]
  405c90:	str	x0, [sp, #184]
  405c94:	b	405cb0 <tigetstr@plt+0x4110>
  405c98:	ldr	w0, [sp, #160]
  405c9c:	add	w0, w0, #0x1
  405ca0:	str	w0, [sp, #160]
  405ca4:	ldr	x0, [sp, #184]
  405ca8:	add	x0, x0, #0x1
  405cac:	str	x0, [sp, #184]
  405cb0:	ldr	x0, [sp, #184]
  405cb4:	ldrsb	w0, [x0]
  405cb8:	cmp	w0, #0x30
  405cbc:	b.eq	405c98 <tigetstr@plt+0x40f8>  // b.none
  405cc0:	ldr	x0, [sp, #184]
  405cc4:	str	x0, [sp, #104]
  405cc8:	bl	4019b0 <__ctype_b_loc@plt>
  405ccc:	ldr	x1, [x0]
  405cd0:	ldr	x0, [sp, #104]
  405cd4:	ldrsb	w0, [x0]
  405cd8:	sxtb	x0, w0
  405cdc:	lsl	x0, x0, #1
  405ce0:	add	x0, x1, x0
  405ce4:	ldrh	w0, [x0]
  405ce8:	and	w0, w0, #0x800
  405cec:	cmp	w0, #0x0
  405cf0:	b.eq	405d7c <tigetstr@plt+0x41dc>  // b.none
  405cf4:	bl	401b00 <__errno_location@plt>
  405cf8:	str	wzr, [x0]
  405cfc:	str	xzr, [sp, #72]
  405d00:	add	x0, sp, #0x48
  405d04:	mov	w2, #0x0                   	// #0
  405d08:	mov	x1, x0
  405d0c:	ldr	x0, [sp, #104]
  405d10:	bl	401960 <strtoumax@plt>
  405d14:	str	x0, [sp, #176]
  405d18:	ldr	x0, [sp, #72]
  405d1c:	ldr	x1, [sp, #104]
  405d20:	cmp	x1, x0
  405d24:	b.eq	405d50 <tigetstr@plt+0x41b0>  // b.none
  405d28:	bl	401b00 <__errno_location@plt>
  405d2c:	ldr	w0, [x0]
  405d30:	cmp	w0, #0x0
  405d34:	b.eq	405d84 <tigetstr@plt+0x41e4>  // b.none
  405d38:	ldr	x0, [sp, #176]
  405d3c:	cmn	x0, #0x1
  405d40:	b.eq	405d50 <tigetstr@plt+0x41b0>  // b.none
  405d44:	ldr	x0, [sp, #176]
  405d48:	cmp	x0, #0x0
  405d4c:	b.ne	405d84 <tigetstr@plt+0x41e4>  // b.any
  405d50:	bl	401b00 <__errno_location@plt>
  405d54:	ldr	w0, [x0]
  405d58:	cmp	w0, #0x0
  405d5c:	b.eq	405d70 <tigetstr@plt+0x41d0>  // b.none
  405d60:	bl	401b00 <__errno_location@plt>
  405d64:	ldr	w0, [x0]
  405d68:	neg	w0, w0
  405d6c:	b	405d74 <tigetstr@plt+0x41d4>
  405d70:	mov	w0, #0xffffffea            	// #-22
  405d74:	str	w0, [sp, #168]
  405d78:	b	406014 <tigetstr@plt+0x4474>
  405d7c:	ldr	x0, [sp, #184]
  405d80:	str	x0, [sp, #72]
  405d84:	ldr	x0, [sp, #176]
  405d88:	cmp	x0, #0x0
  405d8c:	b.eq	405db8 <tigetstr@plt+0x4218>  // b.none
  405d90:	ldr	x0, [sp, #72]
  405d94:	cmp	x0, #0x0
  405d98:	b.eq	405dac <tigetstr@plt+0x420c>  // b.none
  405d9c:	ldr	x0, [sp, #72]
  405da0:	ldrsb	w0, [x0]
  405da4:	cmp	w0, #0x0
  405da8:	b.ne	405db8 <tigetstr@plt+0x4218>  // b.any
  405dac:	mov	w0, #0xffffffea            	// #-22
  405db0:	str	w0, [sp, #168]
  405db4:	b	406014 <tigetstr@plt+0x4474>
  405db8:	ldr	x0, [sp, #72]
  405dbc:	str	x0, [sp, #184]
  405dc0:	b	405b3c <tigetstr@plt+0x3f9c>
  405dc4:	mov	w0, #0xffffffea            	// #-22
  405dc8:	str	w0, [sp, #168]
  405dcc:	b	406014 <tigetstr@plt+0x4474>
  405dd0:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  405dd4:	add	x0, x0, #0x2a0
  405dd8:	ldr	x2, [x0]
  405ddc:	ldr	x0, [sp, #184]
  405de0:	ldrsb	w0, [x0]
  405de4:	mov	w1, w0
  405de8:	mov	x0, x2
  405dec:	bl	401a20 <strchr@plt>
  405df0:	str	x0, [sp, #96]
  405df4:	ldr	x0, [sp, #96]
  405df8:	cmp	x0, #0x0
  405dfc:	b.eq	405e20 <tigetstr@plt+0x4280>  // b.none
  405e00:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  405e04:	add	x0, x0, #0x2a0
  405e08:	ldr	x0, [x0]
  405e0c:	ldr	x1, [sp, #96]
  405e10:	sub	x0, x1, x0
  405e14:	add	w0, w0, #0x1
  405e18:	str	w0, [sp, #164]
  405e1c:	b	405e7c <tigetstr@plt+0x42dc>
  405e20:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  405e24:	add	x0, x0, #0x2a8
  405e28:	ldr	x2, [x0]
  405e2c:	ldr	x0, [sp, #184]
  405e30:	ldrsb	w0, [x0]
  405e34:	mov	w1, w0
  405e38:	mov	x0, x2
  405e3c:	bl	401a20 <strchr@plt>
  405e40:	str	x0, [sp, #96]
  405e44:	ldr	x0, [sp, #96]
  405e48:	cmp	x0, #0x0
  405e4c:	b.eq	405e70 <tigetstr@plt+0x42d0>  // b.none
  405e50:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  405e54:	add	x0, x0, #0x2a8
  405e58:	ldr	x0, [x0]
  405e5c:	ldr	x1, [sp, #96]
  405e60:	sub	x0, x1, x0
  405e64:	add	w0, w0, #0x1
  405e68:	str	w0, [sp, #164]
  405e6c:	b	405e7c <tigetstr@plt+0x42dc>
  405e70:	mov	w0, #0xffffffea            	// #-22
  405e74:	str	w0, [sp, #168]
  405e78:	b	406014 <tigetstr@plt+0x4474>
  405e7c:	add	x0, sp, #0x40
  405e80:	ldr	w2, [sp, #164]
  405e84:	ldr	w1, [sp, #172]
  405e88:	bl	405950 <tigetstr@plt+0x3db0>
  405e8c:	str	w0, [sp, #168]
  405e90:	ldr	x0, [sp, #24]
  405e94:	cmp	x0, #0x0
  405e98:	b.eq	405ea8 <tigetstr@plt+0x4308>  // b.none
  405e9c:	ldr	x0, [sp, #24]
  405ea0:	ldr	w1, [sp, #164]
  405ea4:	str	w1, [x0]
  405ea8:	ldr	x0, [sp, #176]
  405eac:	cmp	x0, #0x0
  405eb0:	b.eq	406004 <tigetstr@plt+0x4464>  // b.none
  405eb4:	ldr	w0, [sp, #164]
  405eb8:	cmp	w0, #0x0
  405ebc:	b.eq	406004 <tigetstr@plt+0x4464>  // b.none
  405ec0:	mov	x0, #0xa                   	// #10
  405ec4:	str	x0, [sp, #144]
  405ec8:	mov	x0, #0x1                   	// #1
  405ecc:	str	x0, [sp, #136]
  405ed0:	mov	x0, #0x1                   	// #1
  405ed4:	str	x0, [sp, #56]
  405ed8:	add	x0, sp, #0x38
  405edc:	ldr	w2, [sp, #164]
  405ee0:	ldr	w1, [sp, #172]
  405ee4:	bl	405950 <tigetstr@plt+0x3db0>
  405ee8:	b	405f04 <tigetstr@plt+0x4364>
  405eec:	ldr	x1, [sp, #144]
  405ef0:	mov	x0, x1
  405ef4:	lsl	x0, x0, #2
  405ef8:	add	x0, x0, x1
  405efc:	lsl	x0, x0, #1
  405f00:	str	x0, [sp, #144]
  405f04:	ldr	x1, [sp, #144]
  405f08:	ldr	x0, [sp, #176]
  405f0c:	cmp	x1, x0
  405f10:	b.cc	405eec <tigetstr@plt+0x434c>  // b.lo, b.ul, b.last
  405f14:	str	wzr, [sp, #156]
  405f18:	b	405f40 <tigetstr@plt+0x43a0>
  405f1c:	ldr	x1, [sp, #144]
  405f20:	mov	x0, x1
  405f24:	lsl	x0, x0, #2
  405f28:	add	x0, x0, x1
  405f2c:	lsl	x0, x0, #1
  405f30:	str	x0, [sp, #144]
  405f34:	ldr	w0, [sp, #156]
  405f38:	add	w0, w0, #0x1
  405f3c:	str	w0, [sp, #156]
  405f40:	ldr	w1, [sp, #156]
  405f44:	ldr	w0, [sp, #160]
  405f48:	cmp	w1, w0
  405f4c:	b.lt	405f1c <tigetstr@plt+0x437c>  // b.tstop
  405f50:	ldr	x2, [sp, #176]
  405f54:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405f58:	movk	x0, #0xcccd
  405f5c:	umulh	x0, x2, x0
  405f60:	lsr	x1, x0, #3
  405f64:	mov	x0, x1
  405f68:	lsl	x0, x0, #2
  405f6c:	add	x0, x0, x1
  405f70:	lsl	x0, x0, #1
  405f74:	sub	x1, x2, x0
  405f78:	mov	w0, w1
  405f7c:	str	w0, [sp, #92]
  405f80:	ldr	x1, [sp, #144]
  405f84:	ldr	x0, [sp, #136]
  405f88:	udiv	x0, x1, x0
  405f8c:	str	x0, [sp, #80]
  405f90:	ldr	x1, [sp, #176]
  405f94:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405f98:	movk	x0, #0xcccd
  405f9c:	umulh	x0, x1, x0
  405fa0:	lsr	x0, x0, #3
  405fa4:	str	x0, [sp, #176]
  405fa8:	ldr	x1, [sp, #136]
  405fac:	mov	x0, x1
  405fb0:	lsl	x0, x0, #2
  405fb4:	add	x0, x0, x1
  405fb8:	lsl	x0, x0, #1
  405fbc:	str	x0, [sp, #136]
  405fc0:	ldr	w0, [sp, #92]
  405fc4:	cmp	w0, #0x0
  405fc8:	b.eq	405fec <tigetstr@plt+0x444c>  // b.none
  405fcc:	ldr	x1, [sp, #56]
  405fd0:	ldr	w0, [sp, #92]
  405fd4:	ldr	x2, [sp, #80]
  405fd8:	udiv	x0, x2, x0
  405fdc:	udiv	x1, x1, x0
  405fe0:	ldr	x0, [sp, #64]
  405fe4:	add	x0, x1, x0
  405fe8:	str	x0, [sp, #64]
  405fec:	ldr	x0, [sp, #176]
  405ff0:	cmp	x0, #0x0
  405ff4:	b.ne	405f50 <tigetstr@plt+0x43b0>  // b.any
  405ff8:	b	406008 <tigetstr@plt+0x4468>
  405ffc:	nop
  406000:	b	406008 <tigetstr@plt+0x4468>
  406004:	nop
  406008:	ldr	x1, [sp, #64]
  40600c:	ldr	x0, [sp, #32]
  406010:	str	x1, [x0]
  406014:	ldr	w0, [sp, #168]
  406018:	cmp	w0, #0x0
  40601c:	b.ge	406034 <tigetstr@plt+0x4494>  // b.tcont
  406020:	bl	401b00 <__errno_location@plt>
  406024:	mov	x1, x0
  406028:	ldr	w0, [sp, #168]
  40602c:	neg	w0, w0
  406030:	str	w0, [x1]
  406034:	ldr	w0, [sp, #168]
  406038:	ldp	x29, x30, [sp], #192
  40603c:	ret
  406040:	stp	x29, x30, [sp, #-32]!
  406044:	mov	x29, sp
  406048:	str	x0, [sp, #24]
  40604c:	str	x1, [sp, #16]
  406050:	mov	x2, #0x0                   	// #0
  406054:	ldr	x1, [sp, #16]
  406058:	ldr	x0, [sp, #24]
  40605c:	bl	4059d0 <tigetstr@plt+0x3e30>
  406060:	ldp	x29, x30, [sp], #32
  406064:	ret
  406068:	stp	x29, x30, [sp, #-48]!
  40606c:	mov	x29, sp
  406070:	str	x0, [sp, #24]
  406074:	str	x1, [sp, #16]
  406078:	ldr	x0, [sp, #24]
  40607c:	str	x0, [sp, #40]
  406080:	b	406090 <tigetstr@plt+0x44f0>
  406084:	ldr	x0, [sp, #40]
  406088:	add	x0, x0, #0x1
  40608c:	str	x0, [sp, #40]
  406090:	ldr	x0, [sp, #40]
  406094:	cmp	x0, #0x0
  406098:	b.eq	4060dc <tigetstr@plt+0x453c>  // b.none
  40609c:	ldr	x0, [sp, #40]
  4060a0:	ldrsb	w0, [x0]
  4060a4:	cmp	w0, #0x0
  4060a8:	b.eq	4060dc <tigetstr@plt+0x453c>  // b.none
  4060ac:	bl	4019b0 <__ctype_b_loc@plt>
  4060b0:	ldr	x1, [x0]
  4060b4:	ldr	x0, [sp, #40]
  4060b8:	ldrsb	w0, [x0]
  4060bc:	and	w0, w0, #0xff
  4060c0:	and	x0, x0, #0xff
  4060c4:	lsl	x0, x0, #1
  4060c8:	add	x0, x1, x0
  4060cc:	ldrh	w0, [x0]
  4060d0:	and	w0, w0, #0x800
  4060d4:	cmp	w0, #0x0
  4060d8:	b.ne	406084 <tigetstr@plt+0x44e4>  // b.any
  4060dc:	ldr	x0, [sp, #16]
  4060e0:	cmp	x0, #0x0
  4060e4:	b.eq	4060f4 <tigetstr@plt+0x4554>  // b.none
  4060e8:	ldr	x0, [sp, #16]
  4060ec:	ldr	x1, [sp, #40]
  4060f0:	str	x1, [x0]
  4060f4:	ldr	x0, [sp, #40]
  4060f8:	cmp	x0, #0x0
  4060fc:	b.eq	406128 <tigetstr@plt+0x4588>  // b.none
  406100:	ldr	x1, [sp, #40]
  406104:	ldr	x0, [sp, #24]
  406108:	cmp	x1, x0
  40610c:	b.ls	406128 <tigetstr@plt+0x4588>  // b.plast
  406110:	ldr	x0, [sp, #40]
  406114:	ldrsb	w0, [x0]
  406118:	cmp	w0, #0x0
  40611c:	b.ne	406128 <tigetstr@plt+0x4588>  // b.any
  406120:	mov	w0, #0x1                   	// #1
  406124:	b	40612c <tigetstr@plt+0x458c>
  406128:	mov	w0, #0x0                   	// #0
  40612c:	ldp	x29, x30, [sp], #48
  406130:	ret
  406134:	stp	x29, x30, [sp, #-48]!
  406138:	mov	x29, sp
  40613c:	str	x0, [sp, #24]
  406140:	str	x1, [sp, #16]
  406144:	ldr	x0, [sp, #24]
  406148:	str	x0, [sp, #40]
  40614c:	b	40615c <tigetstr@plt+0x45bc>
  406150:	ldr	x0, [sp, #40]
  406154:	add	x0, x0, #0x1
  406158:	str	x0, [sp, #40]
  40615c:	ldr	x0, [sp, #40]
  406160:	cmp	x0, #0x0
  406164:	b.eq	4061a8 <tigetstr@plt+0x4608>  // b.none
  406168:	ldr	x0, [sp, #40]
  40616c:	ldrsb	w0, [x0]
  406170:	cmp	w0, #0x0
  406174:	b.eq	4061a8 <tigetstr@plt+0x4608>  // b.none
  406178:	bl	4019b0 <__ctype_b_loc@plt>
  40617c:	ldr	x1, [x0]
  406180:	ldr	x0, [sp, #40]
  406184:	ldrsb	w0, [x0]
  406188:	and	w0, w0, #0xff
  40618c:	and	x0, x0, #0xff
  406190:	lsl	x0, x0, #1
  406194:	add	x0, x1, x0
  406198:	ldrh	w0, [x0]
  40619c:	and	w0, w0, #0x1000
  4061a0:	cmp	w0, #0x0
  4061a4:	b.ne	406150 <tigetstr@plt+0x45b0>  // b.any
  4061a8:	ldr	x0, [sp, #16]
  4061ac:	cmp	x0, #0x0
  4061b0:	b.eq	4061c0 <tigetstr@plt+0x4620>  // b.none
  4061b4:	ldr	x0, [sp, #16]
  4061b8:	ldr	x1, [sp, #40]
  4061bc:	str	x1, [x0]
  4061c0:	ldr	x0, [sp, #40]
  4061c4:	cmp	x0, #0x0
  4061c8:	b.eq	4061f4 <tigetstr@plt+0x4654>  // b.none
  4061cc:	ldr	x1, [sp, #40]
  4061d0:	ldr	x0, [sp, #24]
  4061d4:	cmp	x1, x0
  4061d8:	b.ls	4061f4 <tigetstr@plt+0x4654>  // b.plast
  4061dc:	ldr	x0, [sp, #40]
  4061e0:	ldrsb	w0, [x0]
  4061e4:	cmp	w0, #0x0
  4061e8:	b.ne	4061f4 <tigetstr@plt+0x4654>  // b.any
  4061ec:	mov	w0, #0x1                   	// #1
  4061f0:	b	4061f8 <tigetstr@plt+0x4658>
  4061f4:	mov	w0, #0x0                   	// #0
  4061f8:	ldp	x29, x30, [sp], #48
  4061fc:	ret
  406200:	stp	x29, x30, [sp, #-256]!
  406204:	mov	x29, sp
  406208:	str	x0, [sp, #24]
  40620c:	str	x1, [sp, #16]
  406210:	str	x2, [sp, #208]
  406214:	str	x3, [sp, #216]
  406218:	str	x4, [sp, #224]
  40621c:	str	x5, [sp, #232]
  406220:	str	x6, [sp, #240]
  406224:	str	x7, [sp, #248]
  406228:	str	q0, [sp, #80]
  40622c:	str	q1, [sp, #96]
  406230:	str	q2, [sp, #112]
  406234:	str	q3, [sp, #128]
  406238:	str	q4, [sp, #144]
  40623c:	str	q5, [sp, #160]
  406240:	str	q6, [sp, #176]
  406244:	str	q7, [sp, #192]
  406248:	add	x0, sp, #0x100
  40624c:	str	x0, [sp, #32]
  406250:	add	x0, sp, #0x100
  406254:	str	x0, [sp, #40]
  406258:	add	x0, sp, #0xd0
  40625c:	str	x0, [sp, #48]
  406260:	mov	w0, #0xffffffd0            	// #-48
  406264:	str	w0, [sp, #56]
  406268:	mov	w0, #0xffffff80            	// #-128
  40626c:	str	w0, [sp, #60]
  406270:	ldr	w1, [sp, #56]
  406274:	ldr	x0, [sp, #32]
  406278:	cmp	w1, #0x0
  40627c:	b.lt	406290 <tigetstr@plt+0x46f0>  // b.tstop
  406280:	add	x1, x0, #0xf
  406284:	and	x1, x1, #0xfffffffffffffff8
  406288:	str	x1, [sp, #32]
  40628c:	b	4062c0 <tigetstr@plt+0x4720>
  406290:	add	w2, w1, #0x8
  406294:	str	w2, [sp, #56]
  406298:	ldr	w2, [sp, #56]
  40629c:	cmp	w2, #0x0
  4062a0:	b.le	4062b4 <tigetstr@plt+0x4714>
  4062a4:	add	x1, x0, #0xf
  4062a8:	and	x1, x1, #0xfffffffffffffff8
  4062ac:	str	x1, [sp, #32]
  4062b0:	b	4062c0 <tigetstr@plt+0x4720>
  4062b4:	ldr	x2, [sp, #40]
  4062b8:	sxtw	x0, w1
  4062bc:	add	x0, x2, x0
  4062c0:	ldr	x0, [x0]
  4062c4:	str	x0, [sp, #72]
  4062c8:	ldr	x0, [sp, #72]
  4062cc:	cmp	x0, #0x0
  4062d0:	b.eq	406370 <tigetstr@plt+0x47d0>  // b.none
  4062d4:	ldr	w1, [sp, #56]
  4062d8:	ldr	x0, [sp, #32]
  4062dc:	cmp	w1, #0x0
  4062e0:	b.lt	4062f4 <tigetstr@plt+0x4754>  // b.tstop
  4062e4:	add	x1, x0, #0xf
  4062e8:	and	x1, x1, #0xfffffffffffffff8
  4062ec:	str	x1, [sp, #32]
  4062f0:	b	406324 <tigetstr@plt+0x4784>
  4062f4:	add	w2, w1, #0x8
  4062f8:	str	w2, [sp, #56]
  4062fc:	ldr	w2, [sp, #56]
  406300:	cmp	w2, #0x0
  406304:	b.le	406318 <tigetstr@plt+0x4778>
  406308:	add	x1, x0, #0xf
  40630c:	and	x1, x1, #0xfffffffffffffff8
  406310:	str	x1, [sp, #32]
  406314:	b	406324 <tigetstr@plt+0x4784>
  406318:	ldr	x2, [sp, #40]
  40631c:	sxtw	x0, w1
  406320:	add	x0, x2, x0
  406324:	ldr	x0, [x0]
  406328:	str	x0, [sp, #64]
  40632c:	ldr	x0, [sp, #64]
  406330:	cmp	x0, #0x0
  406334:	b.eq	406378 <tigetstr@plt+0x47d8>  // b.none
  406338:	ldr	x1, [sp, #72]
  40633c:	ldr	x0, [sp, #24]
  406340:	bl	401990 <strcmp@plt>
  406344:	cmp	w0, #0x0
  406348:	b.ne	406354 <tigetstr@plt+0x47b4>  // b.any
  40634c:	mov	w0, #0x1                   	// #1
  406350:	b	4063a0 <tigetstr@plt+0x4800>
  406354:	ldr	x1, [sp, #64]
  406358:	ldr	x0, [sp, #24]
  40635c:	bl	401990 <strcmp@plt>
  406360:	cmp	w0, #0x0
  406364:	b.ne	406270 <tigetstr@plt+0x46d0>  // b.any
  406368:	mov	w0, #0x0                   	// #0
  40636c:	b	4063a0 <tigetstr@plt+0x4800>
  406370:	nop
  406374:	b	40637c <tigetstr@plt+0x47dc>
  406378:	nop
  40637c:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  406380:	add	x0, x0, #0x298
  406384:	ldr	w4, [x0]
  406388:	ldr	x3, [sp, #24]
  40638c:	ldr	x2, [sp, #16]
  406390:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  406394:	add	x1, x0, #0xe08
  406398:	mov	w0, w4
  40639c:	bl	401ac0 <errx@plt>
  4063a0:	ldp	x29, x30, [sp], #256
  4063a4:	ret
  4063a8:	sub	sp, sp, #0x20
  4063ac:	str	x0, [sp, #24]
  4063b0:	str	x1, [sp, #16]
  4063b4:	str	w2, [sp, #12]
  4063b8:	b	4063e8 <tigetstr@plt+0x4848>
  4063bc:	ldr	x0, [sp, #24]
  4063c0:	ldrsb	w1, [x0]
  4063c4:	ldr	w0, [sp, #12]
  4063c8:	sxtb	w0, w0
  4063cc:	cmp	w1, w0
  4063d0:	b.ne	4063dc <tigetstr@plt+0x483c>  // b.any
  4063d4:	ldr	x0, [sp, #24]
  4063d8:	b	406410 <tigetstr@plt+0x4870>
  4063dc:	ldr	x0, [sp, #24]
  4063e0:	add	x0, x0, #0x1
  4063e4:	str	x0, [sp, #24]
  4063e8:	ldr	x0, [sp, #16]
  4063ec:	sub	x1, x0, #0x1
  4063f0:	str	x1, [sp, #16]
  4063f4:	cmp	x0, #0x0
  4063f8:	b.eq	40640c <tigetstr@plt+0x486c>  // b.none
  4063fc:	ldr	x0, [sp, #24]
  406400:	ldrsb	w0, [x0]
  406404:	cmp	w0, #0x0
  406408:	b.ne	4063bc <tigetstr@plt+0x481c>  // b.any
  40640c:	mov	x0, #0x0                   	// #0
  406410:	add	sp, sp, #0x20
  406414:	ret
  406418:	stp	x29, x30, [sp, #-48]!
  40641c:	mov	x29, sp
  406420:	str	x0, [sp, #24]
  406424:	str	x1, [sp, #16]
  406428:	ldr	x1, [sp, #16]
  40642c:	ldr	x0, [sp, #24]
  406430:	bl	40656c <tigetstr@plt+0x49cc>
  406434:	str	w0, [sp, #44]
  406438:	ldr	w0, [sp, #44]
  40643c:	cmn	w0, #0x8, lsl #12
  406440:	b.lt	406454 <tigetstr@plt+0x48b4>  // b.tstop
  406444:	ldr	w1, [sp, #44]
  406448:	mov	w0, #0x7fff                	// #32767
  40644c:	cmp	w1, w0
  406450:	b.le	406488 <tigetstr@plt+0x48e8>
  406454:	bl	401b00 <__errno_location@plt>
  406458:	mov	x1, x0
  40645c:	mov	w0, #0x22                  	// #34
  406460:	str	w0, [x1]
  406464:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  406468:	add	x0, x0, #0x298
  40646c:	ldr	w4, [x0]
  406470:	ldr	x3, [sp, #24]
  406474:	ldr	x2, [sp, #16]
  406478:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  40647c:	add	x1, x0, #0xe08
  406480:	mov	w0, w4
  406484:	bl	401b60 <err@plt>
  406488:	ldr	w0, [sp, #44]
  40648c:	sxth	w0, w0
  406490:	ldp	x29, x30, [sp], #48
  406494:	ret
  406498:	stp	x29, x30, [sp, #-64]!
  40649c:	mov	x29, sp
  4064a0:	str	x0, [sp, #40]
  4064a4:	str	x1, [sp, #32]
  4064a8:	str	w2, [sp, #28]
  4064ac:	ldr	w2, [sp, #28]
  4064b0:	ldr	x1, [sp, #32]
  4064b4:	ldr	x0, [sp, #40]
  4064b8:	bl	4065ec <tigetstr@plt+0x4a4c>
  4064bc:	str	w0, [sp, #60]
  4064c0:	ldr	w1, [sp, #60]
  4064c4:	mov	w0, #0xffff                	// #65535
  4064c8:	cmp	w1, w0
  4064cc:	b.ls	406504 <tigetstr@plt+0x4964>  // b.plast
  4064d0:	bl	401b00 <__errno_location@plt>
  4064d4:	mov	x1, x0
  4064d8:	mov	w0, #0x22                  	// #34
  4064dc:	str	w0, [x1]
  4064e0:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  4064e4:	add	x0, x0, #0x298
  4064e8:	ldr	w4, [x0]
  4064ec:	ldr	x3, [sp, #40]
  4064f0:	ldr	x2, [sp, #32]
  4064f4:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4064f8:	add	x1, x0, #0xe08
  4064fc:	mov	w0, w4
  406500:	bl	401b60 <err@plt>
  406504:	ldr	w0, [sp, #60]
  406508:	and	w0, w0, #0xffff
  40650c:	ldp	x29, x30, [sp], #64
  406510:	ret
  406514:	stp	x29, x30, [sp, #-32]!
  406518:	mov	x29, sp
  40651c:	str	x0, [sp, #24]
  406520:	str	x1, [sp, #16]
  406524:	mov	w2, #0xa                   	// #10
  406528:	ldr	x1, [sp, #16]
  40652c:	ldr	x0, [sp, #24]
  406530:	bl	406498 <tigetstr@plt+0x48f8>
  406534:	and	w0, w0, #0xffff
  406538:	ldp	x29, x30, [sp], #32
  40653c:	ret
  406540:	stp	x29, x30, [sp, #-32]!
  406544:	mov	x29, sp
  406548:	str	x0, [sp, #24]
  40654c:	str	x1, [sp, #16]
  406550:	mov	w2, #0x10                  	// #16
  406554:	ldr	x1, [sp, #16]
  406558:	ldr	x0, [sp, #24]
  40655c:	bl	406498 <tigetstr@plt+0x48f8>
  406560:	and	w0, w0, #0xffff
  406564:	ldp	x29, x30, [sp], #32
  406568:	ret
  40656c:	stp	x29, x30, [sp, #-48]!
  406570:	mov	x29, sp
  406574:	str	x0, [sp, #24]
  406578:	str	x1, [sp, #16]
  40657c:	ldr	x1, [sp, #16]
  406580:	ldr	x0, [sp, #24]
  406584:	bl	4066b4 <tigetstr@plt+0x4b14>
  406588:	str	x0, [sp, #40]
  40658c:	ldr	x1, [sp, #40]
  406590:	mov	x0, #0xffffffff80000000    	// #-2147483648
  406594:	cmp	x1, x0
  406598:	b.lt	4065ac <tigetstr@plt+0x4a0c>  // b.tstop
  40659c:	ldr	x1, [sp, #40]
  4065a0:	mov	x0, #0x7fffffff            	// #2147483647
  4065a4:	cmp	x1, x0
  4065a8:	b.le	4065e0 <tigetstr@plt+0x4a40>
  4065ac:	bl	401b00 <__errno_location@plt>
  4065b0:	mov	x1, x0
  4065b4:	mov	w0, #0x22                  	// #34
  4065b8:	str	w0, [x1]
  4065bc:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  4065c0:	add	x0, x0, #0x298
  4065c4:	ldr	w4, [x0]
  4065c8:	ldr	x3, [sp, #24]
  4065cc:	ldr	x2, [sp, #16]
  4065d0:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4065d4:	add	x1, x0, #0xe08
  4065d8:	mov	w0, w4
  4065dc:	bl	401b60 <err@plt>
  4065e0:	ldr	x0, [sp, #40]
  4065e4:	ldp	x29, x30, [sp], #48
  4065e8:	ret
  4065ec:	stp	x29, x30, [sp, #-64]!
  4065f0:	mov	x29, sp
  4065f4:	str	x0, [sp, #40]
  4065f8:	str	x1, [sp, #32]
  4065fc:	str	w2, [sp, #28]
  406600:	ldr	w2, [sp, #28]
  406604:	ldr	x1, [sp, #32]
  406608:	ldr	x0, [sp, #40]
  40660c:	bl	4067b4 <tigetstr@plt+0x4c14>
  406610:	str	x0, [sp, #56]
  406614:	ldr	x1, [sp, #56]
  406618:	mov	x0, #0xffffffff            	// #4294967295
  40661c:	cmp	x1, x0
  406620:	b.ls	406658 <tigetstr@plt+0x4ab8>  // b.plast
  406624:	bl	401b00 <__errno_location@plt>
  406628:	mov	x1, x0
  40662c:	mov	w0, #0x22                  	// #34
  406630:	str	w0, [x1]
  406634:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  406638:	add	x0, x0, #0x298
  40663c:	ldr	w4, [x0]
  406640:	ldr	x3, [sp, #40]
  406644:	ldr	x2, [sp, #32]
  406648:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  40664c:	add	x1, x0, #0xe08
  406650:	mov	w0, w4
  406654:	bl	401b60 <err@plt>
  406658:	ldr	x0, [sp, #56]
  40665c:	ldp	x29, x30, [sp], #64
  406660:	ret
  406664:	stp	x29, x30, [sp, #-32]!
  406668:	mov	x29, sp
  40666c:	str	x0, [sp, #24]
  406670:	str	x1, [sp, #16]
  406674:	mov	w2, #0xa                   	// #10
  406678:	ldr	x1, [sp, #16]
  40667c:	ldr	x0, [sp, #24]
  406680:	bl	4065ec <tigetstr@plt+0x4a4c>
  406684:	ldp	x29, x30, [sp], #32
  406688:	ret
  40668c:	stp	x29, x30, [sp, #-32]!
  406690:	mov	x29, sp
  406694:	str	x0, [sp, #24]
  406698:	str	x1, [sp, #16]
  40669c:	mov	w2, #0x10                  	// #16
  4066a0:	ldr	x1, [sp, #16]
  4066a4:	ldr	x0, [sp, #24]
  4066a8:	bl	4065ec <tigetstr@plt+0x4a4c>
  4066ac:	ldp	x29, x30, [sp], #32
  4066b0:	ret
  4066b4:	stp	x29, x30, [sp, #-48]!
  4066b8:	mov	x29, sp
  4066bc:	str	x0, [sp, #24]
  4066c0:	str	x1, [sp, #16]
  4066c4:	str	xzr, [sp, #32]
  4066c8:	bl	401b00 <__errno_location@plt>
  4066cc:	str	wzr, [x0]
  4066d0:	ldr	x0, [sp, #24]
  4066d4:	cmp	x0, #0x0
  4066d8:	b.eq	406748 <tigetstr@plt+0x4ba8>  // b.none
  4066dc:	ldr	x0, [sp, #24]
  4066e0:	ldrsb	w0, [x0]
  4066e4:	cmp	w0, #0x0
  4066e8:	b.eq	406748 <tigetstr@plt+0x4ba8>  // b.none
  4066ec:	add	x0, sp, #0x20
  4066f0:	mov	w2, #0xa                   	// #10
  4066f4:	mov	x1, x0
  4066f8:	ldr	x0, [sp, #24]
  4066fc:	bl	4017d0 <strtoimax@plt>
  406700:	str	x0, [sp, #40]
  406704:	bl	401b00 <__errno_location@plt>
  406708:	ldr	w0, [x0]
  40670c:	cmp	w0, #0x0
  406710:	b.ne	406750 <tigetstr@plt+0x4bb0>  // b.any
  406714:	ldr	x0, [sp, #32]
  406718:	ldr	x1, [sp, #24]
  40671c:	cmp	x1, x0
  406720:	b.eq	406750 <tigetstr@plt+0x4bb0>  // b.none
  406724:	ldr	x0, [sp, #32]
  406728:	cmp	x0, #0x0
  40672c:	b.eq	406740 <tigetstr@plt+0x4ba0>  // b.none
  406730:	ldr	x0, [sp, #32]
  406734:	ldrsb	w0, [x0]
  406738:	cmp	w0, #0x0
  40673c:	b.ne	406750 <tigetstr@plt+0x4bb0>  // b.any
  406740:	ldr	x0, [sp, #40]
  406744:	b	4067ac <tigetstr@plt+0x4c0c>
  406748:	nop
  40674c:	b	406754 <tigetstr@plt+0x4bb4>
  406750:	nop
  406754:	bl	401b00 <__errno_location@plt>
  406758:	ldr	w0, [x0]
  40675c:	cmp	w0, #0x22
  406760:	b.ne	406788 <tigetstr@plt+0x4be8>  // b.any
  406764:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  406768:	add	x0, x0, #0x298
  40676c:	ldr	w4, [x0]
  406770:	ldr	x3, [sp, #24]
  406774:	ldr	x2, [sp, #16]
  406778:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  40677c:	add	x1, x0, #0xe08
  406780:	mov	w0, w4
  406784:	bl	401b60 <err@plt>
  406788:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  40678c:	add	x0, x0, #0x298
  406790:	ldr	w4, [x0]
  406794:	ldr	x3, [sp, #24]
  406798:	ldr	x2, [sp, #16]
  40679c:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4067a0:	add	x1, x0, #0xe08
  4067a4:	mov	w0, w4
  4067a8:	bl	401ac0 <errx@plt>
  4067ac:	ldp	x29, x30, [sp], #48
  4067b0:	ret
  4067b4:	stp	x29, x30, [sp, #-64]!
  4067b8:	mov	x29, sp
  4067bc:	str	x0, [sp, #40]
  4067c0:	str	x1, [sp, #32]
  4067c4:	str	w2, [sp, #28]
  4067c8:	str	xzr, [sp, #48]
  4067cc:	bl	401b00 <__errno_location@plt>
  4067d0:	str	wzr, [x0]
  4067d4:	ldr	x0, [sp, #40]
  4067d8:	cmp	x0, #0x0
  4067dc:	b.eq	40684c <tigetstr@plt+0x4cac>  // b.none
  4067e0:	ldr	x0, [sp, #40]
  4067e4:	ldrsb	w0, [x0]
  4067e8:	cmp	w0, #0x0
  4067ec:	b.eq	40684c <tigetstr@plt+0x4cac>  // b.none
  4067f0:	add	x0, sp, #0x30
  4067f4:	ldr	w2, [sp, #28]
  4067f8:	mov	x1, x0
  4067fc:	ldr	x0, [sp, #40]
  406800:	bl	401960 <strtoumax@plt>
  406804:	str	x0, [sp, #56]
  406808:	bl	401b00 <__errno_location@plt>
  40680c:	ldr	w0, [x0]
  406810:	cmp	w0, #0x0
  406814:	b.ne	406854 <tigetstr@plt+0x4cb4>  // b.any
  406818:	ldr	x0, [sp, #48]
  40681c:	ldr	x1, [sp, #40]
  406820:	cmp	x1, x0
  406824:	b.eq	406854 <tigetstr@plt+0x4cb4>  // b.none
  406828:	ldr	x0, [sp, #48]
  40682c:	cmp	x0, #0x0
  406830:	b.eq	406844 <tigetstr@plt+0x4ca4>  // b.none
  406834:	ldr	x0, [sp, #48]
  406838:	ldrsb	w0, [x0]
  40683c:	cmp	w0, #0x0
  406840:	b.ne	406854 <tigetstr@plt+0x4cb4>  // b.any
  406844:	ldr	x0, [sp, #56]
  406848:	b	4068b0 <tigetstr@plt+0x4d10>
  40684c:	nop
  406850:	b	406858 <tigetstr@plt+0x4cb8>
  406854:	nop
  406858:	bl	401b00 <__errno_location@plt>
  40685c:	ldr	w0, [x0]
  406860:	cmp	w0, #0x22
  406864:	b.ne	40688c <tigetstr@plt+0x4cec>  // b.any
  406868:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  40686c:	add	x0, x0, #0x298
  406870:	ldr	w4, [x0]
  406874:	ldr	x3, [sp, #40]
  406878:	ldr	x2, [sp, #32]
  40687c:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  406880:	add	x1, x0, #0xe08
  406884:	mov	w0, w4
  406888:	bl	401b60 <err@plt>
  40688c:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  406890:	add	x0, x0, #0x298
  406894:	ldr	w4, [x0]
  406898:	ldr	x3, [sp, #40]
  40689c:	ldr	x2, [sp, #32]
  4068a0:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4068a4:	add	x1, x0, #0xe08
  4068a8:	mov	w0, w4
  4068ac:	bl	401ac0 <errx@plt>
  4068b0:	ldp	x29, x30, [sp], #64
  4068b4:	ret
  4068b8:	stp	x29, x30, [sp, #-32]!
  4068bc:	mov	x29, sp
  4068c0:	str	x0, [sp, #24]
  4068c4:	str	x1, [sp, #16]
  4068c8:	mov	w2, #0xa                   	// #10
  4068cc:	ldr	x1, [sp, #16]
  4068d0:	ldr	x0, [sp, #24]
  4068d4:	bl	4067b4 <tigetstr@plt+0x4c14>
  4068d8:	ldp	x29, x30, [sp], #32
  4068dc:	ret
  4068e0:	stp	x29, x30, [sp, #-32]!
  4068e4:	mov	x29, sp
  4068e8:	str	x0, [sp, #24]
  4068ec:	str	x1, [sp, #16]
  4068f0:	mov	w2, #0x10                  	// #16
  4068f4:	ldr	x1, [sp, #16]
  4068f8:	ldr	x0, [sp, #24]
  4068fc:	bl	4067b4 <tigetstr@plt+0x4c14>
  406900:	ldp	x29, x30, [sp], #32
  406904:	ret
  406908:	stp	x29, x30, [sp, #-48]!
  40690c:	mov	x29, sp
  406910:	str	x0, [sp, #24]
  406914:	str	x1, [sp, #16]
  406918:	str	xzr, [sp, #32]
  40691c:	bl	401b00 <__errno_location@plt>
  406920:	str	wzr, [x0]
  406924:	ldr	x0, [sp, #24]
  406928:	cmp	x0, #0x0
  40692c:	b.eq	406998 <tigetstr@plt+0x4df8>  // b.none
  406930:	ldr	x0, [sp, #24]
  406934:	ldrsb	w0, [x0]
  406938:	cmp	w0, #0x0
  40693c:	b.eq	406998 <tigetstr@plt+0x4df8>  // b.none
  406940:	add	x0, sp, #0x20
  406944:	mov	x1, x0
  406948:	ldr	x0, [sp, #24]
  40694c:	bl	4017e0 <strtod@plt>
  406950:	str	d0, [sp, #40]
  406954:	bl	401b00 <__errno_location@plt>
  406958:	ldr	w0, [x0]
  40695c:	cmp	w0, #0x0
  406960:	b.ne	4069a0 <tigetstr@plt+0x4e00>  // b.any
  406964:	ldr	x0, [sp, #32]
  406968:	ldr	x1, [sp, #24]
  40696c:	cmp	x1, x0
  406970:	b.eq	4069a0 <tigetstr@plt+0x4e00>  // b.none
  406974:	ldr	x0, [sp, #32]
  406978:	cmp	x0, #0x0
  40697c:	b.eq	406990 <tigetstr@plt+0x4df0>  // b.none
  406980:	ldr	x0, [sp, #32]
  406984:	ldrsb	w0, [x0]
  406988:	cmp	w0, #0x0
  40698c:	b.ne	4069a0 <tigetstr@plt+0x4e00>  // b.any
  406990:	ldr	d0, [sp, #40]
  406994:	b	4069fc <tigetstr@plt+0x4e5c>
  406998:	nop
  40699c:	b	4069a4 <tigetstr@plt+0x4e04>
  4069a0:	nop
  4069a4:	bl	401b00 <__errno_location@plt>
  4069a8:	ldr	w0, [x0]
  4069ac:	cmp	w0, #0x22
  4069b0:	b.ne	4069d8 <tigetstr@plt+0x4e38>  // b.any
  4069b4:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  4069b8:	add	x0, x0, #0x298
  4069bc:	ldr	w4, [x0]
  4069c0:	ldr	x3, [sp, #24]
  4069c4:	ldr	x2, [sp, #16]
  4069c8:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4069cc:	add	x1, x0, #0xe08
  4069d0:	mov	w0, w4
  4069d4:	bl	401b60 <err@plt>
  4069d8:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  4069dc:	add	x0, x0, #0x298
  4069e0:	ldr	w4, [x0]
  4069e4:	ldr	x3, [sp, #24]
  4069e8:	ldr	x2, [sp, #16]
  4069ec:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4069f0:	add	x1, x0, #0xe08
  4069f4:	mov	w0, w4
  4069f8:	bl	401ac0 <errx@plt>
  4069fc:	ldp	x29, x30, [sp], #48
  406a00:	ret
  406a04:	stp	x29, x30, [sp, #-48]!
  406a08:	mov	x29, sp
  406a0c:	str	x0, [sp, #24]
  406a10:	str	x1, [sp, #16]
  406a14:	str	xzr, [sp, #32]
  406a18:	bl	401b00 <__errno_location@plt>
  406a1c:	str	wzr, [x0]
  406a20:	ldr	x0, [sp, #24]
  406a24:	cmp	x0, #0x0
  406a28:	b.eq	406a98 <tigetstr@plt+0x4ef8>  // b.none
  406a2c:	ldr	x0, [sp, #24]
  406a30:	ldrsb	w0, [x0]
  406a34:	cmp	w0, #0x0
  406a38:	b.eq	406a98 <tigetstr@plt+0x4ef8>  // b.none
  406a3c:	add	x0, sp, #0x20
  406a40:	mov	w2, #0xa                   	// #10
  406a44:	mov	x1, x0
  406a48:	ldr	x0, [sp, #24]
  406a4c:	bl	4019c0 <strtol@plt>
  406a50:	str	x0, [sp, #40]
  406a54:	bl	401b00 <__errno_location@plt>
  406a58:	ldr	w0, [x0]
  406a5c:	cmp	w0, #0x0
  406a60:	b.ne	406aa0 <tigetstr@plt+0x4f00>  // b.any
  406a64:	ldr	x0, [sp, #32]
  406a68:	ldr	x1, [sp, #24]
  406a6c:	cmp	x1, x0
  406a70:	b.eq	406aa0 <tigetstr@plt+0x4f00>  // b.none
  406a74:	ldr	x0, [sp, #32]
  406a78:	cmp	x0, #0x0
  406a7c:	b.eq	406a90 <tigetstr@plt+0x4ef0>  // b.none
  406a80:	ldr	x0, [sp, #32]
  406a84:	ldrsb	w0, [x0]
  406a88:	cmp	w0, #0x0
  406a8c:	b.ne	406aa0 <tigetstr@plt+0x4f00>  // b.any
  406a90:	ldr	x0, [sp, #40]
  406a94:	b	406afc <tigetstr@plt+0x4f5c>
  406a98:	nop
  406a9c:	b	406aa4 <tigetstr@plt+0x4f04>
  406aa0:	nop
  406aa4:	bl	401b00 <__errno_location@plt>
  406aa8:	ldr	w0, [x0]
  406aac:	cmp	w0, #0x22
  406ab0:	b.ne	406ad8 <tigetstr@plt+0x4f38>  // b.any
  406ab4:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  406ab8:	add	x0, x0, #0x298
  406abc:	ldr	w4, [x0]
  406ac0:	ldr	x3, [sp, #24]
  406ac4:	ldr	x2, [sp, #16]
  406ac8:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  406acc:	add	x1, x0, #0xe08
  406ad0:	mov	w0, w4
  406ad4:	bl	401b60 <err@plt>
  406ad8:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  406adc:	add	x0, x0, #0x298
  406ae0:	ldr	w4, [x0]
  406ae4:	ldr	x3, [sp, #24]
  406ae8:	ldr	x2, [sp, #16]
  406aec:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  406af0:	add	x1, x0, #0xe08
  406af4:	mov	w0, w4
  406af8:	bl	401ac0 <errx@plt>
  406afc:	ldp	x29, x30, [sp], #48
  406b00:	ret
  406b04:	stp	x29, x30, [sp, #-48]!
  406b08:	mov	x29, sp
  406b0c:	str	x0, [sp, #24]
  406b10:	str	x1, [sp, #16]
  406b14:	str	xzr, [sp, #32]
  406b18:	bl	401b00 <__errno_location@plt>
  406b1c:	str	wzr, [x0]
  406b20:	ldr	x0, [sp, #24]
  406b24:	cmp	x0, #0x0
  406b28:	b.eq	406b98 <tigetstr@plt+0x4ff8>  // b.none
  406b2c:	ldr	x0, [sp, #24]
  406b30:	ldrsb	w0, [x0]
  406b34:	cmp	w0, #0x0
  406b38:	b.eq	406b98 <tigetstr@plt+0x4ff8>  // b.none
  406b3c:	add	x0, sp, #0x20
  406b40:	mov	w2, #0xa                   	// #10
  406b44:	mov	x1, x0
  406b48:	ldr	x0, [sp, #24]
  406b4c:	bl	401770 <strtoul@plt>
  406b50:	str	x0, [sp, #40]
  406b54:	bl	401b00 <__errno_location@plt>
  406b58:	ldr	w0, [x0]
  406b5c:	cmp	w0, #0x0
  406b60:	b.ne	406ba0 <tigetstr@plt+0x5000>  // b.any
  406b64:	ldr	x0, [sp, #32]
  406b68:	ldr	x1, [sp, #24]
  406b6c:	cmp	x1, x0
  406b70:	b.eq	406ba0 <tigetstr@plt+0x5000>  // b.none
  406b74:	ldr	x0, [sp, #32]
  406b78:	cmp	x0, #0x0
  406b7c:	b.eq	406b90 <tigetstr@plt+0x4ff0>  // b.none
  406b80:	ldr	x0, [sp, #32]
  406b84:	ldrsb	w0, [x0]
  406b88:	cmp	w0, #0x0
  406b8c:	b.ne	406ba0 <tigetstr@plt+0x5000>  // b.any
  406b90:	ldr	x0, [sp, #40]
  406b94:	b	406bfc <tigetstr@plt+0x505c>
  406b98:	nop
  406b9c:	b	406ba4 <tigetstr@plt+0x5004>
  406ba0:	nop
  406ba4:	bl	401b00 <__errno_location@plt>
  406ba8:	ldr	w0, [x0]
  406bac:	cmp	w0, #0x22
  406bb0:	b.ne	406bd8 <tigetstr@plt+0x5038>  // b.any
  406bb4:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  406bb8:	add	x0, x0, #0x298
  406bbc:	ldr	w4, [x0]
  406bc0:	ldr	x3, [sp, #24]
  406bc4:	ldr	x2, [sp, #16]
  406bc8:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  406bcc:	add	x1, x0, #0xe08
  406bd0:	mov	w0, w4
  406bd4:	bl	401b60 <err@plt>
  406bd8:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  406bdc:	add	x0, x0, #0x298
  406be0:	ldr	w4, [x0]
  406be4:	ldr	x3, [sp, #24]
  406be8:	ldr	x2, [sp, #16]
  406bec:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  406bf0:	add	x1, x0, #0xe08
  406bf4:	mov	w0, w4
  406bf8:	bl	401ac0 <errx@plt>
  406bfc:	ldp	x29, x30, [sp], #48
  406c00:	ret
  406c04:	stp	x29, x30, [sp, #-48]!
  406c08:	mov	x29, sp
  406c0c:	str	x0, [sp, #24]
  406c10:	str	x1, [sp, #16]
  406c14:	add	x0, sp, #0x28
  406c18:	mov	x1, x0
  406c1c:	ldr	x0, [sp, #24]
  406c20:	bl	406040 <tigetstr@plt+0x44a0>
  406c24:	cmp	w0, #0x0
  406c28:	b.ne	406c34 <tigetstr@plt+0x5094>  // b.any
  406c2c:	ldr	x0, [sp, #40]
  406c30:	b	406c8c <tigetstr@plt+0x50ec>
  406c34:	bl	401b00 <__errno_location@plt>
  406c38:	ldr	w0, [x0]
  406c3c:	cmp	w0, #0x0
  406c40:	b.eq	406c68 <tigetstr@plt+0x50c8>  // b.none
  406c44:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  406c48:	add	x0, x0, #0x298
  406c4c:	ldr	w4, [x0]
  406c50:	ldr	x3, [sp, #24]
  406c54:	ldr	x2, [sp, #16]
  406c58:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  406c5c:	add	x1, x0, #0xe08
  406c60:	mov	w0, w4
  406c64:	bl	401b60 <err@plt>
  406c68:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  406c6c:	add	x0, x0, #0x298
  406c70:	ldr	w4, [x0]
  406c74:	ldr	x3, [sp, #24]
  406c78:	ldr	x2, [sp, #16]
  406c7c:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  406c80:	add	x1, x0, #0xe08
  406c84:	mov	w0, w4
  406c88:	bl	401ac0 <errx@plt>
  406c8c:	ldp	x29, x30, [sp], #48
  406c90:	ret
  406c94:	stp	x29, x30, [sp, #-64]!
  406c98:	mov	x29, sp
  406c9c:	str	x0, [sp, #40]
  406ca0:	str	x1, [sp, #32]
  406ca4:	str	x2, [sp, #24]
  406ca8:	ldr	x1, [sp, #24]
  406cac:	ldr	x0, [sp, #40]
  406cb0:	bl	406908 <tigetstr@plt+0x4d68>
  406cb4:	str	d0, [sp, #56]
  406cb8:	ldr	d0, [sp, #56]
  406cbc:	fcvtzs	d0, d0
  406cc0:	ldr	x0, [sp, #32]
  406cc4:	str	d0, [x0]
  406cc8:	ldr	x0, [sp, #32]
  406ccc:	ldr	d0, [x0]
  406cd0:	scvtf	d0, d0
  406cd4:	ldr	d1, [sp, #56]
  406cd8:	fsub	d0, d1, d0
  406cdc:	mov	x0, #0x848000000000        	// #145685290680320
  406ce0:	movk	x0, #0x412e, lsl #48
  406ce4:	fmov	d1, x0
  406ce8:	fmul	d0, d0, d1
  406cec:	fcvtzs	d0, d0
  406cf0:	ldr	x0, [sp, #32]
  406cf4:	str	d0, [x0, #8]
  406cf8:	nop
  406cfc:	ldp	x29, x30, [sp], #64
  406d00:	ret
  406d04:	sub	sp, sp, #0x20
  406d08:	str	w0, [sp, #12]
  406d0c:	str	x1, [sp]
  406d10:	strh	wzr, [sp, #30]
  406d14:	ldr	w0, [sp, #12]
  406d18:	and	w0, w0, #0xf000
  406d1c:	cmp	w0, #0x4, lsl #12
  406d20:	b.ne	406d48 <tigetstr@plt+0x51a8>  // b.any
  406d24:	ldrh	w0, [sp, #30]
  406d28:	add	w1, w0, #0x1
  406d2c:	strh	w1, [sp, #30]
  406d30:	and	x0, x0, #0xffff
  406d34:	ldr	x1, [sp]
  406d38:	add	x0, x1, x0
  406d3c:	mov	w1, #0x64                  	// #100
  406d40:	strb	w1, [x0]
  406d44:	b	406e7c <tigetstr@plt+0x52dc>
  406d48:	ldr	w0, [sp, #12]
  406d4c:	and	w0, w0, #0xf000
  406d50:	cmp	w0, #0xa, lsl #12
  406d54:	b.ne	406d7c <tigetstr@plt+0x51dc>  // b.any
  406d58:	ldrh	w0, [sp, #30]
  406d5c:	add	w1, w0, #0x1
  406d60:	strh	w1, [sp, #30]
  406d64:	and	x0, x0, #0xffff
  406d68:	ldr	x1, [sp]
  406d6c:	add	x0, x1, x0
  406d70:	mov	w1, #0x6c                  	// #108
  406d74:	strb	w1, [x0]
  406d78:	b	406e7c <tigetstr@plt+0x52dc>
  406d7c:	ldr	w0, [sp, #12]
  406d80:	and	w0, w0, #0xf000
  406d84:	cmp	w0, #0x2, lsl #12
  406d88:	b.ne	406db0 <tigetstr@plt+0x5210>  // b.any
  406d8c:	ldrh	w0, [sp, #30]
  406d90:	add	w1, w0, #0x1
  406d94:	strh	w1, [sp, #30]
  406d98:	and	x0, x0, #0xffff
  406d9c:	ldr	x1, [sp]
  406da0:	add	x0, x1, x0
  406da4:	mov	w1, #0x63                  	// #99
  406da8:	strb	w1, [x0]
  406dac:	b	406e7c <tigetstr@plt+0x52dc>
  406db0:	ldr	w0, [sp, #12]
  406db4:	and	w0, w0, #0xf000
  406db8:	cmp	w0, #0x6, lsl #12
  406dbc:	b.ne	406de4 <tigetstr@plt+0x5244>  // b.any
  406dc0:	ldrh	w0, [sp, #30]
  406dc4:	add	w1, w0, #0x1
  406dc8:	strh	w1, [sp, #30]
  406dcc:	and	x0, x0, #0xffff
  406dd0:	ldr	x1, [sp]
  406dd4:	add	x0, x1, x0
  406dd8:	mov	w1, #0x62                  	// #98
  406ddc:	strb	w1, [x0]
  406de0:	b	406e7c <tigetstr@plt+0x52dc>
  406de4:	ldr	w0, [sp, #12]
  406de8:	and	w0, w0, #0xf000
  406dec:	cmp	w0, #0xc, lsl #12
  406df0:	b.ne	406e18 <tigetstr@plt+0x5278>  // b.any
  406df4:	ldrh	w0, [sp, #30]
  406df8:	add	w1, w0, #0x1
  406dfc:	strh	w1, [sp, #30]
  406e00:	and	x0, x0, #0xffff
  406e04:	ldr	x1, [sp]
  406e08:	add	x0, x1, x0
  406e0c:	mov	w1, #0x73                  	// #115
  406e10:	strb	w1, [x0]
  406e14:	b	406e7c <tigetstr@plt+0x52dc>
  406e18:	ldr	w0, [sp, #12]
  406e1c:	and	w0, w0, #0xf000
  406e20:	cmp	w0, #0x1, lsl #12
  406e24:	b.ne	406e4c <tigetstr@plt+0x52ac>  // b.any
  406e28:	ldrh	w0, [sp, #30]
  406e2c:	add	w1, w0, #0x1
  406e30:	strh	w1, [sp, #30]
  406e34:	and	x0, x0, #0xffff
  406e38:	ldr	x1, [sp]
  406e3c:	add	x0, x1, x0
  406e40:	mov	w1, #0x70                  	// #112
  406e44:	strb	w1, [x0]
  406e48:	b	406e7c <tigetstr@plt+0x52dc>
  406e4c:	ldr	w0, [sp, #12]
  406e50:	and	w0, w0, #0xf000
  406e54:	cmp	w0, #0x8, lsl #12
  406e58:	b.ne	406e7c <tigetstr@plt+0x52dc>  // b.any
  406e5c:	ldrh	w0, [sp, #30]
  406e60:	add	w1, w0, #0x1
  406e64:	strh	w1, [sp, #30]
  406e68:	and	x0, x0, #0xffff
  406e6c:	ldr	x1, [sp]
  406e70:	add	x0, x1, x0
  406e74:	mov	w1, #0x2d                  	// #45
  406e78:	strb	w1, [x0]
  406e7c:	ldr	w0, [sp, #12]
  406e80:	and	w0, w0, #0x100
  406e84:	cmp	w0, #0x0
  406e88:	b.eq	406e94 <tigetstr@plt+0x52f4>  // b.none
  406e8c:	mov	w0, #0x72                  	// #114
  406e90:	b	406e98 <tigetstr@plt+0x52f8>
  406e94:	mov	w0, #0x2d                  	// #45
  406e98:	ldrh	w1, [sp, #30]
  406e9c:	add	w2, w1, #0x1
  406ea0:	strh	w2, [sp, #30]
  406ea4:	and	x1, x1, #0xffff
  406ea8:	ldr	x2, [sp]
  406eac:	add	x1, x2, x1
  406eb0:	strb	w0, [x1]
  406eb4:	ldr	w0, [sp, #12]
  406eb8:	and	w0, w0, #0x80
  406ebc:	cmp	w0, #0x0
  406ec0:	b.eq	406ecc <tigetstr@plt+0x532c>  // b.none
  406ec4:	mov	w0, #0x77                  	// #119
  406ec8:	b	406ed0 <tigetstr@plt+0x5330>
  406ecc:	mov	w0, #0x2d                  	// #45
  406ed0:	ldrh	w1, [sp, #30]
  406ed4:	add	w2, w1, #0x1
  406ed8:	strh	w2, [sp, #30]
  406edc:	and	x1, x1, #0xffff
  406ee0:	ldr	x2, [sp]
  406ee4:	add	x1, x2, x1
  406ee8:	strb	w0, [x1]
  406eec:	ldr	w0, [sp, #12]
  406ef0:	and	w0, w0, #0x800
  406ef4:	cmp	w0, #0x0
  406ef8:	b.eq	406f1c <tigetstr@plt+0x537c>  // b.none
  406efc:	ldr	w0, [sp, #12]
  406f00:	and	w0, w0, #0x40
  406f04:	cmp	w0, #0x0
  406f08:	b.eq	406f14 <tigetstr@plt+0x5374>  // b.none
  406f0c:	mov	w0, #0x73                  	// #115
  406f10:	b	406f38 <tigetstr@plt+0x5398>
  406f14:	mov	w0, #0x53                  	// #83
  406f18:	b	406f38 <tigetstr@plt+0x5398>
  406f1c:	ldr	w0, [sp, #12]
  406f20:	and	w0, w0, #0x40
  406f24:	cmp	w0, #0x0
  406f28:	b.eq	406f34 <tigetstr@plt+0x5394>  // b.none
  406f2c:	mov	w0, #0x78                  	// #120
  406f30:	b	406f38 <tigetstr@plt+0x5398>
  406f34:	mov	w0, #0x2d                  	// #45
  406f38:	ldrh	w1, [sp, #30]
  406f3c:	add	w2, w1, #0x1
  406f40:	strh	w2, [sp, #30]
  406f44:	and	x1, x1, #0xffff
  406f48:	ldr	x2, [sp]
  406f4c:	add	x1, x2, x1
  406f50:	strb	w0, [x1]
  406f54:	ldr	w0, [sp, #12]
  406f58:	and	w0, w0, #0x20
  406f5c:	cmp	w0, #0x0
  406f60:	b.eq	406f6c <tigetstr@plt+0x53cc>  // b.none
  406f64:	mov	w0, #0x72                  	// #114
  406f68:	b	406f70 <tigetstr@plt+0x53d0>
  406f6c:	mov	w0, #0x2d                  	// #45
  406f70:	ldrh	w1, [sp, #30]
  406f74:	add	w2, w1, #0x1
  406f78:	strh	w2, [sp, #30]
  406f7c:	and	x1, x1, #0xffff
  406f80:	ldr	x2, [sp]
  406f84:	add	x1, x2, x1
  406f88:	strb	w0, [x1]
  406f8c:	ldr	w0, [sp, #12]
  406f90:	and	w0, w0, #0x10
  406f94:	cmp	w0, #0x0
  406f98:	b.eq	406fa4 <tigetstr@plt+0x5404>  // b.none
  406f9c:	mov	w0, #0x77                  	// #119
  406fa0:	b	406fa8 <tigetstr@plt+0x5408>
  406fa4:	mov	w0, #0x2d                  	// #45
  406fa8:	ldrh	w1, [sp, #30]
  406fac:	add	w2, w1, #0x1
  406fb0:	strh	w2, [sp, #30]
  406fb4:	and	x1, x1, #0xffff
  406fb8:	ldr	x2, [sp]
  406fbc:	add	x1, x2, x1
  406fc0:	strb	w0, [x1]
  406fc4:	ldr	w0, [sp, #12]
  406fc8:	and	w0, w0, #0x400
  406fcc:	cmp	w0, #0x0
  406fd0:	b.eq	406ff4 <tigetstr@plt+0x5454>  // b.none
  406fd4:	ldr	w0, [sp, #12]
  406fd8:	and	w0, w0, #0x8
  406fdc:	cmp	w0, #0x0
  406fe0:	b.eq	406fec <tigetstr@plt+0x544c>  // b.none
  406fe4:	mov	w0, #0x73                  	// #115
  406fe8:	b	407010 <tigetstr@plt+0x5470>
  406fec:	mov	w0, #0x53                  	// #83
  406ff0:	b	407010 <tigetstr@plt+0x5470>
  406ff4:	ldr	w0, [sp, #12]
  406ff8:	and	w0, w0, #0x8
  406ffc:	cmp	w0, #0x0
  407000:	b.eq	40700c <tigetstr@plt+0x546c>  // b.none
  407004:	mov	w0, #0x78                  	// #120
  407008:	b	407010 <tigetstr@plt+0x5470>
  40700c:	mov	w0, #0x2d                  	// #45
  407010:	ldrh	w1, [sp, #30]
  407014:	add	w2, w1, #0x1
  407018:	strh	w2, [sp, #30]
  40701c:	and	x1, x1, #0xffff
  407020:	ldr	x2, [sp]
  407024:	add	x1, x2, x1
  407028:	strb	w0, [x1]
  40702c:	ldr	w0, [sp, #12]
  407030:	and	w0, w0, #0x4
  407034:	cmp	w0, #0x0
  407038:	b.eq	407044 <tigetstr@plt+0x54a4>  // b.none
  40703c:	mov	w0, #0x72                  	// #114
  407040:	b	407048 <tigetstr@plt+0x54a8>
  407044:	mov	w0, #0x2d                  	// #45
  407048:	ldrh	w1, [sp, #30]
  40704c:	add	w2, w1, #0x1
  407050:	strh	w2, [sp, #30]
  407054:	and	x1, x1, #0xffff
  407058:	ldr	x2, [sp]
  40705c:	add	x1, x2, x1
  407060:	strb	w0, [x1]
  407064:	ldr	w0, [sp, #12]
  407068:	and	w0, w0, #0x2
  40706c:	cmp	w0, #0x0
  407070:	b.eq	40707c <tigetstr@plt+0x54dc>  // b.none
  407074:	mov	w0, #0x77                  	// #119
  407078:	b	407080 <tigetstr@plt+0x54e0>
  40707c:	mov	w0, #0x2d                  	// #45
  407080:	ldrh	w1, [sp, #30]
  407084:	add	w2, w1, #0x1
  407088:	strh	w2, [sp, #30]
  40708c:	and	x1, x1, #0xffff
  407090:	ldr	x2, [sp]
  407094:	add	x1, x2, x1
  407098:	strb	w0, [x1]
  40709c:	ldr	w0, [sp, #12]
  4070a0:	and	w0, w0, #0x200
  4070a4:	cmp	w0, #0x0
  4070a8:	b.eq	4070cc <tigetstr@plt+0x552c>  // b.none
  4070ac:	ldr	w0, [sp, #12]
  4070b0:	and	w0, w0, #0x1
  4070b4:	cmp	w0, #0x0
  4070b8:	b.eq	4070c4 <tigetstr@plt+0x5524>  // b.none
  4070bc:	mov	w0, #0x74                  	// #116
  4070c0:	b	4070e8 <tigetstr@plt+0x5548>
  4070c4:	mov	w0, #0x54                  	// #84
  4070c8:	b	4070e8 <tigetstr@plt+0x5548>
  4070cc:	ldr	w0, [sp, #12]
  4070d0:	and	w0, w0, #0x1
  4070d4:	cmp	w0, #0x0
  4070d8:	b.eq	4070e4 <tigetstr@plt+0x5544>  // b.none
  4070dc:	mov	w0, #0x78                  	// #120
  4070e0:	b	4070e8 <tigetstr@plt+0x5548>
  4070e4:	mov	w0, #0x2d                  	// #45
  4070e8:	ldrh	w1, [sp, #30]
  4070ec:	add	w2, w1, #0x1
  4070f0:	strh	w2, [sp, #30]
  4070f4:	and	x1, x1, #0xffff
  4070f8:	ldr	x2, [sp]
  4070fc:	add	x1, x2, x1
  407100:	strb	w0, [x1]
  407104:	ldrh	w0, [sp, #30]
  407108:	ldr	x1, [sp]
  40710c:	add	x0, x1, x0
  407110:	strb	wzr, [x0]
  407114:	ldr	x0, [sp]
  407118:	add	sp, sp, #0x20
  40711c:	ret
  407120:	sub	sp, sp, #0x20
  407124:	str	x0, [sp, #8]
  407128:	mov	w0, #0xa                   	// #10
  40712c:	str	w0, [sp, #28]
  407130:	b	407158 <tigetstr@plt+0x55b8>
  407134:	ldr	w0, [sp, #28]
  407138:	mov	x1, #0x1                   	// #1
  40713c:	lsl	x0, x1, x0
  407140:	ldr	x1, [sp, #8]
  407144:	cmp	x1, x0
  407148:	b.cc	407168 <tigetstr@plt+0x55c8>  // b.lo, b.ul, b.last
  40714c:	ldr	w0, [sp, #28]
  407150:	add	w0, w0, #0xa
  407154:	str	w0, [sp, #28]
  407158:	ldr	w0, [sp, #28]
  40715c:	cmp	w0, #0x3c
  407160:	b.le	407134 <tigetstr@plt+0x5594>
  407164:	b	40716c <tigetstr@plt+0x55cc>
  407168:	nop
  40716c:	ldr	w0, [sp, #28]
  407170:	sub	w0, w0, #0xa
  407174:	add	sp, sp, #0x20
  407178:	ret
  40717c:	stp	x29, x30, [sp, #-128]!
  407180:	mov	x29, sp
  407184:	str	w0, [sp, #28]
  407188:	str	x1, [sp, #16]
  40718c:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  407190:	add	x0, x0, #0xe18
  407194:	str	x0, [sp, #88]
  407198:	add	x0, sp, #0x20
  40719c:	str	x0, [sp, #104]
  4071a0:	ldr	w0, [sp, #28]
  4071a4:	and	w0, w0, #0x2
  4071a8:	cmp	w0, #0x0
  4071ac:	b.eq	4071c4 <tigetstr@plt+0x5624>  // b.none
  4071b0:	ldr	x0, [sp, #104]
  4071b4:	add	x1, x0, #0x1
  4071b8:	str	x1, [sp, #104]
  4071bc:	mov	w1, #0x20                  	// #32
  4071c0:	strb	w1, [x0]
  4071c4:	ldr	x0, [sp, #16]
  4071c8:	bl	407120 <tigetstr@plt+0x5580>
  4071cc:	str	w0, [sp, #84]
  4071d0:	ldr	w0, [sp, #84]
  4071d4:	cmp	w0, #0x0
  4071d8:	b.eq	407204 <tigetstr@plt+0x5664>  // b.none
  4071dc:	ldr	w0, [sp, #84]
  4071e0:	mov	w1, #0x6667                	// #26215
  4071e4:	movk	w1, #0x6666, lsl #16
  4071e8:	smull	x1, w0, w1
  4071ec:	lsr	x1, x1, #32
  4071f0:	asr	w1, w1, #2
  4071f4:	asr	w0, w0, #31
  4071f8:	sub	w0, w1, w0
  4071fc:	sxtw	x0, w0
  407200:	b	407208 <tigetstr@plt+0x5668>
  407204:	mov	x0, #0x0                   	// #0
  407208:	ldr	x1, [sp, #88]
  40720c:	add	x0, x1, x0
  407210:	ldrb	w0, [x0]
  407214:	strb	w0, [sp, #83]
  407218:	ldr	w0, [sp, #84]
  40721c:	cmp	w0, #0x0
  407220:	b.eq	407234 <tigetstr@plt+0x5694>  // b.none
  407224:	ldr	w0, [sp, #84]
  407228:	ldr	x1, [sp, #16]
  40722c:	lsr	x0, x1, x0
  407230:	b	407238 <tigetstr@plt+0x5698>
  407234:	ldr	x0, [sp, #16]
  407238:	str	w0, [sp, #124]
  40723c:	ldr	w0, [sp, #84]
  407240:	cmp	w0, #0x0
  407244:	b.eq	407264 <tigetstr@plt+0x56c4>  // b.none
  407248:	ldr	w0, [sp, #84]
  40724c:	mov	x1, #0xffffffffffffffff    	// #-1
  407250:	lsl	x0, x1, x0
  407254:	mvn	x1, x0
  407258:	ldr	x0, [sp, #16]
  40725c:	and	x0, x1, x0
  407260:	b	407268 <tigetstr@plt+0x56c8>
  407264:	mov	x0, #0x0                   	// #0
  407268:	str	x0, [sp, #112]
  40726c:	ldr	x0, [sp, #104]
  407270:	add	x1, x0, #0x1
  407274:	str	x1, [sp, #104]
  407278:	ldrb	w1, [sp, #83]
  40727c:	strb	w1, [x0]
  407280:	ldr	w0, [sp, #28]
  407284:	and	w0, w0, #0x1
  407288:	cmp	w0, #0x0
  40728c:	b.eq	4072c4 <tigetstr@plt+0x5724>  // b.none
  407290:	ldrsb	w0, [sp, #83]
  407294:	cmp	w0, #0x42
  407298:	b.eq	4072c4 <tigetstr@plt+0x5724>  // b.none
  40729c:	ldr	x0, [sp, #104]
  4072a0:	add	x1, x0, #0x1
  4072a4:	str	x1, [sp, #104]
  4072a8:	mov	w1, #0x69                  	// #105
  4072ac:	strb	w1, [x0]
  4072b0:	ldr	x0, [sp, #104]
  4072b4:	add	x1, x0, #0x1
  4072b8:	str	x1, [sp, #104]
  4072bc:	mov	w1, #0x42                  	// #66
  4072c0:	strb	w1, [x0]
  4072c4:	ldr	x0, [sp, #104]
  4072c8:	strb	wzr, [x0]
  4072cc:	ldr	x0, [sp, #112]
  4072d0:	cmp	x0, #0x0
  4072d4:	b.eq	4073ac <tigetstr@plt+0x580c>  // b.none
  4072d8:	ldr	w0, [sp, #28]
  4072dc:	and	w0, w0, #0x4
  4072e0:	cmp	w0, #0x0
  4072e4:	b.eq	40735c <tigetstr@plt+0x57bc>  // b.none
  4072e8:	ldr	w0, [sp, #84]
  4072ec:	sub	w0, w0, #0xa
  4072f0:	ldr	x1, [sp, #112]
  4072f4:	lsr	x0, x1, x0
  4072f8:	add	x1, x0, #0x5
  4072fc:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  407300:	movk	x0, #0xcccd
  407304:	umulh	x0, x1, x0
  407308:	lsr	x0, x0, #3
  40730c:	str	x0, [sp, #112]
  407310:	ldr	x2, [sp, #112]
  407314:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  407318:	movk	x0, #0xcccd
  40731c:	umulh	x0, x2, x0
  407320:	lsr	x1, x0, #3
  407324:	mov	x0, x1
  407328:	lsl	x0, x0, #2
  40732c:	add	x0, x0, x1
  407330:	lsl	x0, x0, #1
  407334:	sub	x1, x2, x0
  407338:	cmp	x1, #0x0
  40733c:	b.ne	4073ac <tigetstr@plt+0x580c>  // b.any
  407340:	ldr	x1, [sp, #112]
  407344:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  407348:	movk	x0, #0xcccd
  40734c:	umulh	x0, x1, x0
  407350:	lsr	x0, x0, #3
  407354:	str	x0, [sp, #112]
  407358:	b	4073ac <tigetstr@plt+0x580c>
  40735c:	ldr	w0, [sp, #84]
  407360:	sub	w0, w0, #0xa
  407364:	ldr	x1, [sp, #112]
  407368:	lsr	x0, x1, x0
  40736c:	add	x0, x0, #0x32
  407370:	lsr	x1, x0, #2
  407374:	mov	x0, #0xf5c3                	// #62915
  407378:	movk	x0, #0x5c28, lsl #16
  40737c:	movk	x0, #0xc28f, lsl #32
  407380:	movk	x0, #0x28f5, lsl #48
  407384:	umulh	x0, x1, x0
  407388:	lsr	x0, x0, #2
  40738c:	str	x0, [sp, #112]
  407390:	ldr	x0, [sp, #112]
  407394:	cmp	x0, #0xa
  407398:	b.ne	4073ac <tigetstr@plt+0x580c>  // b.any
  40739c:	ldr	w0, [sp, #124]
  4073a0:	add	w0, w0, #0x1
  4073a4:	str	w0, [sp, #124]
  4073a8:	str	xzr, [sp, #112]
  4073ac:	ldr	x0, [sp, #112]
  4073b0:	cmp	x0, #0x0
  4073b4:	b.eq	407438 <tigetstr@plt+0x5898>  // b.none
  4073b8:	bl	401850 <localeconv@plt>
  4073bc:	str	x0, [sp, #72]
  4073c0:	ldr	x0, [sp, #72]
  4073c4:	cmp	x0, #0x0
  4073c8:	b.eq	4073d8 <tigetstr@plt+0x5838>  // b.none
  4073cc:	ldr	x0, [sp, #72]
  4073d0:	ldr	x0, [x0]
  4073d4:	b	4073dc <tigetstr@plt+0x583c>
  4073d8:	mov	x0, #0x0                   	// #0
  4073dc:	str	x0, [sp, #96]
  4073e0:	ldr	x0, [sp, #96]
  4073e4:	cmp	x0, #0x0
  4073e8:	b.eq	4073fc <tigetstr@plt+0x585c>  // b.none
  4073ec:	ldr	x0, [sp, #96]
  4073f0:	ldrsb	w0, [x0]
  4073f4:	cmp	w0, #0x0
  4073f8:	b.ne	407408 <tigetstr@plt+0x5868>  // b.any
  4073fc:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  407400:	add	x0, x0, #0xe20
  407404:	str	x0, [sp, #96]
  407408:	add	x0, sp, #0x20
  40740c:	add	x7, sp, #0x28
  407410:	mov	x6, x0
  407414:	ldr	x5, [sp, #112]
  407418:	ldr	x4, [sp, #96]
  40741c:	ldr	w3, [sp, #124]
  407420:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  407424:	add	x2, x0, #0xe28
  407428:	mov	x1, #0x20                  	// #32
  40742c:	mov	x0, x7
  407430:	bl	401840 <snprintf@plt>
  407434:	b	40745c <tigetstr@plt+0x58bc>
  407438:	add	x0, sp, #0x20
  40743c:	add	x5, sp, #0x28
  407440:	mov	x4, x0
  407444:	ldr	w3, [sp, #124]
  407448:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  40744c:	add	x2, x0, #0xe38
  407450:	mov	x1, #0x20                  	// #32
  407454:	mov	x0, x5
  407458:	bl	401840 <snprintf@plt>
  40745c:	add	x0, sp, #0x28
  407460:	bl	401920 <strdup@plt>
  407464:	ldp	x29, x30, [sp], #128
  407468:	ret
  40746c:	stp	x29, x30, [sp, #-96]!
  407470:	mov	x29, sp
  407474:	str	x0, [sp, #40]
  407478:	str	x1, [sp, #32]
  40747c:	str	x2, [sp, #24]
  407480:	str	x3, [sp, #16]
  407484:	str	xzr, [sp, #88]
  407488:	str	xzr, [sp, #72]
  40748c:	ldr	x0, [sp, #40]
  407490:	cmp	x0, #0x0
  407494:	b.eq	4074cc <tigetstr@plt+0x592c>  // b.none
  407498:	ldr	x0, [sp, #40]
  40749c:	ldrsb	w0, [x0]
  4074a0:	cmp	w0, #0x0
  4074a4:	b.eq	4074cc <tigetstr@plt+0x592c>  // b.none
  4074a8:	ldr	x0, [sp, #32]
  4074ac:	cmp	x0, #0x0
  4074b0:	b.eq	4074cc <tigetstr@plt+0x592c>  // b.none
  4074b4:	ldr	x0, [sp, #24]
  4074b8:	cmp	x0, #0x0
  4074bc:	b.eq	4074cc <tigetstr@plt+0x592c>  // b.none
  4074c0:	ldr	x0, [sp, #16]
  4074c4:	cmp	x0, #0x0
  4074c8:	b.ne	4074d4 <tigetstr@plt+0x5934>  // b.any
  4074cc:	mov	w0, #0xffffffff            	// #-1
  4074d0:	b	407628 <tigetstr@plt+0x5a88>
  4074d4:	ldr	x0, [sp, #40]
  4074d8:	str	x0, [sp, #80]
  4074dc:	b	407600 <tigetstr@plt+0x5a60>
  4074e0:	str	xzr, [sp, #64]
  4074e4:	ldr	x1, [sp, #72]
  4074e8:	ldr	x0, [sp, #24]
  4074ec:	cmp	x1, x0
  4074f0:	b.cc	4074fc <tigetstr@plt+0x595c>  // b.lo, b.ul, b.last
  4074f4:	mov	w0, #0xfffffffe            	// #-2
  4074f8:	b	407628 <tigetstr@plt+0x5a88>
  4074fc:	ldr	x0, [sp, #88]
  407500:	cmp	x0, #0x0
  407504:	b.ne	407510 <tigetstr@plt+0x5970>  // b.any
  407508:	ldr	x0, [sp, #80]
  40750c:	str	x0, [sp, #88]
  407510:	ldr	x0, [sp, #80]
  407514:	ldrsb	w0, [x0]
  407518:	cmp	w0, #0x2c
  40751c:	b.ne	407528 <tigetstr@plt+0x5988>  // b.any
  407520:	ldr	x0, [sp, #80]
  407524:	str	x0, [sp, #64]
  407528:	ldr	x0, [sp, #80]
  40752c:	add	x0, x0, #0x1
  407530:	ldrsb	w0, [x0]
  407534:	cmp	w0, #0x0
  407538:	b.ne	407548 <tigetstr@plt+0x59a8>  // b.any
  40753c:	ldr	x0, [sp, #80]
  407540:	add	x0, x0, #0x1
  407544:	str	x0, [sp, #64]
  407548:	ldr	x0, [sp, #88]
  40754c:	cmp	x0, #0x0
  407550:	b.eq	4075f0 <tigetstr@plt+0x5a50>  // b.none
  407554:	ldr	x0, [sp, #64]
  407558:	cmp	x0, #0x0
  40755c:	b.eq	4075f0 <tigetstr@plt+0x5a50>  // b.none
  407560:	ldr	x1, [sp, #64]
  407564:	ldr	x0, [sp, #88]
  407568:	cmp	x1, x0
  40756c:	b.hi	407578 <tigetstr@plt+0x59d8>  // b.pmore
  407570:	mov	w0, #0xffffffff            	// #-1
  407574:	b	407628 <tigetstr@plt+0x5a88>
  407578:	ldr	x1, [sp, #64]
  40757c:	ldr	x0, [sp, #88]
  407580:	sub	x0, x1, x0
  407584:	ldr	x2, [sp, #16]
  407588:	mov	x1, x0
  40758c:	ldr	x0, [sp, #88]
  407590:	blr	x2
  407594:	str	w0, [sp, #60]
  407598:	ldr	w0, [sp, #60]
  40759c:	cmn	w0, #0x1
  4075a0:	b.ne	4075ac <tigetstr@plt+0x5a0c>  // b.any
  4075a4:	mov	w0, #0xffffffff            	// #-1
  4075a8:	b	407628 <tigetstr@plt+0x5a88>
  4075ac:	ldr	x0, [sp, #72]
  4075b0:	add	x1, x0, #0x1
  4075b4:	str	x1, [sp, #72]
  4075b8:	lsl	x0, x0, #2
  4075bc:	ldr	x1, [sp, #32]
  4075c0:	add	x0, x1, x0
  4075c4:	ldr	w1, [sp, #60]
  4075c8:	str	w1, [x0]
  4075cc:	str	xzr, [sp, #88]
  4075d0:	ldr	x0, [sp, #64]
  4075d4:	cmp	x0, #0x0
  4075d8:	b.eq	4075f4 <tigetstr@plt+0x5a54>  // b.none
  4075dc:	ldr	x0, [sp, #64]
  4075e0:	ldrsb	w0, [x0]
  4075e4:	cmp	w0, #0x0
  4075e8:	b.eq	407620 <tigetstr@plt+0x5a80>  // b.none
  4075ec:	b	4075f4 <tigetstr@plt+0x5a54>
  4075f0:	nop
  4075f4:	ldr	x0, [sp, #80]
  4075f8:	add	x0, x0, #0x1
  4075fc:	str	x0, [sp, #80]
  407600:	ldr	x0, [sp, #80]
  407604:	cmp	x0, #0x0
  407608:	b.eq	407624 <tigetstr@plt+0x5a84>  // b.none
  40760c:	ldr	x0, [sp, #80]
  407610:	ldrsb	w0, [x0]
  407614:	cmp	w0, #0x0
  407618:	b.ne	4074e0 <tigetstr@plt+0x5940>  // b.any
  40761c:	b	407624 <tigetstr@plt+0x5a84>
  407620:	nop
  407624:	ldr	x0, [sp, #72]
  407628:	ldp	x29, x30, [sp], #96
  40762c:	ret
  407630:	stp	x29, x30, [sp, #-80]!
  407634:	mov	x29, sp
  407638:	str	x0, [sp, #56]
  40763c:	str	x1, [sp, #48]
  407640:	str	x2, [sp, #40]
  407644:	str	x3, [sp, #32]
  407648:	str	x4, [sp, #24]
  40764c:	ldr	x0, [sp, #56]
  407650:	cmp	x0, #0x0
  407654:	b.eq	407688 <tigetstr@plt+0x5ae8>  // b.none
  407658:	ldr	x0, [sp, #56]
  40765c:	ldrsb	w0, [x0]
  407660:	cmp	w0, #0x0
  407664:	b.eq	407688 <tigetstr@plt+0x5ae8>  // b.none
  407668:	ldr	x0, [sp, #32]
  40766c:	cmp	x0, #0x0
  407670:	b.eq	407688 <tigetstr@plt+0x5ae8>  // b.none
  407674:	ldr	x0, [sp, #32]
  407678:	ldr	x0, [x0]
  40767c:	ldr	x1, [sp, #40]
  407680:	cmp	x1, x0
  407684:	b.cs	407690 <tigetstr@plt+0x5af0>  // b.hs, b.nlast
  407688:	mov	w0, #0xffffffff            	// #-1
  40768c:	b	407724 <tigetstr@plt+0x5b84>
  407690:	ldr	x0, [sp, #56]
  407694:	ldrsb	w0, [x0]
  407698:	cmp	w0, #0x2b
  40769c:	b.ne	4076b0 <tigetstr@plt+0x5b10>  // b.any
  4076a0:	ldr	x0, [sp, #56]
  4076a4:	add	x0, x0, #0x1
  4076a8:	str	x0, [sp, #72]
  4076ac:	b	4076c0 <tigetstr@plt+0x5b20>
  4076b0:	ldr	x0, [sp, #56]
  4076b4:	str	x0, [sp, #72]
  4076b8:	ldr	x0, [sp, #32]
  4076bc:	str	xzr, [x0]
  4076c0:	ldr	x0, [sp, #32]
  4076c4:	ldr	x0, [x0]
  4076c8:	lsl	x0, x0, #2
  4076cc:	ldr	x1, [sp, #48]
  4076d0:	add	x4, x1, x0
  4076d4:	ldr	x0, [sp, #32]
  4076d8:	ldr	x0, [x0]
  4076dc:	ldr	x1, [sp, #40]
  4076e0:	sub	x0, x1, x0
  4076e4:	ldr	x3, [sp, #24]
  4076e8:	mov	x2, x0
  4076ec:	mov	x1, x4
  4076f0:	ldr	x0, [sp, #72]
  4076f4:	bl	40746c <tigetstr@plt+0x58cc>
  4076f8:	str	w0, [sp, #68]
  4076fc:	ldr	w0, [sp, #68]
  407700:	cmp	w0, #0x0
  407704:	b.le	407720 <tigetstr@plt+0x5b80>
  407708:	ldr	x0, [sp, #32]
  40770c:	ldr	x1, [x0]
  407710:	ldrsw	x0, [sp, #68]
  407714:	add	x1, x1, x0
  407718:	ldr	x0, [sp, #32]
  40771c:	str	x1, [x0]
  407720:	ldr	w0, [sp, #68]
  407724:	ldp	x29, x30, [sp], #80
  407728:	ret
  40772c:	stp	x29, x30, [sp, #-80]!
  407730:	mov	x29, sp
  407734:	str	x0, [sp, #40]
  407738:	str	x1, [sp, #32]
  40773c:	str	x2, [sp, #24]
  407740:	str	xzr, [sp, #72]
  407744:	ldr	x0, [sp, #40]
  407748:	cmp	x0, #0x0
  40774c:	b.eq	407768 <tigetstr@plt+0x5bc8>  // b.none
  407750:	ldr	x0, [sp, #24]
  407754:	cmp	x0, #0x0
  407758:	b.eq	407768 <tigetstr@plt+0x5bc8>  // b.none
  40775c:	ldr	x0, [sp, #32]
  407760:	cmp	x0, #0x0
  407764:	b.ne	407770 <tigetstr@plt+0x5bd0>  // b.any
  407768:	mov	w0, #0xffffffea            	// #-22
  40776c:	b	4078ec <tigetstr@plt+0x5d4c>
  407770:	ldr	x0, [sp, #40]
  407774:	str	x0, [sp, #64]
  407778:	b	4078c4 <tigetstr@plt+0x5d24>
  40777c:	str	xzr, [sp, #56]
  407780:	ldr	x0, [sp, #72]
  407784:	cmp	x0, #0x0
  407788:	b.ne	407794 <tigetstr@plt+0x5bf4>  // b.any
  40778c:	ldr	x0, [sp, #64]
  407790:	str	x0, [sp, #72]
  407794:	ldr	x0, [sp, #64]
  407798:	ldrsb	w0, [x0]
  40779c:	cmp	w0, #0x2c
  4077a0:	b.ne	4077ac <tigetstr@plt+0x5c0c>  // b.any
  4077a4:	ldr	x0, [sp, #64]
  4077a8:	str	x0, [sp, #56]
  4077ac:	ldr	x0, [sp, #64]
  4077b0:	add	x0, x0, #0x1
  4077b4:	ldrsb	w0, [x0]
  4077b8:	cmp	w0, #0x0
  4077bc:	b.ne	4077cc <tigetstr@plt+0x5c2c>  // b.any
  4077c0:	ldr	x0, [sp, #64]
  4077c4:	add	x0, x0, #0x1
  4077c8:	str	x0, [sp, #56]
  4077cc:	ldr	x0, [sp, #72]
  4077d0:	cmp	x0, #0x0
  4077d4:	b.eq	4078b4 <tigetstr@plt+0x5d14>  // b.none
  4077d8:	ldr	x0, [sp, #56]
  4077dc:	cmp	x0, #0x0
  4077e0:	b.eq	4078b4 <tigetstr@plt+0x5d14>  // b.none
  4077e4:	ldr	x1, [sp, #56]
  4077e8:	ldr	x0, [sp, #72]
  4077ec:	cmp	x1, x0
  4077f0:	b.hi	4077fc <tigetstr@plt+0x5c5c>  // b.pmore
  4077f4:	mov	w0, #0xffffffff            	// #-1
  4077f8:	b	4078ec <tigetstr@plt+0x5d4c>
  4077fc:	ldr	x1, [sp, #56]
  407800:	ldr	x0, [sp, #72]
  407804:	sub	x0, x1, x0
  407808:	ldr	x2, [sp, #24]
  40780c:	mov	x1, x0
  407810:	ldr	x0, [sp, #72]
  407814:	blr	x2
  407818:	str	w0, [sp, #52]
  40781c:	ldr	w0, [sp, #52]
  407820:	cmp	w0, #0x0
  407824:	b.ge	407830 <tigetstr@plt+0x5c90>  // b.tcont
  407828:	ldr	w0, [sp, #52]
  40782c:	b	4078ec <tigetstr@plt+0x5d4c>
  407830:	ldr	w0, [sp, #52]
  407834:	add	w1, w0, #0x7
  407838:	cmp	w0, #0x0
  40783c:	csel	w0, w1, w0, lt  // lt = tstop
  407840:	asr	w0, w0, #3
  407844:	mov	w3, w0
  407848:	sxtw	x0, w3
  40784c:	ldr	x1, [sp, #32]
  407850:	add	x0, x1, x0
  407854:	ldrsb	w2, [x0]
  407858:	ldr	w0, [sp, #52]
  40785c:	negs	w1, w0
  407860:	and	w0, w0, #0x7
  407864:	and	w1, w1, #0x7
  407868:	csneg	w0, w0, w1, mi  // mi = first
  40786c:	mov	w1, #0x1                   	// #1
  407870:	lsl	w0, w1, w0
  407874:	sxtb	w1, w0
  407878:	sxtw	x0, w3
  40787c:	ldr	x3, [sp, #32]
  407880:	add	x0, x3, x0
  407884:	orr	w1, w2, w1
  407888:	sxtb	w1, w1
  40788c:	strb	w1, [x0]
  407890:	str	xzr, [sp, #72]
  407894:	ldr	x0, [sp, #56]
  407898:	cmp	x0, #0x0
  40789c:	b.eq	4078b8 <tigetstr@plt+0x5d18>  // b.none
  4078a0:	ldr	x0, [sp, #56]
  4078a4:	ldrsb	w0, [x0]
  4078a8:	cmp	w0, #0x0
  4078ac:	b.eq	4078e4 <tigetstr@plt+0x5d44>  // b.none
  4078b0:	b	4078b8 <tigetstr@plt+0x5d18>
  4078b4:	nop
  4078b8:	ldr	x0, [sp, #64]
  4078bc:	add	x0, x0, #0x1
  4078c0:	str	x0, [sp, #64]
  4078c4:	ldr	x0, [sp, #64]
  4078c8:	cmp	x0, #0x0
  4078cc:	b.eq	4078e8 <tigetstr@plt+0x5d48>  // b.none
  4078d0:	ldr	x0, [sp, #64]
  4078d4:	ldrsb	w0, [x0]
  4078d8:	cmp	w0, #0x0
  4078dc:	b.ne	40777c <tigetstr@plt+0x5bdc>  // b.any
  4078e0:	b	4078e8 <tigetstr@plt+0x5d48>
  4078e4:	nop
  4078e8:	mov	w0, #0x0                   	// #0
  4078ec:	ldp	x29, x30, [sp], #80
  4078f0:	ret
  4078f4:	stp	x29, x30, [sp, #-80]!
  4078f8:	mov	x29, sp
  4078fc:	str	x0, [sp, #40]
  407900:	str	x1, [sp, #32]
  407904:	str	x2, [sp, #24]
  407908:	str	xzr, [sp, #72]
  40790c:	ldr	x0, [sp, #40]
  407910:	cmp	x0, #0x0
  407914:	b.eq	407930 <tigetstr@plt+0x5d90>  // b.none
  407918:	ldr	x0, [sp, #24]
  40791c:	cmp	x0, #0x0
  407920:	b.eq	407930 <tigetstr@plt+0x5d90>  // b.none
  407924:	ldr	x0, [sp, #32]
  407928:	cmp	x0, #0x0
  40792c:	b.ne	407938 <tigetstr@plt+0x5d98>  // b.any
  407930:	mov	w0, #0xffffffea            	// #-22
  407934:	b	407a6c <tigetstr@plt+0x5ecc>
  407938:	ldr	x0, [sp, #40]
  40793c:	str	x0, [sp, #64]
  407940:	b	407a44 <tigetstr@plt+0x5ea4>
  407944:	str	xzr, [sp, #56]
  407948:	ldr	x0, [sp, #72]
  40794c:	cmp	x0, #0x0
  407950:	b.ne	40795c <tigetstr@plt+0x5dbc>  // b.any
  407954:	ldr	x0, [sp, #64]
  407958:	str	x0, [sp, #72]
  40795c:	ldr	x0, [sp, #64]
  407960:	ldrsb	w0, [x0]
  407964:	cmp	w0, #0x2c
  407968:	b.ne	407974 <tigetstr@plt+0x5dd4>  // b.any
  40796c:	ldr	x0, [sp, #64]
  407970:	str	x0, [sp, #56]
  407974:	ldr	x0, [sp, #64]
  407978:	add	x0, x0, #0x1
  40797c:	ldrsb	w0, [x0]
  407980:	cmp	w0, #0x0
  407984:	b.ne	407994 <tigetstr@plt+0x5df4>  // b.any
  407988:	ldr	x0, [sp, #64]
  40798c:	add	x0, x0, #0x1
  407990:	str	x0, [sp, #56]
  407994:	ldr	x0, [sp, #72]
  407998:	cmp	x0, #0x0
  40799c:	b.eq	407a34 <tigetstr@plt+0x5e94>  // b.none
  4079a0:	ldr	x0, [sp, #56]
  4079a4:	cmp	x0, #0x0
  4079a8:	b.eq	407a34 <tigetstr@plt+0x5e94>  // b.none
  4079ac:	ldr	x1, [sp, #56]
  4079b0:	ldr	x0, [sp, #72]
  4079b4:	cmp	x1, x0
  4079b8:	b.hi	4079c4 <tigetstr@plt+0x5e24>  // b.pmore
  4079bc:	mov	w0, #0xffffffff            	// #-1
  4079c0:	b	407a6c <tigetstr@plt+0x5ecc>
  4079c4:	ldr	x1, [sp, #56]
  4079c8:	ldr	x0, [sp, #72]
  4079cc:	sub	x0, x1, x0
  4079d0:	ldr	x2, [sp, #24]
  4079d4:	mov	x1, x0
  4079d8:	ldr	x0, [sp, #72]
  4079dc:	blr	x2
  4079e0:	str	x0, [sp, #48]
  4079e4:	ldr	x0, [sp, #48]
  4079e8:	cmp	x0, #0x0
  4079ec:	b.ge	4079f8 <tigetstr@plt+0x5e58>  // b.tcont
  4079f0:	ldr	x0, [sp, #48]
  4079f4:	b	407a6c <tigetstr@plt+0x5ecc>
  4079f8:	ldr	x0, [sp, #32]
  4079fc:	ldr	x1, [x0]
  407a00:	ldr	x0, [sp, #48]
  407a04:	orr	x1, x1, x0
  407a08:	ldr	x0, [sp, #32]
  407a0c:	str	x1, [x0]
  407a10:	str	xzr, [sp, #72]
  407a14:	ldr	x0, [sp, #56]
  407a18:	cmp	x0, #0x0
  407a1c:	b.eq	407a38 <tigetstr@plt+0x5e98>  // b.none
  407a20:	ldr	x0, [sp, #56]
  407a24:	ldrsb	w0, [x0]
  407a28:	cmp	w0, #0x0
  407a2c:	b.eq	407a64 <tigetstr@plt+0x5ec4>  // b.none
  407a30:	b	407a38 <tigetstr@plt+0x5e98>
  407a34:	nop
  407a38:	ldr	x0, [sp, #64]
  407a3c:	add	x0, x0, #0x1
  407a40:	str	x0, [sp, #64]
  407a44:	ldr	x0, [sp, #64]
  407a48:	cmp	x0, #0x0
  407a4c:	b.eq	407a68 <tigetstr@plt+0x5ec8>  // b.none
  407a50:	ldr	x0, [sp, #64]
  407a54:	ldrsb	w0, [x0]
  407a58:	cmp	w0, #0x0
  407a5c:	b.ne	407944 <tigetstr@plt+0x5da4>  // b.any
  407a60:	b	407a68 <tigetstr@plt+0x5ec8>
  407a64:	nop
  407a68:	mov	w0, #0x0                   	// #0
  407a6c:	ldp	x29, x30, [sp], #80
  407a70:	ret
  407a74:	stp	x29, x30, [sp, #-64]!
  407a78:	mov	x29, sp
  407a7c:	str	x0, [sp, #40]
  407a80:	str	x1, [sp, #32]
  407a84:	str	x2, [sp, #24]
  407a88:	str	w3, [sp, #20]
  407a8c:	str	xzr, [sp, #56]
  407a90:	ldr	x0, [sp, #40]
  407a94:	cmp	x0, #0x0
  407a98:	b.ne	407aa4 <tigetstr@plt+0x5f04>  // b.any
  407a9c:	mov	w0, #0x0                   	// #0
  407aa0:	b	407c80 <tigetstr@plt+0x60e0>
  407aa4:	ldr	x0, [sp, #32]
  407aa8:	ldr	w1, [sp, #20]
  407aac:	str	w1, [x0]
  407ab0:	ldr	x0, [sp, #32]
  407ab4:	ldr	w1, [x0]
  407ab8:	ldr	x0, [sp, #24]
  407abc:	str	w1, [x0]
  407ac0:	bl	401b00 <__errno_location@plt>
  407ac4:	str	wzr, [x0]
  407ac8:	ldr	x0, [sp, #40]
  407acc:	ldrsb	w0, [x0]
  407ad0:	cmp	w0, #0x3a
  407ad4:	b.ne	407b48 <tigetstr@plt+0x5fa8>  // b.any
  407ad8:	ldr	x0, [sp, #40]
  407adc:	add	x0, x0, #0x1
  407ae0:	str	x0, [sp, #40]
  407ae4:	add	x0, sp, #0x38
  407ae8:	mov	w2, #0xa                   	// #10
  407aec:	mov	x1, x0
  407af0:	ldr	x0, [sp, #40]
  407af4:	bl	4019c0 <strtol@plt>
  407af8:	mov	w1, w0
  407afc:	ldr	x0, [sp, #24]
  407b00:	str	w1, [x0]
  407b04:	bl	401b00 <__errno_location@plt>
  407b08:	ldr	w0, [x0]
  407b0c:	cmp	w0, #0x0
  407b10:	b.ne	407b40 <tigetstr@plt+0x5fa0>  // b.any
  407b14:	ldr	x0, [sp, #56]
  407b18:	cmp	x0, #0x0
  407b1c:	b.eq	407b40 <tigetstr@plt+0x5fa0>  // b.none
  407b20:	ldr	x0, [sp, #56]
  407b24:	ldrsb	w0, [x0]
  407b28:	cmp	w0, #0x0
  407b2c:	b.ne	407b40 <tigetstr@plt+0x5fa0>  // b.any
  407b30:	ldr	x0, [sp, #56]
  407b34:	ldr	x1, [sp, #40]
  407b38:	cmp	x1, x0
  407b3c:	b.ne	407c7c <tigetstr@plt+0x60dc>  // b.any
  407b40:	mov	w0, #0xffffffff            	// #-1
  407b44:	b	407c80 <tigetstr@plt+0x60e0>
  407b48:	add	x0, sp, #0x38
  407b4c:	mov	w2, #0xa                   	// #10
  407b50:	mov	x1, x0
  407b54:	ldr	x0, [sp, #40]
  407b58:	bl	4019c0 <strtol@plt>
  407b5c:	mov	w1, w0
  407b60:	ldr	x0, [sp, #32]
  407b64:	str	w1, [x0]
  407b68:	ldr	x0, [sp, #32]
  407b6c:	ldr	w1, [x0]
  407b70:	ldr	x0, [sp, #24]
  407b74:	str	w1, [x0]
  407b78:	bl	401b00 <__errno_location@plt>
  407b7c:	ldr	w0, [x0]
  407b80:	cmp	w0, #0x0
  407b84:	b.ne	407ba4 <tigetstr@plt+0x6004>  // b.any
  407b88:	ldr	x0, [sp, #56]
  407b8c:	cmp	x0, #0x0
  407b90:	b.eq	407ba4 <tigetstr@plt+0x6004>  // b.none
  407b94:	ldr	x0, [sp, #56]
  407b98:	ldr	x1, [sp, #40]
  407b9c:	cmp	x1, x0
  407ba0:	b.ne	407bac <tigetstr@plt+0x600c>  // b.any
  407ba4:	mov	w0, #0xffffffff            	// #-1
  407ba8:	b	407c80 <tigetstr@plt+0x60e0>
  407bac:	ldr	x0, [sp, #56]
  407bb0:	ldrsb	w0, [x0]
  407bb4:	cmp	w0, #0x3a
  407bb8:	b.ne	407be0 <tigetstr@plt+0x6040>  // b.any
  407bbc:	ldr	x0, [sp, #56]
  407bc0:	add	x0, x0, #0x1
  407bc4:	ldrsb	w0, [x0]
  407bc8:	cmp	w0, #0x0
  407bcc:	b.ne	407be0 <tigetstr@plt+0x6040>  // b.any
  407bd0:	ldr	x0, [sp, #24]
  407bd4:	ldr	w1, [sp, #20]
  407bd8:	str	w1, [x0]
  407bdc:	b	407c7c <tigetstr@plt+0x60dc>
  407be0:	ldr	x0, [sp, #56]
  407be4:	ldrsb	w0, [x0]
  407be8:	cmp	w0, #0x2d
  407bec:	b.eq	407c00 <tigetstr@plt+0x6060>  // b.none
  407bf0:	ldr	x0, [sp, #56]
  407bf4:	ldrsb	w0, [x0]
  407bf8:	cmp	w0, #0x3a
  407bfc:	b.ne	407c7c <tigetstr@plt+0x60dc>  // b.any
  407c00:	ldr	x0, [sp, #56]
  407c04:	add	x0, x0, #0x1
  407c08:	str	x0, [sp, #40]
  407c0c:	str	xzr, [sp, #56]
  407c10:	bl	401b00 <__errno_location@plt>
  407c14:	str	wzr, [x0]
  407c18:	add	x0, sp, #0x38
  407c1c:	mov	w2, #0xa                   	// #10
  407c20:	mov	x1, x0
  407c24:	ldr	x0, [sp, #40]
  407c28:	bl	4019c0 <strtol@plt>
  407c2c:	mov	w1, w0
  407c30:	ldr	x0, [sp, #24]
  407c34:	str	w1, [x0]
  407c38:	bl	401b00 <__errno_location@plt>
  407c3c:	ldr	w0, [x0]
  407c40:	cmp	w0, #0x0
  407c44:	b.ne	407c74 <tigetstr@plt+0x60d4>  // b.any
  407c48:	ldr	x0, [sp, #56]
  407c4c:	cmp	x0, #0x0
  407c50:	b.eq	407c74 <tigetstr@plt+0x60d4>  // b.none
  407c54:	ldr	x0, [sp, #56]
  407c58:	ldrsb	w0, [x0]
  407c5c:	cmp	w0, #0x0
  407c60:	b.ne	407c74 <tigetstr@plt+0x60d4>  // b.any
  407c64:	ldr	x0, [sp, #56]
  407c68:	ldr	x1, [sp, #40]
  407c6c:	cmp	x1, x0
  407c70:	b.ne	407c7c <tigetstr@plt+0x60dc>  // b.any
  407c74:	mov	w0, #0xffffffff            	// #-1
  407c78:	b	407c80 <tigetstr@plt+0x60e0>
  407c7c:	mov	w0, #0x0                   	// #0
  407c80:	ldp	x29, x30, [sp], #64
  407c84:	ret
  407c88:	sub	sp, sp, #0x20
  407c8c:	str	x0, [sp, #8]
  407c90:	str	x1, [sp]
  407c94:	ldr	x0, [sp, #8]
  407c98:	str	x0, [sp, #24]
  407c9c:	ldr	x0, [sp]
  407ca0:	str	xzr, [x0]
  407ca4:	b	407cb4 <tigetstr@plt+0x6114>
  407ca8:	ldr	x0, [sp, #24]
  407cac:	add	x0, x0, #0x1
  407cb0:	str	x0, [sp, #24]
  407cb4:	ldr	x0, [sp, #24]
  407cb8:	cmp	x0, #0x0
  407cbc:	b.eq	407ce4 <tigetstr@plt+0x6144>  // b.none
  407cc0:	ldr	x0, [sp, #24]
  407cc4:	ldrsb	w0, [x0]
  407cc8:	cmp	w0, #0x2f
  407ccc:	b.ne	407ce4 <tigetstr@plt+0x6144>  // b.any
  407cd0:	ldr	x0, [sp, #24]
  407cd4:	add	x0, x0, #0x1
  407cd8:	ldrsb	w0, [x0]
  407cdc:	cmp	w0, #0x2f
  407ce0:	b.eq	407ca8 <tigetstr@plt+0x6108>  // b.none
  407ce4:	ldr	x0, [sp, #24]
  407ce8:	cmp	x0, #0x0
  407cec:	b.eq	407d00 <tigetstr@plt+0x6160>  // b.none
  407cf0:	ldr	x0, [sp, #24]
  407cf4:	ldrsb	w0, [x0]
  407cf8:	cmp	w0, #0x0
  407cfc:	b.ne	407d08 <tigetstr@plt+0x6168>  // b.any
  407d00:	mov	x0, #0x0                   	// #0
  407d04:	b	407d68 <tigetstr@plt+0x61c8>
  407d08:	ldr	x0, [sp]
  407d0c:	mov	x1, #0x1                   	// #1
  407d10:	str	x1, [x0]
  407d14:	ldr	x0, [sp, #24]
  407d18:	add	x0, x0, #0x1
  407d1c:	str	x0, [sp, #16]
  407d20:	b	407d44 <tigetstr@plt+0x61a4>
  407d24:	ldr	x0, [sp]
  407d28:	ldr	x0, [x0]
  407d2c:	add	x1, x0, #0x1
  407d30:	ldr	x0, [sp]
  407d34:	str	x1, [x0]
  407d38:	ldr	x0, [sp, #16]
  407d3c:	add	x0, x0, #0x1
  407d40:	str	x0, [sp, #16]
  407d44:	ldr	x0, [sp, #16]
  407d48:	ldrsb	w0, [x0]
  407d4c:	cmp	w0, #0x0
  407d50:	b.eq	407d64 <tigetstr@plt+0x61c4>  // b.none
  407d54:	ldr	x0, [sp, #16]
  407d58:	ldrsb	w0, [x0]
  407d5c:	cmp	w0, #0x2f
  407d60:	b.ne	407d24 <tigetstr@plt+0x6184>  // b.any
  407d64:	ldr	x0, [sp, #24]
  407d68:	add	sp, sp, #0x20
  407d6c:	ret
  407d70:	stp	x29, x30, [sp, #-64]!
  407d74:	mov	x29, sp
  407d78:	str	x0, [sp, #24]
  407d7c:	str	x1, [sp, #16]
  407d80:	b	407e80 <tigetstr@plt+0x62e0>
  407d84:	add	x0, sp, #0x28
  407d88:	mov	x1, x0
  407d8c:	ldr	x0, [sp, #24]
  407d90:	bl	407c88 <tigetstr@plt+0x60e8>
  407d94:	str	x0, [sp, #56]
  407d98:	add	x0, sp, #0x20
  407d9c:	mov	x1, x0
  407da0:	ldr	x0, [sp, #16]
  407da4:	bl	407c88 <tigetstr@plt+0x60e8>
  407da8:	str	x0, [sp, #48]
  407dac:	ldr	x1, [sp, #40]
  407db0:	ldr	x0, [sp, #32]
  407db4:	add	x0, x1, x0
  407db8:	cmp	x0, #0x0
  407dbc:	b.ne	407dc8 <tigetstr@plt+0x6228>  // b.any
  407dc0:	mov	w0, #0x1                   	// #1
  407dc4:	b	407e9c <tigetstr@plt+0x62fc>
  407dc8:	ldr	x1, [sp, #40]
  407dcc:	ldr	x0, [sp, #32]
  407dd0:	add	x0, x1, x0
  407dd4:	cmp	x0, #0x1
  407dd8:	b.ne	407e1c <tigetstr@plt+0x627c>  // b.any
  407ddc:	ldr	x0, [sp, #56]
  407de0:	cmp	x0, #0x0
  407de4:	b.eq	407df8 <tigetstr@plt+0x6258>  // b.none
  407de8:	ldr	x0, [sp, #56]
  407dec:	ldrsb	w0, [x0]
  407df0:	cmp	w0, #0x2f
  407df4:	b.eq	407e14 <tigetstr@plt+0x6274>  // b.none
  407df8:	ldr	x0, [sp, #48]
  407dfc:	cmp	x0, #0x0
  407e00:	b.eq	407e1c <tigetstr@plt+0x627c>  // b.none
  407e04:	ldr	x0, [sp, #48]
  407e08:	ldrsb	w0, [x0]
  407e0c:	cmp	w0, #0x2f
  407e10:	b.ne	407e1c <tigetstr@plt+0x627c>  // b.any
  407e14:	mov	w0, #0x1                   	// #1
  407e18:	b	407e9c <tigetstr@plt+0x62fc>
  407e1c:	ldr	x0, [sp, #56]
  407e20:	cmp	x0, #0x0
  407e24:	b.eq	407e98 <tigetstr@plt+0x62f8>  // b.none
  407e28:	ldr	x0, [sp, #48]
  407e2c:	cmp	x0, #0x0
  407e30:	b.eq	407e98 <tigetstr@plt+0x62f8>  // b.none
  407e34:	ldr	x1, [sp, #40]
  407e38:	ldr	x0, [sp, #32]
  407e3c:	cmp	x1, x0
  407e40:	b.ne	407e98 <tigetstr@plt+0x62f8>  // b.any
  407e44:	ldr	x0, [sp, #40]
  407e48:	mov	x2, x0
  407e4c:	ldr	x1, [sp, #48]
  407e50:	ldr	x0, [sp, #56]
  407e54:	bl	4018d0 <strncmp@plt>
  407e58:	cmp	w0, #0x0
  407e5c:	b.ne	407e98 <tigetstr@plt+0x62f8>  // b.any
  407e60:	ldr	x0, [sp, #40]
  407e64:	ldr	x1, [sp, #56]
  407e68:	add	x0, x1, x0
  407e6c:	str	x0, [sp, #24]
  407e70:	ldr	x0, [sp, #32]
  407e74:	ldr	x1, [sp, #48]
  407e78:	add	x0, x1, x0
  407e7c:	str	x0, [sp, #16]
  407e80:	ldr	x0, [sp, #24]
  407e84:	cmp	x0, #0x0
  407e88:	b.eq	407e98 <tigetstr@plt+0x62f8>  // b.none
  407e8c:	ldr	x0, [sp, #16]
  407e90:	cmp	x0, #0x0
  407e94:	b.ne	407d84 <tigetstr@plt+0x61e4>  // b.any
  407e98:	mov	w0, #0x0                   	// #0
  407e9c:	ldp	x29, x30, [sp], #64
  407ea0:	ret
  407ea4:	stp	x29, x30, [sp, #-64]!
  407ea8:	mov	x29, sp
  407eac:	str	x0, [sp, #40]
  407eb0:	str	x1, [sp, #32]
  407eb4:	str	x2, [sp, #24]
  407eb8:	ldr	x0, [sp, #40]
  407ebc:	cmp	x0, #0x0
  407ec0:	b.ne	407ee0 <tigetstr@plt+0x6340>  // b.any
  407ec4:	ldr	x0, [sp, #32]
  407ec8:	cmp	x0, #0x0
  407ecc:	b.ne	407ee0 <tigetstr@plt+0x6340>  // b.any
  407ed0:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  407ed4:	add	x0, x0, #0xe40
  407ed8:	bl	401920 <strdup@plt>
  407edc:	b	408004 <tigetstr@plt+0x6464>
  407ee0:	ldr	x0, [sp, #40]
  407ee4:	cmp	x0, #0x0
  407ee8:	b.ne	407efc <tigetstr@plt+0x635c>  // b.any
  407eec:	ldr	x1, [sp, #24]
  407ef0:	ldr	x0, [sp, #32]
  407ef4:	bl	401a00 <strndup@plt>
  407ef8:	b	408004 <tigetstr@plt+0x6464>
  407efc:	ldr	x0, [sp, #32]
  407f00:	cmp	x0, #0x0
  407f04:	b.ne	407f14 <tigetstr@plt+0x6374>  // b.any
  407f08:	ldr	x0, [sp, #40]
  407f0c:	bl	401920 <strdup@plt>
  407f10:	b	408004 <tigetstr@plt+0x6464>
  407f14:	ldr	x0, [sp, #40]
  407f18:	cmp	x0, #0x0
  407f1c:	b.ne	407f40 <tigetstr@plt+0x63a0>  // b.any
  407f20:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  407f24:	add	x3, x0, #0xea0
  407f28:	mov	w2, #0x383                 	// #899
  407f2c:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  407f30:	add	x1, x0, #0xe48
  407f34:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  407f38:	add	x0, x0, #0xe58
  407f3c:	bl	401af0 <__assert_fail@plt>
  407f40:	ldr	x0, [sp, #32]
  407f44:	cmp	x0, #0x0
  407f48:	b.ne	407f6c <tigetstr@plt+0x63cc>  // b.any
  407f4c:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  407f50:	add	x3, x0, #0xea0
  407f54:	mov	w2, #0x384                 	// #900
  407f58:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  407f5c:	add	x1, x0, #0xe48
  407f60:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  407f64:	add	x0, x0, #0xe60
  407f68:	bl	401af0 <__assert_fail@plt>
  407f6c:	ldr	x0, [sp, #40]
  407f70:	bl	401780 <strlen@plt>
  407f74:	str	x0, [sp, #56]
  407f78:	ldr	x0, [sp, #56]
  407f7c:	mvn	x0, x0
  407f80:	ldr	x1, [sp, #24]
  407f84:	cmp	x1, x0
  407f88:	b.ls	407f94 <tigetstr@plt+0x63f4>  // b.plast
  407f8c:	mov	x0, #0x0                   	// #0
  407f90:	b	408004 <tigetstr@plt+0x6464>
  407f94:	ldr	x1, [sp, #56]
  407f98:	ldr	x0, [sp, #24]
  407f9c:	add	x0, x1, x0
  407fa0:	add	x0, x0, #0x1
  407fa4:	bl	4018b0 <malloc@plt>
  407fa8:	str	x0, [sp, #48]
  407fac:	ldr	x0, [sp, #48]
  407fb0:	cmp	x0, #0x0
  407fb4:	b.ne	407fc0 <tigetstr@plt+0x6420>  // b.any
  407fb8:	mov	x0, #0x0                   	// #0
  407fbc:	b	408004 <tigetstr@plt+0x6464>
  407fc0:	ldr	x2, [sp, #56]
  407fc4:	ldr	x1, [sp, #40]
  407fc8:	ldr	x0, [sp, #48]
  407fcc:	bl	401750 <memcpy@plt>
  407fd0:	ldr	x1, [sp, #48]
  407fd4:	ldr	x0, [sp, #56]
  407fd8:	add	x0, x1, x0
  407fdc:	ldr	x2, [sp, #24]
  407fe0:	ldr	x1, [sp, #32]
  407fe4:	bl	401750 <memcpy@plt>
  407fe8:	ldr	x1, [sp, #56]
  407fec:	ldr	x0, [sp, #24]
  407ff0:	add	x0, x1, x0
  407ff4:	ldr	x1, [sp, #48]
  407ff8:	add	x0, x1, x0
  407ffc:	strb	wzr, [x0]
  408000:	ldr	x0, [sp, #48]
  408004:	ldp	x29, x30, [sp], #64
  408008:	ret
  40800c:	stp	x29, x30, [sp, #-32]!
  408010:	mov	x29, sp
  408014:	str	x0, [sp, #24]
  408018:	str	x1, [sp, #16]
  40801c:	ldr	x0, [sp, #16]
  408020:	cmp	x0, #0x0
  408024:	b.eq	408034 <tigetstr@plt+0x6494>  // b.none
  408028:	ldr	x0, [sp, #16]
  40802c:	bl	401780 <strlen@plt>
  408030:	b	408038 <tigetstr@plt+0x6498>
  408034:	mov	x0, #0x0                   	// #0
  408038:	mov	x2, x0
  40803c:	ldr	x1, [sp, #16]
  408040:	ldr	x0, [sp, #24]
  408044:	bl	407ea4 <tigetstr@plt+0x6304>
  408048:	ldp	x29, x30, [sp], #32
  40804c:	ret
  408050:	stp	x29, x30, [sp, #-304]!
  408054:	mov	x29, sp
  408058:	str	x0, [sp, #56]
  40805c:	str	x1, [sp, #48]
  408060:	str	x2, [sp, #256]
  408064:	str	x3, [sp, #264]
  408068:	str	x4, [sp, #272]
  40806c:	str	x5, [sp, #280]
  408070:	str	x6, [sp, #288]
  408074:	str	x7, [sp, #296]
  408078:	str	q0, [sp, #128]
  40807c:	str	q1, [sp, #144]
  408080:	str	q2, [sp, #160]
  408084:	str	q3, [sp, #176]
  408088:	str	q4, [sp, #192]
  40808c:	str	q5, [sp, #208]
  408090:	str	q6, [sp, #224]
  408094:	str	q7, [sp, #240]
  408098:	add	x0, sp, #0x130
  40809c:	str	x0, [sp, #80]
  4080a0:	add	x0, sp, #0x130
  4080a4:	str	x0, [sp, #88]
  4080a8:	add	x0, sp, #0x100
  4080ac:	str	x0, [sp, #96]
  4080b0:	mov	w0, #0xffffffd0            	// #-48
  4080b4:	str	w0, [sp, #104]
  4080b8:	mov	w0, #0xffffff80            	// #-128
  4080bc:	str	w0, [sp, #108]
  4080c0:	add	x2, sp, #0x10
  4080c4:	add	x3, sp, #0x50
  4080c8:	ldp	x0, x1, [x3]
  4080cc:	stp	x0, x1, [x2]
  4080d0:	ldp	x0, x1, [x3, #16]
  4080d4:	stp	x0, x1, [x2, #16]
  4080d8:	add	x1, sp, #0x10
  4080dc:	add	x0, sp, #0x48
  4080e0:	mov	x2, x1
  4080e4:	ldr	x1, [sp, #48]
  4080e8:	bl	4019f0 <vasprintf@plt>
  4080ec:	str	w0, [sp, #124]
  4080f0:	ldr	w0, [sp, #124]
  4080f4:	cmp	w0, #0x0
  4080f8:	b.ge	408104 <tigetstr@plt+0x6564>  // b.tcont
  4080fc:	mov	x0, #0x0                   	// #0
  408100:	b	40812c <tigetstr@plt+0x658c>
  408104:	ldr	x0, [sp, #72]
  408108:	ldrsw	x1, [sp, #124]
  40810c:	mov	x2, x1
  408110:	mov	x1, x0
  408114:	ldr	x0, [sp, #56]
  408118:	bl	407ea4 <tigetstr@plt+0x6304>
  40811c:	str	x0, [sp, #112]
  408120:	ldr	x0, [sp, #72]
  408124:	bl	4019d0 <free@plt>
  408128:	ldr	x0, [sp, #112]
  40812c:	ldp	x29, x30, [sp], #304
  408130:	ret
  408134:	stp	x29, x30, [sp, #-48]!
  408138:	mov	x29, sp
  40813c:	str	x0, [sp, #24]
  408140:	str	x1, [sp, #16]
  408144:	str	wzr, [sp, #44]
  408148:	str	wzr, [sp, #40]
  40814c:	b	4081b8 <tigetstr@plt+0x6618>
  408150:	ldr	w0, [sp, #44]
  408154:	cmp	w0, #0x0
  408158:	b.eq	408164 <tigetstr@plt+0x65c4>  // b.none
  40815c:	str	wzr, [sp, #44]
  408160:	b	4081ac <tigetstr@plt+0x660c>
  408164:	ldrsw	x0, [sp, #40]
  408168:	ldr	x1, [sp, #24]
  40816c:	add	x0, x1, x0
  408170:	ldrsb	w0, [x0]
  408174:	cmp	w0, #0x5c
  408178:	b.ne	408188 <tigetstr@plt+0x65e8>  // b.any
  40817c:	mov	w0, #0x1                   	// #1
  408180:	str	w0, [sp, #44]
  408184:	b	4081ac <tigetstr@plt+0x660c>
  408188:	ldrsw	x0, [sp, #40]
  40818c:	ldr	x1, [sp, #24]
  408190:	add	x0, x1, x0
  408194:	ldrsb	w0, [x0]
  408198:	mov	w1, w0
  40819c:	ldr	x0, [sp, #16]
  4081a0:	bl	401a20 <strchr@plt>
  4081a4:	cmp	x0, #0x0
  4081a8:	b.ne	4081d4 <tigetstr@plt+0x6634>  // b.any
  4081ac:	ldr	w0, [sp, #40]
  4081b0:	add	w0, w0, #0x1
  4081b4:	str	w0, [sp, #40]
  4081b8:	ldrsw	x0, [sp, #40]
  4081bc:	ldr	x1, [sp, #24]
  4081c0:	add	x0, x1, x0
  4081c4:	ldrsb	w0, [x0]
  4081c8:	cmp	w0, #0x0
  4081cc:	b.ne	408150 <tigetstr@plt+0x65b0>  // b.any
  4081d0:	b	4081d8 <tigetstr@plt+0x6638>
  4081d4:	nop
  4081d8:	ldr	w1, [sp, #40]
  4081dc:	ldr	w0, [sp, #44]
  4081e0:	sub	w0, w1, w0
  4081e4:	sxtw	x0, w0
  4081e8:	ldp	x29, x30, [sp], #48
  4081ec:	ret
  4081f0:	stp	x29, x30, [sp, #-64]!
  4081f4:	mov	x29, sp
  4081f8:	str	x0, [sp, #40]
  4081fc:	str	x1, [sp, #32]
  408200:	str	x2, [sp, #24]
  408204:	str	w3, [sp, #20]
  408208:	ldr	x0, [sp, #40]
  40820c:	ldr	x0, [x0]
  408210:	str	x0, [sp, #56]
  408214:	ldr	x0, [sp, #56]
  408218:	ldrsb	w0, [x0]
  40821c:	cmp	w0, #0x0
  408220:	b.ne	408260 <tigetstr@plt+0x66c0>  // b.any
  408224:	ldr	x0, [sp, #40]
  408228:	ldr	x0, [x0]
  40822c:	ldrsb	w0, [x0]
  408230:	cmp	w0, #0x0
  408234:	b.eq	408258 <tigetstr@plt+0x66b8>  // b.none
  408238:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  40823c:	add	x3, x0, #0xeb0
  408240:	mov	w2, #0x3c6                 	// #966
  408244:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  408248:	add	x1, x0, #0xe48
  40824c:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  408250:	add	x0, x0, #0xe68
  408254:	bl	401af0 <__assert_fail@plt>
  408258:	mov	x0, #0x0                   	// #0
  40825c:	b	408490 <tigetstr@plt+0x68f0>
  408260:	ldr	x1, [sp, #24]
  408264:	ldr	x0, [sp, #56]
  408268:	bl	401a10 <strspn@plt>
  40826c:	mov	x1, x0
  408270:	ldr	x0, [sp, #56]
  408274:	add	x0, x0, x1
  408278:	str	x0, [sp, #56]
  40827c:	ldr	x0, [sp, #56]
  408280:	ldrsb	w0, [x0]
  408284:	cmp	w0, #0x0
  408288:	b.ne	4082a0 <tigetstr@plt+0x6700>  // b.any
  40828c:	ldr	x0, [sp, #40]
  408290:	ldr	x1, [sp, #56]
  408294:	str	x1, [x0]
  408298:	mov	x0, #0x0                   	// #0
  40829c:	b	408490 <tigetstr@plt+0x68f0>
  4082a0:	ldr	w0, [sp, #20]
  4082a4:	cmp	w0, #0x0
  4082a8:	b.eq	4083c4 <tigetstr@plt+0x6824>  // b.none
  4082ac:	ldr	x0, [sp, #56]
  4082b0:	ldrsb	w0, [x0]
  4082b4:	mov	w1, w0
  4082b8:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4082bc:	add	x0, x0, #0xe78
  4082c0:	bl	401a20 <strchr@plt>
  4082c4:	cmp	x0, #0x0
  4082c8:	b.eq	4083c4 <tigetstr@plt+0x6824>  // b.none
  4082cc:	ldr	x0, [sp, #56]
  4082d0:	ldrsb	w0, [x0]
  4082d4:	strb	w0, [sp, #48]
  4082d8:	strb	wzr, [sp, #49]
  4082dc:	ldr	x0, [sp, #56]
  4082e0:	add	x0, x0, #0x1
  4082e4:	add	x1, sp, #0x30
  4082e8:	bl	408134 <tigetstr@plt+0x6594>
  4082ec:	mov	x1, x0
  4082f0:	ldr	x0, [sp, #32]
  4082f4:	str	x1, [x0]
  4082f8:	ldr	x0, [sp, #32]
  4082fc:	ldr	x0, [x0]
  408300:	add	x0, x0, #0x1
  408304:	ldr	x1, [sp, #56]
  408308:	add	x0, x1, x0
  40830c:	ldrsb	w0, [x0]
  408310:	cmp	w0, #0x0
  408314:	b.eq	408388 <tigetstr@plt+0x67e8>  // b.none
  408318:	ldr	x0, [sp, #32]
  40831c:	ldr	x0, [x0]
  408320:	add	x0, x0, #0x1
  408324:	ldr	x1, [sp, #56]
  408328:	add	x0, x1, x0
  40832c:	ldrsb	w1, [x0]
  408330:	ldrsb	w0, [sp, #48]
  408334:	cmp	w1, w0
  408338:	b.ne	408388 <tigetstr@plt+0x67e8>  // b.any
  40833c:	ldr	x0, [sp, #32]
  408340:	ldr	x0, [x0]
  408344:	add	x0, x0, #0x2
  408348:	ldr	x1, [sp, #56]
  40834c:	add	x0, x1, x0
  408350:	ldrsb	w0, [x0]
  408354:	cmp	w0, #0x0
  408358:	b.eq	40839c <tigetstr@plt+0x67fc>  // b.none
  40835c:	ldr	x0, [sp, #32]
  408360:	ldr	x0, [x0]
  408364:	add	x0, x0, #0x2
  408368:	ldr	x1, [sp, #56]
  40836c:	add	x0, x1, x0
  408370:	ldrsb	w0, [x0]
  408374:	mov	w1, w0
  408378:	ldr	x0, [sp, #24]
  40837c:	bl	401a20 <strchr@plt>
  408380:	cmp	x0, #0x0
  408384:	b.ne	40839c <tigetstr@plt+0x67fc>  // b.any
  408388:	ldr	x0, [sp, #40]
  40838c:	ldr	x1, [sp, #56]
  408390:	str	x1, [x0]
  408394:	mov	x0, #0x0                   	// #0
  408398:	b	408490 <tigetstr@plt+0x68f0>
  40839c:	ldr	x0, [sp, #56]
  4083a0:	add	x1, x0, #0x1
  4083a4:	str	x1, [sp, #56]
  4083a8:	ldr	x1, [sp, #32]
  4083ac:	ldr	x1, [x1]
  4083b0:	add	x1, x1, #0x2
  4083b4:	add	x1, x0, x1
  4083b8:	ldr	x0, [sp, #40]
  4083bc:	str	x1, [x0]
  4083c0:	b	40848c <tigetstr@plt+0x68ec>
  4083c4:	ldr	w0, [sp, #20]
  4083c8:	cmp	w0, #0x0
  4083cc:	b.eq	40845c <tigetstr@plt+0x68bc>  // b.none
  4083d0:	ldr	x1, [sp, #24]
  4083d4:	ldr	x0, [sp, #56]
  4083d8:	bl	408134 <tigetstr@plt+0x6594>
  4083dc:	mov	x1, x0
  4083e0:	ldr	x0, [sp, #32]
  4083e4:	str	x1, [x0]
  4083e8:	ldr	x0, [sp, #32]
  4083ec:	ldr	x0, [x0]
  4083f0:	ldr	x1, [sp, #56]
  4083f4:	add	x0, x1, x0
  4083f8:	ldrsb	w0, [x0]
  4083fc:	cmp	w0, #0x0
  408400:	b.eq	408440 <tigetstr@plt+0x68a0>  // b.none
  408404:	ldr	x0, [sp, #32]
  408408:	ldr	x0, [x0]
  40840c:	ldr	x1, [sp, #56]
  408410:	add	x0, x1, x0
  408414:	ldrsb	w0, [x0]
  408418:	mov	w1, w0
  40841c:	ldr	x0, [sp, #24]
  408420:	bl	401a20 <strchr@plt>
  408424:	cmp	x0, #0x0
  408428:	b.ne	408440 <tigetstr@plt+0x68a0>  // b.any
  40842c:	ldr	x0, [sp, #40]
  408430:	ldr	x1, [sp, #56]
  408434:	str	x1, [x0]
  408438:	mov	x0, #0x0                   	// #0
  40843c:	b	408490 <tigetstr@plt+0x68f0>
  408440:	ldr	x0, [sp, #32]
  408444:	ldr	x0, [x0]
  408448:	ldr	x1, [sp, #56]
  40844c:	add	x1, x1, x0
  408450:	ldr	x0, [sp, #40]
  408454:	str	x1, [x0]
  408458:	b	40848c <tigetstr@plt+0x68ec>
  40845c:	ldr	x1, [sp, #24]
  408460:	ldr	x0, [sp, #56]
  408464:	bl	401ad0 <strcspn@plt>
  408468:	mov	x1, x0
  40846c:	ldr	x0, [sp, #32]
  408470:	str	x1, [x0]
  408474:	ldr	x0, [sp, #32]
  408478:	ldr	x0, [x0]
  40847c:	ldr	x1, [sp, #56]
  408480:	add	x1, x1, x0
  408484:	ldr	x0, [sp, #40]
  408488:	str	x1, [x0]
  40848c:	ldr	x0, [sp, #56]
  408490:	ldp	x29, x30, [sp], #64
  408494:	ret
  408498:	stp	x29, x30, [sp, #-48]!
  40849c:	mov	x29, sp
  4084a0:	str	x0, [sp, #24]
  4084a4:	ldr	x0, [sp, #24]
  4084a8:	bl	401900 <fgetc@plt>
  4084ac:	str	w0, [sp, #44]
  4084b0:	ldr	w0, [sp, #44]
  4084b4:	cmn	w0, #0x1
  4084b8:	b.ne	4084c4 <tigetstr@plt+0x6924>  // b.any
  4084bc:	mov	w0, #0x1                   	// #1
  4084c0:	b	4084d4 <tigetstr@plt+0x6934>
  4084c4:	ldr	w0, [sp, #44]
  4084c8:	cmp	w0, #0xa
  4084cc:	b.ne	4084a4 <tigetstr@plt+0x6904>  // b.any
  4084d0:	mov	w0, #0x0                   	// #0
  4084d4:	ldp	x29, x30, [sp], #48
  4084d8:	ret
  4084dc:	nop
  4084e0:	stp	x29, x30, [sp, #-64]!
  4084e4:	mov	x29, sp
  4084e8:	stp	x19, x20, [sp, #16]
  4084ec:	adrp	x20, 41a000 <tigetstr@plt+0x18460>
  4084f0:	add	x20, x20, #0xde0
  4084f4:	stp	x21, x22, [sp, #32]
  4084f8:	adrp	x21, 41a000 <tigetstr@plt+0x18460>
  4084fc:	add	x21, x21, #0xdd8
  408500:	sub	x20, x20, x21
  408504:	mov	w22, w0
  408508:	stp	x23, x24, [sp, #48]
  40850c:	mov	x23, x1
  408510:	mov	x24, x2
  408514:	bl	401710 <memcpy@plt-0x40>
  408518:	cmp	xzr, x20, asr #3
  40851c:	b.eq	408548 <tigetstr@plt+0x69a8>  // b.none
  408520:	asr	x20, x20, #3
  408524:	mov	x19, #0x0                   	// #0
  408528:	ldr	x3, [x21, x19, lsl #3]
  40852c:	mov	x2, x24
  408530:	add	x19, x19, #0x1
  408534:	mov	x1, x23
  408538:	mov	w0, w22
  40853c:	blr	x3
  408540:	cmp	x20, x19
  408544:	b.ne	408528 <tigetstr@plt+0x6988>  // b.any
  408548:	ldp	x19, x20, [sp, #16]
  40854c:	ldp	x21, x22, [sp, #32]
  408550:	ldp	x23, x24, [sp, #48]
  408554:	ldp	x29, x30, [sp], #64
  408558:	ret
  40855c:	nop
  408560:	ret
  408564:	nop
  408568:	adrp	x2, 41b000 <tigetstr@plt+0x19460>
  40856c:	mov	x1, #0x0                   	// #0
  408570:	ldr	x2, [x2, #568]
  408574:	b	401800 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000408578 <.fini>:
  408578:	stp	x29, x30, [sp, #-16]!
  40857c:	mov	x29, sp
  408580:	ldp	x29, x30, [sp], #16
  408584:	ret
