<profile>

<section name = "Vivado HLS Report for 'Conv_forward'" level="0">
<item name = "Date">Mon Jan  7 16:14:05 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">CNN</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.718, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_Padding_fu_169">Padding, 105, 105, 105, 105, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, ?, -, -, 2, no</column>
<column name=" + Loop 1.1">?, ?, ?, -, -, 2, no</column>
<column name="  ++ Loop 1.1.1">?, ?, ?, -, -, 2, no</column>
<column name="   +++ Loop 1.1.1.1">?, ?, ?, -, -, 2, no</column>
<column name="    ++++ Loop 1.1.1.1.1">?, ?, ?, -, -, ?, no</column>
<column name="     +++++ Loop 1.1.1.1.1.1">?, ?, 4, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 1, -, -</column>
<column name="Expression">-, -, 0, 418</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 37, 284</column>
<column name="Memory">0, -, 10, 3</column>
<column name="Multiplexer">-, -, -, 176</column>
<column name="Register">-, -, 201, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_Padding_fu_169">Padding, 0, 0, 37, 284</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="Lenet_mac_muladd_cud_U10">Lenet_mac_muladd_cud, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="conv1_W_data_V_U">Conv_forward_convbkb, 0, 10, 3, 16, 10, 1, 160</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ch_fu_310_p2">+, 0, 0, 10, 2, 1</column>
<column name="filter_N_fu_183_p2">+, 0, 0, 10, 2, 1</column>
<column name="ho_1_fu_422_p2">+, 0, 0, 39, 1, 32</column>
<column name="horiz_end_fu_290_p2">+, 0, 0, 12, 2, 3</column>
<column name="i_fu_207_p2">+, 0, 0, 10, 2, 1</column>
<column name="j_fu_247_p2">+, 0, 0, 10, 2, 1</column>
<column name="tmp1_fu_267_p2">+, 0, 0, 10, 2, 2</column>
<column name="tmp2_fu_369_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp3_fu_402_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_21_fu_375_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_24_fu_417_p2">+, 0, 0, 15, 6, 6</column>
<column name="tmp_25_fu_407_p2">+, 0, 0, 32, 32, 32</column>
<column name="v_fu_428_p2">+, 0, 0, 39, 32, 1</column>
<column name="vert_end_fu_231_p2">+, 0, 0, 12, 2, 3</column>
<column name="p_x_assign_2_fu_344_p2">-, 0, 0, 13, 4, 4</column>
<column name="p_y_assign_s_fu_389_p2">-, 0, 0, 38, 31, 31</column>
<column name="exitcond1_fu_241_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="exitcond2_fu_201_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="exitcond3_fu_304_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="exitcond_fu_177_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="tmp_19_fu_353_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_20_fu_358_p2">icmp, 0, 0, 18, 32, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">53, 12, 1, 12</column>
<column name="conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V_address0">15, 3, 5, 15</column>
<column name="conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V_ce0">15, 3, 1, 3</column>
<column name="conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V_we0">9, 2, 1, 2</column>
<column name="conv_layer1_2_2_2_1_2_2_2_output_data_V_address0">15, 3, 3, 9</column>
<column name="conv_layer1_2_2_2_1_2_2_2_output_data_V_d0">15, 3, 16, 48</column>
<column name="p_x_assign_1_reg_150">9, 2, 32, 64</column>
<column name="p_x_assign_reg_116">9, 2, 2, 4</column>
<column name="p_y_assign_1_reg_160">9, 2, 32, 64</column>
<column name="p_y_assign_reg_128">9, 2, 2, 4</column>
<column name="p_z_assign_2_reg_139">9, 2, 2, 4</column>
<column name="p_z_assign_reg_104">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="ch_reg_538">2, 0, 2, 0</column>
<column name="conv1_W_data_V_load_reg_589">10, 0, 10, 0</column>
<column name="conv_layer1_a_slice_1_reg_584">16, 0, 16, 0</column>
<column name="conv_layer1_output_d_reg_520">3, 0, 3, 0</column>
<column name="filter_N_reg_474">2, 0, 2, 0</column>
<column name="grp_Padding_fu_169_ap_start_reg">1, 0, 1, 0</column>
<column name="ho_1_reg_569">32, 0, 32, 0</column>
<column name="horiz_end_cast_reg_525">2, 0, 32, 30</column>
<column name="horiz_start_cast_reg_515">1, 0, 32, 31</column>
<column name="i_reg_487">2, 0, 2, 0</column>
<column name="j_reg_510">2, 0, 2, 0</column>
<column name="p_x_assign_1_reg_150">32, 0, 32, 0</column>
<column name="p_x_assign_2_cast_reg_548">31, 0, 32, 1</column>
<column name="p_x_assign_reg_116">2, 0, 2, 0</column>
<column name="p_y_assign_1_reg_160">32, 0, 32, 0</column>
<column name="p_y_assign_reg_128">2, 0, 2, 0</column>
<column name="p_z_assign_2_reg_139">2, 0, 2, 0</column>
<column name="p_z_assign_reg_104">2, 0, 2, 0</column>
<column name="tmp_16_reg_530">1, 0, 31, 30</column>
<column name="tmp_18_cast_reg_479">2, 0, 6, 4</column>
<column name="tmp_24_reg_559">6, 0, 6, 0</column>
<column name="tmp_53_cast_reg_543">1, 0, 32, 31</column>
<column name="v_2_cast6_reg_492">1, 0, 32, 31</column>
<column name="v_2_cast_reg_497">1, 0, 4, 3</column>
<column name="vert_end_cast_reg_502">2, 0, 32, 30</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Conv_forward, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Conv_forward, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Conv_forward, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Conv_forward, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Conv_forward, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Conv_forward, return value</column>
<column name="conv_layer1_2_2_2_1_2_2_2_input_data_V_address0">out, 3, ap_memory, conv_layer1_2_2_2_1_2_2_2_input_data_V, array</column>
<column name="conv_layer1_2_2_2_1_2_2_2_input_data_V_ce0">out, 1, ap_memory, conv_layer1_2_2_2_1_2_2_2_input_data_V, array</column>
<column name="conv_layer1_2_2_2_1_2_2_2_input_data_V_q0">in, 16, ap_memory, conv_layer1_2_2_2_1_2_2_2_input_data_V, array</column>
<column name="conv_layer1_2_2_2_1_2_2_2_output_data_V_address0">out, 3, ap_memory, conv_layer1_2_2_2_1_2_2_2_output_data_V, array</column>
<column name="conv_layer1_2_2_2_1_2_2_2_output_data_V_ce0">out, 1, ap_memory, conv_layer1_2_2_2_1_2_2_2_output_data_V, array</column>
<column name="conv_layer1_2_2_2_1_2_2_2_output_data_V_we0">out, 1, ap_memory, conv_layer1_2_2_2_1_2_2_2_output_data_V, array</column>
<column name="conv_layer1_2_2_2_1_2_2_2_output_data_V_d0">out, 16, ap_memory, conv_layer1_2_2_2_1_2_2_2_output_data_V, array</column>
<column name="conv_layer1_2_2_2_1_2_2_2_output_data_V_q0">in, 16, ap_memory, conv_layer1_2_2_2_1_2_2_2_output_data_V, array</column>
<column name="conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V_address0">out, 5, ap_memory, conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V, array</column>
<column name="conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V_ce0">out, 1, ap_memory, conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V, array</column>
<column name="conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V_we0">out, 1, ap_memory, conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V, array</column>
<column name="conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V_d0">out, 16, ap_memory, conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V, array</column>
<column name="conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V_q0">in, 16, ap_memory, conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V, array</column>
</table>
</item>
</section>
</profile>
