/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [18:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [18:0] celloutsig_0_15z;
  reg [14:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  reg [5:0] celloutsig_0_1z;
  wire [12:0] celloutsig_0_2z;
  wire [13:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [20:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire [15:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_1z[4] ? celloutsig_0_2z[12] : celloutsig_0_1z[4];
  assign celloutsig_1_18z = celloutsig_1_16z ? celloutsig_1_16z : celloutsig_1_4z[8];
  assign celloutsig_1_16z = ~(celloutsig_1_2z[10] | celloutsig_1_3z);
  assign celloutsig_1_19z = ~(celloutsig_1_2z[10] | celloutsig_1_15z[0]);
  assign celloutsig_1_1z = celloutsig_1_0z[15:4] + in_data[155:144];
  assign celloutsig_1_4z = in_data[177:167] + celloutsig_1_0z[15:5];
  assign celloutsig_0_5z = { in_data[8], celloutsig_0_0z, celloutsig_0_4z } + { in_data[25:24], celloutsig_0_4z };
  assign celloutsig_1_7z = in_data[181:176] & celloutsig_1_4z[9:4];
  assign celloutsig_0_6z = { celloutsig_0_1z[3:1], celloutsig_0_1z } & { in_data[37:33], celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_34z = in_data[75:62] / { 1'h1, celloutsig_0_2z[11:1], celloutsig_0_19z, celloutsig_0_13z };
  assign celloutsig_0_15z = celloutsig_0_12z / { 1'h1, celloutsig_0_12z[14:7], celloutsig_0_13z, celloutsig_0_6z };
  assign celloutsig_0_35z = in_data[18:13] === { celloutsig_0_2z[8:4], celloutsig_0_19z };
  assign celloutsig_0_13z = in_data[18:13] === celloutsig_0_6z[6:1];
  assign celloutsig_0_19z = celloutsig_0_2z > { celloutsig_0_17z[8:5], celloutsig_0_6z };
  assign celloutsig_0_9z = celloutsig_0_6z[3:1] % { 1'h1, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_2z = { in_data[52:47], celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, in_data[52:48], celloutsig_0_0z, celloutsig_0_1z[5:1], in_data[0] };
  assign celloutsig_1_2z = in_data[140:125] % { 1'h1, in_data[124:110] };
  assign celloutsig_0_10z = { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z } % { 1'h1, in_data[21], celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[91:85] !== in_data[21:15];
  assign celloutsig_0_3z = celloutsig_0_2z[12:7] !== celloutsig_0_1z;
  assign celloutsig_1_3z = celloutsig_1_2z[13:11] !== celloutsig_1_2z[6:4];
  assign celloutsig_1_5z = celloutsig_1_4z[5:3] !== in_data[180:178];
  assign celloutsig_1_6z = celloutsig_1_1z[9:7] !== celloutsig_1_2z[11:9];
  assign celloutsig_0_7z = in_data[90:81] !== celloutsig_0_2z[11:2];
  assign celloutsig_0_8z = ^ { in_data[18], celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_11z = ^ { celloutsig_0_1z[3:0], celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[145:125] >> in_data[157:137];
  assign celloutsig_1_13z = celloutsig_1_2z[5:2] >> celloutsig_1_7z[5:2];
  assign celloutsig_0_12z = { celloutsig_0_2z[8:5], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_3z } >> { celloutsig_0_6z[2], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_1_15z = { celloutsig_1_1z[3:2], celloutsig_1_5z, celloutsig_1_5z } - { celloutsig_1_13z[3:1], celloutsig_1_6z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_1z = 6'h00;
    else if (!clkin_data[32]) celloutsig_0_1z = { in_data[62:58], celloutsig_0_0z };
  always_latch
    if (clkin_data[64]) celloutsig_0_17z = 15'h0000;
    else if (clkin_data[32]) celloutsig_0_17z = { celloutsig_0_15z[16:8], celloutsig_0_1z };
  assign { out_data[128], out_data[96], out_data[45:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
