Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 17 14:01:17 2022
| Host         : DESKTOP-H59M9G7 running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_2_wrapper_methodology_drc_routed.rpt -pb design_2_wrapper_methodology_drc_routed.pb -rpx design_2_wrapper_methodology_drc_routed.rpx
| Design       : design_2_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 664
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 246        |
| TIMING-14 | Warning  | LUT on the clock tree         | 1          |
| TIMING-17 | Warning  | Non-clocked sequential cell   | 270        |
| TIMING-18 | Warning  | Missing input or output delay | 26         |
| TIMING-20 | Warning  | Non-clocked latch             | 121        |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/out_clock_int_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/CLK_DIV2/ff0/Q_reg/CLR, design_2_i/BiDirChannels_0/inst/X1/CLK_DIV4/ff0/Q_reg/CLR, design_2_i/BiDirChannels_0/inst/X1/CLK_DIV_CNTR/r_reg_reg[0]/CLR, design_2_i/BiDirChannels_0/inst/X1/CLK_DIV_CNTR/r_reg_reg[1]/CLR, design_2_i/BiDirChannels_0/inst/X1/CLK_DIV_CNTR/r_reg_reg[2]/CLR, design_2_i/BiDirChannels_0/inst/X1/CLK_DIV_CNTR/r_reg_reg[3]/CLR, design_2_i/BiDirChannels_0/inst/X1/CLK_DIV_CNTR/r_reg_reg[4]/CLR, design_2_i/BiDirChannels_0/inst/X1/CLK_DIV_CNTR/r_reg_reg[5]/CLR, design_2_i/BiDirChannels_0/inst/X1/CLK_DIV_CNTR/r_reg_reg[6]/CLR, design_2_i/BiDirChannels_0/inst/X1/MASK_HSCK/ff0/Q_reg/CLR, design_2_i/BiDirChannels_0/inst/X1/MASK_HSCK/ff1/Q_reg/CLR, design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/r_reg_reg[0]/CLR, design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/r_reg_reg[1]/CLR, design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/r_reg_reg[2]/CLR, design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/r_reg_reg[3]/CLR (the first 15 of 26 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg[32]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[32]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg[32]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[32]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg[32]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[32]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[0]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[0]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[0]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[0]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[10]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[10]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[10]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[10]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[10]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[10]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[10]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[11]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[11]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[11]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[11]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[11]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[11]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[11]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[12]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[12]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[12]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[12]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[12]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[12]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[12]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[13]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[13]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[13]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[13]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[13]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[13]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[13]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[14]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[14]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[14]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[14]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[14]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[14]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[14]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[15]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[15]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[15]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[15]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[15]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[15]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[15]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[16]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[16]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[16]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[16]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[16]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[16]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[16]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#53 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#54 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[17]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#55 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[17]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#56 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[17]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#57 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[17]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[17]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#58 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[17]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[17]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#59 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#60 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[18]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#61 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[18]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#62 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[18]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#63 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[18]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[18]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#64 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[18]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[18]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#65 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#66 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[19]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#67 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[19]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#68 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[19]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#69 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[19]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[19]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#70 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[19]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[19]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#71 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#72 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[1]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#73 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[1]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#74 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[1]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#75 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[1]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[1]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#76 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[1]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[1]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#77 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#78 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[20]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#79 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[20]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#80 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[20]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#81 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[20]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[20]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#82 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[20]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[20]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#83 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#84 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[21]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#85 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[21]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#86 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[21]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#87 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[21]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[21]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#88 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[21]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[21]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#89 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#90 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[22]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#91 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[22]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#92 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[22]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#93 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[22]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[22]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#94 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[22]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[22]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#95 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#96 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[23]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#97 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[23]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#98 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[23]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#99 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[23]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[23]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#100 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[23]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[23]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#101 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#102 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[24]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#103 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[24]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#104 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[24]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#105 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[24]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[24]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#106 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[24]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[24]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#107 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#108 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[25]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#109 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[25]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#110 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[25]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#111 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[25]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[25]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#112 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[25]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[25]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#113 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#114 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[26]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#115 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[26]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#116 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[26]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#117 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[26]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[26]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#118 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[26]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[26]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#119 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#120 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[27]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#121 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[27]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#122 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[27]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#123 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[27]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[27]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#124 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[27]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[27]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#125 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#126 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[28]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#127 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[28]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#128 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[28]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#129 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[28]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[28]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#130 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[28]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[28]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#131 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#132 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[29]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#133 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[29]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#134 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[29]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#135 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[29]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[29]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#136 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[29]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[29]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#137 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#138 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[2]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#139 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[2]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#140 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[2]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#141 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[2]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[2]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#142 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[2]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[2]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#143 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#144 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[30]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#145 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[30]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#146 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[30]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#147 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[30]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[30]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#148 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[30]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[30]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#149 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#150 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[31]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#151 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[31]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#152 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[31]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#153 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[31]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[31]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#154 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[31]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[31]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#155 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#156 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[3]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#157 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[3]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#158 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[3]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#159 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[3]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[3]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#160 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[3]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[3]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#161 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#162 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[4]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#163 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[4]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#164 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[4]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#165 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[4]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[4]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#166 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[4]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[4]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#167 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#168 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[5]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#169 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[5]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#170 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[5]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#171 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[5]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[5]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#172 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[5]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[5]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#173 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#174 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[6]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#175 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[6]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#176 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[6]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#177 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[6]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[6]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#178 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[6]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[6]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#179 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#180 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[7]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#181 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[7]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#182 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[7]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#183 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[7]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[7]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#184 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[7]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[7]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#185 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#186 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[8]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#187 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[8]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#188 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[8]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#189 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[8]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[8]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#190 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[8]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[8]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#191 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#192 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[9]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#193 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[9]_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#194 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[9]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#195 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[9]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[9]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#196 Warning
LUT drives async reset alert  
LUT cell design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[9]_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[9]_C/CLR, design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#197 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/DWCNTR/r_reg_reg[0]/CLR, design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/DWCNTR/r_reg_reg[1]/CLR, design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/DWCNTR/r_reg_reg[2]/CLR, design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[24]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#198 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#199 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[0]_C/CLR, design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#200 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#201 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[10]_C/CLR, design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#202 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#203 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[11]_C/CLR, design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#204 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#205 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[12]_C/CLR, design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#206 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#207 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[13]_C/CLR, design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#208 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#209 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[14]_C/CLR, design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#210 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#211 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[15]_C/CLR, design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#212 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#213 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[16]_C/CLR, design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#214 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#215 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[17]_C/CLR, design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#216 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#217 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[18]_C/CLR, design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#218 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#219 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[19]_C/CLR, design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#220 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#221 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[1]_C/CLR, design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#222 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#223 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[20]_C/CLR, design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#224 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#225 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[21]_C/CLR, design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#226 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#227 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[22]_C/CLR, design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#228 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#229 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[23]_C/CLR, design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#230 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#231 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[2]_C/CLR, design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#232 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#233 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[3]_C/CLR, design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#234 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#235 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[4]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/DWCNTR/r_reg_reg[3]_P/PRE, design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/DWCNTR/r_reg_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#236 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[4]_C/CLR, design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#237 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#238 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[5]_C/CLR, design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#239 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#240 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[6]_C/CLR, design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#241 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#242 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[7]_C/CLR, design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#243 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#244 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[8]_C/CLR, design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#245 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#246 Warning
LUT drives async reset alert  
LUT cell design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[9]_C/CLR, design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-14#1 Warning
LUT on the clock tree  
The LUT design_2_i/BiDirChannels_0/inst/X1/CLK_DIV_CNTR/Q_i_3 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/CLK_DIV4/ff0/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/MASK_HSCK/ff0/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/MASK_HSCK/ff1/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[10]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[10]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[11]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[11]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[12]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[12]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[13]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[13]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[14]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[14]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[15]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[15]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[16]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[16]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[17]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[17]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[18]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[18]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[19]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[19]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[20]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[20]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[21]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[21]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[22]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[22]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[23]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[23]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[24]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[24]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[25]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[25]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[26]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[26]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[27]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[27]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[28]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[28]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[29]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[29]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[30]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[30]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[31]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[31]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[8]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[8]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[9]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[9]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[10]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[10]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[11]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[11]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[12]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[12]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[13]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[13]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[14]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[14]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[15]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[15]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[16]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[16]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[17]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[17]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[18]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[18]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[19]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[19]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[20]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[20]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[21]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[21]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[22]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[22]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[23]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[23]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[24]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[24]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[25]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[25]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[26]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[26]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[27]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[27]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[28]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[28]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[29]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[29]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[30]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[30]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[31]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[31]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#122 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#123 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#124 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#125 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#126 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#127 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#128 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[8]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#129 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[8]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#130 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[9]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#131 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[9]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#132 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#133 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[10]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#134 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[10]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#135 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[11]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#136 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[11]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#137 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[12]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#138 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[12]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#139 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[13]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#140 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[13]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#141 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[14]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#142 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[14]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#143 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[15]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#144 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[15]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#145 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[16]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#146 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[16]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#147 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[17]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#148 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[17]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#149 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[18]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#150 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[18]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#151 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[19]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#152 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[19]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#153 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#154 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#155 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[20]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#156 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[20]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#157 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[21]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#158 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[21]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#159 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[22]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#160 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[22]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#161 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[23]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#162 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[23]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#163 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[24]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#164 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[24]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#165 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[25]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#166 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[25]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#167 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[26]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#168 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[26]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#169 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[27]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#170 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[27]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#171 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[28]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#172 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[28]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#173 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[29]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#174 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[29]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#175 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#176 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#177 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[30]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#178 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[30]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#179 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[31]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#180 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[31]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#181 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#182 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#183 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#184 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#185 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#186 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#187 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#188 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#189 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#190 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#191 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#192 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[8]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#193 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[8]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#194 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[9]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#195 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[9]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#196 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/r_reg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#197 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/r_reg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#198 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/r_reg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#199 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/r_reg_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#200 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/r_reg_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#201 Warning
Non-clocked sequential cell  
The clock pin design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/r_reg_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#202 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff1/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#203 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff2/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#204 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff3/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#205 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff4/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#206 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff5/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#207 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff6/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#208 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff7/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#209 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/DWCNTR/r_reg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#210 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/DWCNTR/r_reg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#211 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/DWCNTR/r_reg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#212 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/DWCNTR/r_reg_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#213 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/DWCNTR/r_reg_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#214 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/DWCNTR/r_reg_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#215 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/DWCNTR/r_reg_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#216 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/FSM_onehot_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#217 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/FSM_onehot_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#218 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/FSM_onehot_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#219 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/FSM_onehot_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#220 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/FSM_onehot_state_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#221 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/FSM_onehot_state_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#222 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#223 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#224 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[10]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#225 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[10]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#226 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[11]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#227 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[11]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#228 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[12]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#229 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[12]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#230 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[13]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#231 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[13]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#232 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[14]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#233 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[14]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#234 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[15]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#235 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[15]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#236 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[16]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#237 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[16]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#238 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[17]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#239 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[17]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#240 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[18]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#241 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[18]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#242 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[19]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#243 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[19]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#244 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#245 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#246 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[20]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#247 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[20]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#248 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[21]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#249 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[21]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#250 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[22]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#251 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[22]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#252 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[23]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#253 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[23]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#254 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#255 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#256 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#257 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#258 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#259 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#260 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#261 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#262 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#263 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#264 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#265 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#266 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#267 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[8]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#268 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[8]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#269 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[9]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#270 Warning
Non-clocked sequential cell  
The clock pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[9]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on EOWB relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on STARTB relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on SW7 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on EOT relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on HSICK relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on HSI_DAM relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on HSI_DAP relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on HSI_DBM relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on HSI_DBP relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on HSI_DC relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on LED0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on LED1 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on MCK_N relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on MCK_P relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on SORT0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on SORT1 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on SORT2 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on SORT3 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on SORT4 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on SORT5 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on SORT6 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on SORT7 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on SPI_CS relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on SPI_MOSI relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on SPI_SCK relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on SYNC_CK relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[0]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[10]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[11]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[12]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[13]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[14]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[15]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[16]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[17]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[18]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[19]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[1]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[20]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[21]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[22]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[23]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[24]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[25]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[26]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[27]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[28]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[29]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[2]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[30]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[31]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[3]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[4]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[5]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[6]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[7]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[8]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[9]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_0/r_reg_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[0]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[10]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[11]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[12]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[13]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[14]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[15]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[16]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[17]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[18]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[19]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[1]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[20]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[21]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[22]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[23]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[24]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[25]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[26]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[27]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[28]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[29]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[2]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[30]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[31]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[3]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[4]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[5]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[6]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[7]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[8]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[9]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_1/r_reg_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#65 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[0]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#66 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[10]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#67 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[11]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#68 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[12]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#69 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[13]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#70 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[14]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#71 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[15]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#72 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[16]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#73 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[17]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#74 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[18]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#75 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[19]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#76 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[1]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#77 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[20]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#78 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[21]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#79 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[22]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#80 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[23]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#81 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[24]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#82 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[25]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#83 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[26]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#84 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[27]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#85 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[28]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#86 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[29]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#87 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[2]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#88 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[30]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#89 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[31]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#90 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[3]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#91 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[4]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#92 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[5]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#93 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[6]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#94 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[7]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#95 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[8]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#96 Warning
Non-clocked latch  
The latch design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[9]_LDC cannot be properly analyzed as its control pin design_2_i/BiDirChannels_0/inst/X1/OUT_SHIFT_REG_2/r_reg_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#97 Warning
Non-clocked latch  
The latch design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/DWCNTR/r_reg_reg[4]_LDC cannot be properly analyzed as its control pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/DWCNTR/r_reg_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#98 Warning
Non-clocked latch  
The latch design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[0]_LDC cannot be properly analyzed as its control pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#99 Warning
Non-clocked latch  
The latch design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[10]_LDC cannot be properly analyzed as its control pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#100 Warning
Non-clocked latch  
The latch design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[11]_LDC cannot be properly analyzed as its control pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#101 Warning
Non-clocked latch  
The latch design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[12]_LDC cannot be properly analyzed as its control pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#102 Warning
Non-clocked latch  
The latch design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[13]_LDC cannot be properly analyzed as its control pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#103 Warning
Non-clocked latch  
The latch design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[14]_LDC cannot be properly analyzed as its control pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#104 Warning
Non-clocked latch  
The latch design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[15]_LDC cannot be properly analyzed as its control pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#105 Warning
Non-clocked latch  
The latch design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[16]_LDC cannot be properly analyzed as its control pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#106 Warning
Non-clocked latch  
The latch design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[17]_LDC cannot be properly analyzed as its control pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#107 Warning
Non-clocked latch  
The latch design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[18]_LDC cannot be properly analyzed as its control pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#108 Warning
Non-clocked latch  
The latch design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[19]_LDC cannot be properly analyzed as its control pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#109 Warning
Non-clocked latch  
The latch design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[1]_LDC cannot be properly analyzed as its control pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#110 Warning
Non-clocked latch  
The latch design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[20]_LDC cannot be properly analyzed as its control pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#111 Warning
Non-clocked latch  
The latch design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[21]_LDC cannot be properly analyzed as its control pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#112 Warning
Non-clocked latch  
The latch design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[22]_LDC cannot be properly analyzed as its control pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#113 Warning
Non-clocked latch  
The latch design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[23]_LDC cannot be properly analyzed as its control pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#114 Warning
Non-clocked latch  
The latch design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[2]_LDC cannot be properly analyzed as its control pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#115 Warning
Non-clocked latch  
The latch design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[3]_LDC cannot be properly analyzed as its control pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#116 Warning
Non-clocked latch  
The latch design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[4]_LDC cannot be properly analyzed as its control pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#117 Warning
Non-clocked latch  
The latch design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[5]_LDC cannot be properly analyzed as its control pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#118 Warning
Non-clocked latch  
The latch design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[6]_LDC cannot be properly analyzed as its control pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#119 Warning
Non-clocked latch  
The latch design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[7]_LDC cannot be properly analyzed as its control pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#120 Warning
Non-clocked latch  
The latch design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[8]_LDC cannot be properly analyzed as its control pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#121 Warning
Non-clocked latch  
The latch design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[9]_LDC cannot be properly analyzed as its control pin design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>


