; Hdr:MPEGCard

; Header file for Wild Vision MPEG card

; ***********************************
; ***    C h a n g e   L i s t    ***
; ***********************************

; Date       Who  Version       Description
; ----       ---  -------       -----------
; 02-May-95  TMD  -		Updated with some STB2 stuff
; 03-May-95  TMD		Added symbols MPEGPoduleControl_I2SSelect_AV110 and MPEGPoduleControl_I2SSelect_VIDC20

; Offsets from EASI space base address of podule

Offset_EPROM                    *       &00000000
Offset_Podule_ControlStatus     *       &00200000
Offset_Podule_ModulatorBoost	*	&00200004
Offset_CL450_Base               *       &00400000
Offset_AV110_Base               *       &00800000
Offset_Fast_Audio_Data          *       &00A00000
Offset_CL450_Clock_Disable	*	&00C00000	; only on STB2, write-only, 0 => normal, 1 => CL450 clock stopped
; IR + Joystick port starts at  &00C00000

; Bits in MPEG Podule Control Register

MPEGPoduleControl_NotCL450Reset *       1 :SHL: 0
MPEGPoduleControl_FIQEnable     *       1 :SHL: 1
MPEGPoduleControl_IRQEnable     *       1 :SHL: 2
MPEGPoduleControl_I2SSelect	*	1 :SHL: 3
MPEGPoduleControl_I2SSelect_AV110 *	0 :SHL: 3
MPEGPoduleControl_I2SSelect_VIDC20 *	1 :SHL: 3
MPEGPoduleControl_CLKSelect     *       1 :SHL: 4
MPEGPoduleControl_CTRL0         *       1 :SHL: 5
MPEGPoduleControl_CTRL1         *       1 :SHL: 6
MPEGPoduleControl_InterlaceDisable *    1 :SHL: 7       ; only on Iss.2 podules which use HCLK
MPEGPoduleControl_NotAV110Reset *	1 :SHL: 8	; only on STB2

; Bits in MPEG Podule Status Register

MPEGPoduleStatus_IRQStatus      *       1 :SHL: 0       ; 1 => IRQ active
MPEGPoduleStatus_CL450NoIRQ     *       1 :SHL: 1       ; 0 => CL450 IRQ
MPEGPoduleStatus_FIQStatus      *       1 :SHL: 2       ; 1 => FIQ active
MPEGPoduleStatus_AV110NoIRQ     *       1 :SHL: 3       ; 0 => AV110 IRQ
MPEGPoduleStatus_VideoFIFONotFull *     1 :SHL: 4       ; 0 => CFLEVEL asserted (on new hardware)
MPEGPoduleStatus_VideoInterlaceOdd *    1 :SHL: 4       ; 1 => odd phase (on old hardware)
MPEGPoduleStatus_AudioFIFOFull  *       1 :SHL: 5       ; 1 => AV110 FIFO full
MPEGPoduleStatus_VideoInterlaceOdd2 *   1 :SHL: 6       ; 1 => odd phase (on new hardware)
MPEGPoduleStatus_PALnotNTSC     *       1 :SHL: 7       ; 0 => NTSC, 1 => PAL (on new hardware)

        END
