0.7
2020.2
May 22 2025
00:13:55
C:/Users/Dennisov/FPGA/FPGA.gen/sources_1/bd/RegSRx8_veri/hdl/RegSRx8_veri_wrapper.v,1761241611,verilog,,,,RegSRx8_veri_wrapper,,axi_vip_v1_1_21;uvm;xilinx_vip,../../../../FPGA.gen/sources_1/bd/RegSRx8_veri/ipshared/ec67/hdl;D:/Master_Thesis/2025.1/Vivado/data/rsb/busdef;D:/Master_Thesis/2025.1/Vivado/data/xilinx_vip/include,,,,,
C:/Users/Dennisov/FPGA/FPGA.ip_user_files/bd/RegSRx8_veri/ip/RegSRx8_veri_RegSRx8_0_0/sim/RegSRx8_veri_RegSRx8_0_0.sv,1761241611,systemVerilog,,C:/Users/Dennisov/FPGA/FPGA.ip_user_files/bd/RegSRx8_veri/ip/RegSRx8_veri_axi_vip_0_0/sim/RegSRx8_veri_axi_vip_0_0_pkg.sv,,RegSRx8_veri_RegSRx8_0_0,,axi_vip_v1_1_21;uvm;xilinx_vip,../../../../FPGA.gen/sources_1/bd/RegSRx8_veri/ipshared/ec67/hdl;D:/Master_Thesis/2025.1/Vivado/data/rsb/busdef;D:/Master_Thesis/2025.1/Vivado/data/xilinx_vip/include,,,,,
C:/Users/Dennisov/FPGA/FPGA.ip_user_files/bd/RegSRx8_veri/ip/RegSRx8_veri_axi_vip_0_0/sim/RegSRx8_veri_axi_vip_0_0.sv,1761241611,systemVerilog,,,,RegSRx8_veri_axi_vip_0_0,,axi_vip_v1_1_21;uvm;xilinx_vip,../../../../FPGA.gen/sources_1/bd/RegSRx8_veri/ipshared/ec67/hdl;D:/Master_Thesis/2025.1/Vivado/data/rsb/busdef;D:/Master_Thesis/2025.1/Vivado/data/xilinx_vip/include,,,,,
C:/Users/Dennisov/FPGA/FPGA.ip_user_files/bd/RegSRx8_veri/ip/RegSRx8_veri_axi_vip_0_0/sim/RegSRx8_veri_axi_vip_0_0_pkg.sv,1761241611,systemVerilog,C:/Users/Dennisov/FPGA/FPGA.srcs/sim_1/new/RegSRx8_tb.sv,C:/Users/Dennisov/FPGA/FPGA.ip_user_files/bd/RegSRx8_veri/ip/RegSRx8_veri_axi_vip_0_0/sim/RegSRx8_veri_axi_vip_0_0.sv,,RegSRx8_veri_axi_vip_0_0_pkg,,axi_vip_v1_1_21;uvm;xilinx_vip,../../../../FPGA.gen/sources_1/bd/RegSRx8_veri/ipshared/ec67/hdl;D:/Master_Thesis/2025.1/Vivado/data/rsb/busdef;D:/Master_Thesis/2025.1/Vivado/data/xilinx_vip/include,,,,,
C:/Users/Dennisov/FPGA/FPGA.ip_user_files/bd/RegSRx8_veri/ipshared/d1f4/hdl/RegSRx8.v,1761241611,verilog,,,,RegSRx8,,axi_vip_v1_1_21;uvm;xilinx_vip,../../../../FPGA.gen/sources_1/bd/RegSRx8_veri/ipshared/ec67/hdl;D:/Master_Thesis/2025.1/Vivado/data/rsb/busdef;D:/Master_Thesis/2025.1/Vivado/data/xilinx_vip/include,,,,,
C:/Users/Dennisov/FPGA/FPGA.ip_user_files/bd/RegSRx8_veri/ipshared/d1f4/hdl/RegSRx8_slave_lite_v1_0_S00_AXI.v,1761241611,verilog,,C:/Users/Dennisov/FPGA/FPGA.ip_user_files/bd/RegSRx8_veri/ipshared/d1f4/hdl/RegSRx8.v,,RegSRx8_slave_lite_v1_0_S00_AXI,,axi_vip_v1_1_21;uvm;xilinx_vip,../../../../FPGA.gen/sources_1/bd/RegSRx8_veri/ipshared/ec67/hdl;D:/Master_Thesis/2025.1/Vivado/data/rsb/busdef;D:/Master_Thesis/2025.1/Vivado/data/xilinx_vip/include,,,,,
C:/Users/Dennisov/FPGA/FPGA.ip_user_files/bd/RegSRx8_veri/ipshared/d1f4/src/Bit.sv,1761241611,systemVerilog,,C:/Users/Dennisov/FPGA/FPGA.ip_user_files/bd/RegSRx8_veri/ipshared/d1f4/src/rejestr.sv,,Bit,,axi_vip_v1_1_21;uvm;xilinx_vip,../../../../FPGA.gen/sources_1/bd/RegSRx8_veri/ipshared/ec67/hdl;D:/Master_Thesis/2025.1/Vivado/data/rsb/busdef;D:/Master_Thesis/2025.1/Vivado/data/xilinx_vip/include,,,,,
C:/Users/Dennisov/FPGA/FPGA.ip_user_files/bd/RegSRx8_veri/ipshared/d1f4/src/rejestr.sv,1761241611,systemVerilog,,C:/Users/Dennisov/FPGA/FPGA.ip_user_files/bd/RegSRx8_veri/ip/RegSRx8_veri_RegSRx8_0_0/sim/RegSRx8_veri_RegSRx8_0_0.sv,,rejestr,,axi_vip_v1_1_21;uvm;xilinx_vip,../../../../FPGA.gen/sources_1/bd/RegSRx8_veri/ipshared/ec67/hdl;D:/Master_Thesis/2025.1/Vivado/data/rsb/busdef;D:/Master_Thesis/2025.1/Vivado/data/xilinx_vip/include,,,,,
C:/Users/Dennisov/FPGA/FPGA.ip_user_files/bd/RegSRx8_veri/sim/RegSRx8_veri.v,1761241611,verilog,,C:/Users/Dennisov/FPGA/FPGA.gen/sources_1/bd/RegSRx8_veri/hdl/RegSRx8_veri_wrapper.v,,RegSRx8_veri,,axi_vip_v1_1_21;uvm;xilinx_vip,../../../../FPGA.gen/sources_1/bd/RegSRx8_veri/ipshared/ec67/hdl;D:/Master_Thesis/2025.1/Vivado/data/rsb/busdef;D:/Master_Thesis/2025.1/Vivado/data/xilinx_vip/include,,,,,
C:/Users/Dennisov/FPGA/FPGA.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,axi_vip_v1_1_21;uvm;xilinx_vip,,,,,,
C:/Users/Dennisov/FPGA/FPGA.srcs/sim_1/new/RegSRx8_tb.sv,1761241573,systemVerilog,,,,$unit_RegSRx8_tb_sv;RegSRx8_tb,,axi_vip_v1_1_21;uvm;xilinx_vip,../../../../FPGA.gen/sources_1/bd/RegSRx8_veri/ipshared/ec67/hdl;D:/Master_Thesis/2025.1/Vivado/data/rsb/busdef;D:/Master_Thesis/2025.1/Vivado/data/xilinx_vip/include,,,,,
