{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572710047298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572710047300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov  2 21:24:07 2019 " "Processing started: Sat Nov  2 21:24:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572710047300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572710047300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ee309_project1 -c iitb-risc " "Command: quartus_map --read_settings_files=on --write_settings_files=off ee309_project1 -c iitb-risc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572710047300 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1572710047541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detection_unit.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file hazard_detection_unit.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572710060810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_logic.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file forwarding_logic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding_logic-struct " "Found design unit 1: forwarding_logic-struct" {  } { { "forwarding_logic.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/forwarding_logic.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572710060815 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding_logic " "Found entity 1: forwarding_logic" {  } { { "forwarding_logic.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/forwarding_logic.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572710060815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572710060815 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "forwarding_logic " "Elaborating entity \"forwarding_logic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572710060903 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rrex_ir\[0\] " "No output dependent on input pin \"rrex_ir\[0\]\"" {  } { { "forwarding_logic.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/forwarding_logic.vhdl" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572710061688 "|forwarding_logic|rrex_ir[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rrex_ir\[1\] " "No output dependent on input pin \"rrex_ir\[1\]\"" {  } { { "forwarding_logic.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/forwarding_logic.vhdl" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572710061688 "|forwarding_logic|rrex_ir[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rrex_ir\[2\] " "No output dependent on input pin \"rrex_ir\[2\]\"" {  } { { "forwarding_logic.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/forwarding_logic.vhdl" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572710061688 "|forwarding_logic|rrex_ir[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rrex_ir\[3\] " "No output dependent on input pin \"rrex_ir\[3\]\"" {  } { { "forwarding_logic.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/forwarding_logic.vhdl" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572710061688 "|forwarding_logic|rrex_ir[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rrex_ir\[4\] " "No output dependent on input pin \"rrex_ir\[4\]\"" {  } { { "forwarding_logic.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/forwarding_logic.vhdl" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572710061688 "|forwarding_logic|rrex_ir[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rrex_ir\[5\] " "No output dependent on input pin \"rrex_ir\[5\]\"" {  } { { "forwarding_logic.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/forwarding_logic.vhdl" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572710061688 "|forwarding_logic|rrex_ir[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "exmem_ir\[0\] " "No output dependent on input pin \"exmem_ir\[0\]\"" {  } { { "forwarding_logic.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/forwarding_logic.vhdl" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572710061688 "|forwarding_logic|exmem_ir[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "exmem_ir\[1\] " "No output dependent on input pin \"exmem_ir\[1\]\"" {  } { { "forwarding_logic.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/forwarding_logic.vhdl" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572710061688 "|forwarding_logic|exmem_ir[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "exmem_ir\[2\] " "No output dependent on input pin \"exmem_ir\[2\]\"" {  } { { "forwarding_logic.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/forwarding_logic.vhdl" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572710061688 "|forwarding_logic|exmem_ir[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memwb_ir\[0\] " "No output dependent on input pin \"memwb_ir\[0\]\"" {  } { { "forwarding_logic.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/forwarding_logic.vhdl" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572710061688 "|forwarding_logic|memwb_ir[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memwb_ir\[1\] " "No output dependent on input pin \"memwb_ir\[1\]\"" {  } { { "forwarding_logic.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/forwarding_logic.vhdl" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572710061688 "|forwarding_logic|memwb_ir[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memwb_ir\[2\] " "No output dependent on input pin \"memwb_ir\[2\]\"" {  } { { "forwarding_logic.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/forwarding_logic.vhdl" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572710061688 "|forwarding_logic|memwb_ir[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wbdone_ir\[0\] " "No output dependent on input pin \"wbdone_ir\[0\]\"" {  } { { "forwarding_logic.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/forwarding_logic.vhdl" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572710061688 "|forwarding_logic|wbdone_ir[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wbdone_ir\[1\] " "No output dependent on input pin \"wbdone_ir\[1\]\"" {  } { { "forwarding_logic.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/forwarding_logic.vhdl" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572710061688 "|forwarding_logic|wbdone_ir[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wbdone_ir\[2\] " "No output dependent on input pin \"wbdone_ir\[2\]\"" {  } { { "forwarding_logic.vhdl" "" { Text "/home/preetam/Desktop/Academics/Sem 5/EE309/Project/EE309/project1/forwarding_logic.vhdl" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572710061688 "|forwarding_logic|wbdone_ir[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572710061688 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "167 " "Implemented 167 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "73 " "Implemented 73 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572710061689 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572710061689 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572710061689 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572710061689 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1210 " "Peak virtual memory: 1210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572710061742 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov  2 21:24:21 2019 " "Processing ended: Sat Nov  2 21:24:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572710061742 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572710061742 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572710061742 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572710061742 ""}
