{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574957939517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574957939518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 17:18:59 2019 " "Processing started: Thu Nov 28 17:18:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574957939518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574957939518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1_cntupen_step -c de1_cntupen_step " "Command: quartus_map --read_settings_files=on --write_settings_files=off de1_cntupen_step -c de1_cntupen_step" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574957939519 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1574957939825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/dregen_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/dregen_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dregen-rtl " "Found design unit 1: dregen-rtl" {  } { { "../../src/dregen_rtl.vhd" "" { Text "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/dregen_rtl.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574957940858 ""} { "Info" "ISGN_ENTITY_NAME" "1 dregen " "Found entity 1: dregen" {  } { { "../../src/dregen_rtl.vhd" "" { Text "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/dregen_rtl.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574957940858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574957940858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/add1_truthtable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/add1_truthtable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add1-truthtable " "Found design unit 1: add1-truthtable" {  } { { "../../src/add1_truthtable.vhd" "" { Text "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/add1_truthtable.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574957940860 ""} { "Info" "ISGN_ENTITY_NAME" "1 add1 " "Found entity 1: add1" {  } { { "../../src/add1_truthtable.vhd" "" { Text "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/add1_truthtable.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574957940860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574957940860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/add4_structure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/add4_structure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add4-structure " "Found design unit 1: add4-structure" {  } { { "../../src/add4_structure.vhd" "" { Text "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/add4_structure.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574957940862 ""} { "Info" "ISGN_ENTITY_NAME" "1 add4 " "Found entity 1: add4" {  } { { "../../src/add4_structure.vhd" "" { Text "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/add4_structure.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574957940862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574957940862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/cntupen_structure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/cntupen_structure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cntupen-structure " "Found design unit 1: cntupen-structure" {  } { { "../../src/cntupen_structure.vhd" "" { Text "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/cntupen_structure.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574957940864 ""} { "Info" "ISGN_ENTITY_NAME" "1 cntupen " "Found entity 1: cntupen" {  } { { "../../src/cntupen_structure.vhd" "" { Text "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/cntupen_structure.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574957940864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574957940864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/binto7segment_truthtable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/binto7segment_truthtable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binto7segment-truthtable " "Found design unit 1: binto7segment-truthtable" {  } { { "../../src/binto7segment_truthtable.vhd" "" { Text "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/binto7segment_truthtable.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574957940865 ""} { "Info" "ISGN_ENTITY_NAME" "1 binto7segment " "Found entity 1: binto7segment" {  } { { "../../src/binto7segment_truthtable.vhd" "" { Text "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/binto7segment_truthtable.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574957940865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574957940865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/d_ff_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/d_ff_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_ff-rtl " "Found design unit 1: d_ff-rtl" {  } { { "../../src/d_ff_rtl.vhd" "" { Text "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/d_ff_rtl.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574957940867 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "../../src/d_ff_rtl.vhd" "" { Text "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/d_ff_rtl.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574957940867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574957940867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/rising_edge_detector_structure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/rising_edge_detector_structure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rising_edge_detector-structure " "Found design unit 1: rising_edge_detector-structure" {  } { { "../../src/rising_edge_detector_structure.vhd" "" { Text "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/rising_edge_detector_structure.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574957940871 ""} { "Info" "ISGN_ENTITY_NAME" "1 rising_edge_detector " "Found entity 1: rising_edge_detector" {  } { { "../../src/rising_edge_detector_structure.vhd" "" { Text "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/rising_edge_detector_structure.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574957940871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574957940871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/de1_cntupen_step_structure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/de1_cntupen_step_structure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de1_cntupen_step-structure " "Found design unit 1: de1_cntupen_step-structure" {  } { { "../../src/de1_cntupen_step_structure.vhd" "" { Text "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/de1_cntupen_step_structure.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574957940873 ""} { "Info" "ISGN_ENTITY_NAME" "1 de1_cntupen_step " "Found entity 1: de1_cntupen_step" {  } { { "../../src/de1_cntupen_step_structure.vhd" "" { Text "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/de1_cntupen_step_structure.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574957940873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574957940873 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "new_i de1_cntupen_step_structure.vhd(68) " "VHDL error at de1_cntupen_step_structure.vhd(68): formal port or parameter \"new_i\" must have actual or default value" {  } { { "../../src/de1_cntupen_step_structure.vhd" "" { Text "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/de1_cntupen_step_structure.vhd" 68 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1574957940876 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "new_i rising_edge_detector_structure.vhd(24) " "HDL error at rising_edge_detector_structure.vhd(24): see declaration for object \"new_i\"" {  } { { "../../src/rising_edge_detector_structure.vhd" "" { Text "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/rising_edge_detector_structure.vhd" 24 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574957940876 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "356 " "Peak virtual memory: 356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574957941106 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 28 17:19:01 2019 " "Processing ended: Thu Nov 28 17:19:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574957941106 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574957941106 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574957941106 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574957941106 ""}
