
---------- Begin Simulation Statistics ----------
final_tick                               2261748068000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               81403097                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793564                       # Number of bytes of host memory used
host_op_rate                                 81396155                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.44                       # Real time elapsed on the host
host_tick_rate                             1024134844                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   117471671                       # Number of instructions simulated
sim_ops                                     117471671                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001478                       # Number of seconds simulated
sim_ticks                                  1478125000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                    1      0.24%      0.24% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      2.86%      3.10% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.48%      3.58% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  369     88.07%     91.65% # number of callpals executed
system.cpu0.kern.callpal::rdps                      4      0.95%     92.60% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.24%     92.84% # number of callpals executed
system.cpu0.kern.callpal::rti                      20      4.77%     97.61% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.15%     99.76% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.24%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   419                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                       628                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                     176     44.90%     44.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      2      0.51%     45.41% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.26%     45.66% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    213     54.34%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 392                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      176     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       2      0.56%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.28%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     175     49.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  354                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1398960000     96.30%     96.30% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                1268000      0.09%     96.39% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 977000      0.07%     96.46% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               51497000      3.54%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1452702000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.821596                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.903061                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel               33                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.545455                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.700000                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         240318000     77.81%     77.81% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            68536500     22.19%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                    1      0.31%      0.31% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     18.12%     18.44% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.56%     20.00% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  169     52.81%     72.81% # number of callpals executed
system.cpu1.kern.callpal::rdps                      5      1.56%     74.37% # number of callpals executed
system.cpu1.kern.callpal::rti                      71     22.19%     96.56% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.81%     99.37% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.62%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   320                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                       834                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                     107     43.85%     43.85% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      2      0.82%     44.67% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.82%     45.49% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    133     54.51%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 244                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      107     49.54%     49.54% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       2      0.93%     50.46% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.93%     51.39% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     105     48.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  216                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              1627265500     98.15%     98.15% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                1020000      0.06%     98.21% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1713000      0.10%     98.32% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               27929500      1.68%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1657928000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.789474                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.885246                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  6                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.166667                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.693878                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         216229000     15.22%     15.22% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            23142000      1.63%     16.85% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1181500500     83.15%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::swpipl                   32     82.05%     82.05% # number of callpals executed
system.cpu2.kern.callpal::rdps                      4     10.26%     92.31% # number of callpals executed
system.cpu2.kern.callpal::rti                       3      7.69%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    39                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                        42                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                       9     23.68%     23.68% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      2      5.26%     28.95% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      2      5.26%     34.21% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     25     65.79%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  38                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        9     40.91%     40.91% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       2      9.09%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       2      9.09%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   22                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1650553000     99.57%     99.57% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 805500      0.05%     99.62% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1062000      0.06%     99.68% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                5292000      0.32%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          1657712500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                    3      0.49%      0.49% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      8.66%      9.15% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  431     70.42%     79.58% # number of callpals executed
system.cpu3.kern.callpal::rdps                      5      0.82%     80.39% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.16%     80.56% # number of callpals executed
system.cpu3.kern.callpal::rti                     102     16.67%     97.22% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.45%     99.67% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.33%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   612                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                      1250                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                     259     48.32%     48.32% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      2      0.37%     48.69% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.19%     48.88% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    274     51.12%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 536                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      257     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       2      0.39%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.19%     50.39% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     256     49.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  516                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1641916000     97.53%     97.53% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                1077500      0.06%     97.60% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 566000      0.03%     97.63% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               39898500      2.37%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1683458000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992278                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.934307                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.962687                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel              154                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.623377                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.768924                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        1474909500     86.22%     86.22% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           235707000     13.78%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disks.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3809                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7181                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                    24000                       # Number of branches fetched
system.switch_cpus0.committedInsts             171715                       # Number of instructions committed
system.switch_cpus0.committedOps               171715                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses           12728                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_hits               64298                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses            8138                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits               35188                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.write_accesses           4590                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_hits              29110                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.idle_fraction            0.776886                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses          44313                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits              44219                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.223114                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                 2904725                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      648084.064001                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts        17623                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls               4359                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      2256640.935999                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses       165693                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts              165693                       # number of integer instructions
system.switch_cpus0.num_int_register_reads       229136                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       117885                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts              35392                       # Number of load instructions
system.switch_cpus0.num_mem_refs                64564                       # number of memory refs
system.switch_cpus0.num_store_insts             29172                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass         2880      1.68%      1.68% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            99454     57.88%     59.56% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             176      0.10%     59.66% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.66% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           36285     21.12%     80.79% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          29340     17.08%     97.87% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead           99      0.06%     97.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite          116      0.07%     97.99% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3446      2.01%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            171827                       # Class of executed instruction
system.switch_cpus1.Branches                    21473                       # Number of branches fetched
system.switch_cpus1.committedInsts             143370                       # Number of instructions committed
system.switch_cpus1.committedOps               143370                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_hits               41333                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_hits               25895                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_hits              15438                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.idle_fraction            0.828246                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses          23839                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits              23714                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.171754                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                 2903199                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      498637.256001                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts        16616                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls               2901                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      2404561.743999                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses       137878                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts              137878                       # number of integer instructions
system.switch_cpus1.num_int_register_reads       184461                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       105419                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts              26779                       # Number of load instructions
system.switch_cpus1.num_mem_refs                42443                       # number of memory refs
system.switch_cpus1.num_store_insts             15664                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         2837      1.97%      1.97% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            90681     63.08%     65.05% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             108      0.08%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           27718     19.28%     84.43% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          15542     10.81%     95.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead          137      0.10%     95.34% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          132      0.09%     95.43% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6572      4.57%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            143755                       # Class of executed instruction
system.switch_cpus2.Branches                      559                       # Number of branches fetched
system.switch_cpus2.committedInsts               3757                       # Number of instructions committed
system.switch_cpus2.committedOps                 3757                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_hits                1286                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits                 829                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_hits                457                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.idle_fraction            0.994281                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses            541                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits                541                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.005719                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles                 2902853                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      16600.636883                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts          281                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls                158                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      2886252.363117                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses         3568                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts                3568                       # number of integer instructions
system.switch_cpus2.num_int_register_reads         4826                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes         2845                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts                829                       # Number of load instructions
system.switch_cpus2.num_mem_refs                 1289                       # number of memory refs
system.switch_cpus2.num_store_insts               460                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass           24      0.64%      0.64% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu             2213     58.90%     59.54% # Class of executed instruction
system.switch_cpus2.op_class::IntMult              10      0.27%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     59.81% # Class of executed instruction
system.switch_cpus2.op_class::MemRead             870     23.16%     82.97% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite            461     12.27%     95.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0      0.00%     95.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0      0.00%     95.24% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess           179      4.76%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total              3757                       # Class of executed instruction
system.switch_cpus3.Branches                    60038                       # Number of branches fetched
system.switch_cpus3.committedInsts             454319                       # Number of instructions committed
system.switch_cpus3.committedOps               454319                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_hits              172066                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits               83518                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_hits              88548                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.idle_fraction            0.313090                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses         162526                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits             162374                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.686910                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles                 2956250                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      2030677.000626                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts        47184                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls               8663                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      925572.999374                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses       437193                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts              437193                       # number of integer instructions
system.switch_cpus3.num_int_register_reads       631184                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       298538                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts              84358                       # Number of load instructions
system.switch_cpus3.num_mem_refs               173182                       # number of memory refs
system.switch_cpus3.num_store_insts             88824                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass         9725      2.14%      2.14% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           258421     56.82%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             528      0.12%     59.07% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.07% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85449     18.79%     78.17% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          87888     19.32%     97.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead         1216      0.27%     97.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite         1003      0.22%     97.98% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          9173      2.02%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            454802                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests         7817                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           36                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24506                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           79                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        53565                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            115                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                195                       # Transaction distribution
system.membus.trans_dist::WriteReq                 18                       # Transaction distribution
system.membus.trans_dist::WriteResp                18                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2012                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1493                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              184                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             93                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3204                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3190                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           195                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       345408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       345552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  345552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              260                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3694                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3694    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3694                       # Request fanout histogram
system.membus.reqLayer0.occupancy               40500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            15031000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy           17885500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.2                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions            7                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 332475833.333333                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 466180275.296567                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value     26698500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    869030000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total            3                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON      8453000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED    997427500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions            2                       # Number of power state transitions
system.switch_cpus3.pwrStateResidencyTicks::ON   1015338500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260732729500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions            8                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean    287083750                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 392256144.671332                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value     25762500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    869851000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON     15721500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED   1148335000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260584011500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions            9                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean    249440750                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 415180441.426074                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value      4349500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    869351000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON    253874500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED    997763000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260496430500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670452.260474                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974246.535057                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251385617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018557383                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF    1478125000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24109504                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst         3647                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        24113151                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24109504                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst         3647                       # number of overall hits
system.cpu2.icache.overall_hits::total       24113151                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          110                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        394973                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          110                       # number of overall misses
system.cpu2.icache.overall_misses::total       394973                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      1560500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1560500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      1560500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1560500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504367                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst         3757                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     24508124                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504367                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst         3757                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     24508124                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.029279                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.016116                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.029279                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.016116                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 14186.363636                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total     3.950903                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 14186.363636                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total     3.950903                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks       394300                       # number of writebacks
system.cpu2.icache.writebacks::total           394300                       # number of writebacks
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          110                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          110                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          110                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          110                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      1450500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1450500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      1450500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1450500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.029279                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.029279                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 13186.363636                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 13186.363636                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 13186.363636                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13186.363636                       # average overall mshr miss latency
system.cpu2.icache.replacements                394300                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24109504                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst         3647                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       24113151                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          110                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       394973                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      1560500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1560500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504367                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst         3757                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     24508124                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.029279                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.016116                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 14186.363636                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total     3.950903                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          110                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          110                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      1450500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1450500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.029279                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 13186.363636                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 13186.363636                       # average ReadReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          480.689256                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           24462819                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           394461                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            62.015811                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   480.642024                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst     0.047233                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.938754                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.000092                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.938846                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          503                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         49411221                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        49411221                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281411                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data         1178                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7282589                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281411                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data         1178                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7282589                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290766                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data           74                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        290840                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290766                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data           74                       # number of overall misses
system.cpu2.dcache.overall_misses::total       290840                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data      1212500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      1212500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data      1212500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      1212500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572177                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data         1252                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      7573429                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572177                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data         1252                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      7573429                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038399                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.059105                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.038403                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038399                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.059105                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.038403                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 16385.135135                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total     4.168959                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 16385.135135                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total     4.168959                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       108147                       # number of writebacks
system.cpu2.dcache.writebacks::total           108147                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data           74                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           74                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data           74                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           74                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data            3                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data      1138500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1138500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data      1138500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1138500                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.059105                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.059105                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 15385.135135                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15385.135135                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 15385.135135                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15385.135135                       # average overall mshr miss latency
system.cpu2.dcache.replacements                166979                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486505                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data          755                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4487260                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152835                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data           58                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       152893                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data       942000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total       942000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639340                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data          813                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4640153                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032943                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.071341                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.032950                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 16241.379310                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total     6.161172                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data           58                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data       884000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       884000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.071341                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 15241.379310                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15241.379310                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2794906                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data          423                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2795329                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data           16                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       137947                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data       270500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       270500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932837                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data          439                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2933276                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047030                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.036446                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.047028                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 16906.250000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total     1.960898                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data            3                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data       254500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       254500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.036446                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 15906.250000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 15906.250000                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data           11                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        51331                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data            5                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        15428                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data        39500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        39500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        66759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.312500                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.231100                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data         7900                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total     2.560280                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data        34500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        34500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.312500                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data         6900                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6900                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data            7                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        43380                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data            8                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        22193                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data        73500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        73500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        65573                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.533333                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.338447                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  9187.500000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total     3.311855                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data            8                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data        65500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        65500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.533333                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000122                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  8187.500000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8187.500000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          720.467602                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7698512                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           275555                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            27.938205                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   720.443538                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data     0.024064                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.703558                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.000024                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.703582                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          620                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          611                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         15687697                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        15687697                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923860.866929                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588503.022217                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304126000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252965817000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF    1478125000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271732                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst       450256                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14721988                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271732                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst       450256                       # number of overall hits
system.cpu3.icache.overall_hits::total       14721988                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst         4547                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        343542                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst         4547                       # number of overall misses
system.cpu3.icache.overall_misses::total       343542                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     63854500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     63854500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     63854500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     63854500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610727                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst       454803                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15065530                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610727                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst       454803                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15065530                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.009998                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.022803                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.009998                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.022803                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 14043.215307                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total   185.871014                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 14043.215307                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total   185.871014                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks       343026                       # number of writebacks
system.cpu3.icache.writebacks::total           343026                       # number of writebacks
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst         4547                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         4547                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst         4547                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         4547                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     59307500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     59307500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     59307500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     59307500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.009998                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000302                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.009998                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000302                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 13043.215307                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13043.215307                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 13043.215307                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13043.215307                       # average overall mshr miss latency
system.cpu3.icache.replacements                343026                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271732                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst       450256                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14721988                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst         4547                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       343542                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     63854500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     63854500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610727                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst       454803                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15065530                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.009998                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.022803                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 14043.215307                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total   185.871014                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst         4547                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         4547                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     59307500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     59307500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.009998                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000302                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 13043.215307                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13043.215307                       # average ReadReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          500.799104                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           14848960                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           343031                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            43.287516                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   500.582772                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst     0.216331                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.977701                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.000423                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.978123                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         30474602                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        30474602                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632185                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data       158601                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4790786                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632185                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data       158601                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4790786                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202012                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data        11410                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        213422                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202012                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data        11410                       # number of overall misses
system.cpu3.dcache.overall_misses::total       213422                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data    337377500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    337377500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data    337377500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    337377500                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834197                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data       170011                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5004208                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834197                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data       170011                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5004208                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.067113                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.042649                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.067113                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.042649                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 29568.580193                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  1580.800011                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 29568.580193                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  1580.800011                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       105316                       # number of writebacks
system.cpu3.dcache.writebacks::total           105316                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        11410                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        11410                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        11410                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        11410                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data            6                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            6                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data    325967500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    325967500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data    325967500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    325967500                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.067113                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002280                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.067113                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002280                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 28568.580193                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 28568.580193                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 28568.580193                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 28568.580193                       # average overall mshr miss latency
system.cpu3.dcache.replacements                147409                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791076                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data        78005                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2869081                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data         4688                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       114300                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data     62495000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     62495000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900688                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data        82693                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2983381                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.056692                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038312                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 13330.844710                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total   546.762905                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data         4688                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4688                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data     57807000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     57807000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.056692                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.001571                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 12330.844710                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12330.844710                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841109                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data        80596                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1921705                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92400                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data         6722                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        99122                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    274882500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    274882500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data        87318                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2020827                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.076983                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.049050                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 40892.963404                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  2773.173463                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data         6722                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6722                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data            6                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            6                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    268160500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    268160500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.076983                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.003326                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 39892.963404                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 39892.963404                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data         1199                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        56956                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data           94                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        13975                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data      1159000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1159000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data         1293                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        70931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.072699                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.197022                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 12329.787234                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total    82.933810                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data           94                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           94                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data      1065000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1065000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.072699                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.001325                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 11329.787234                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11329.787234                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data         1243                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        49749                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data           44                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        18306                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data       206500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       206500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data         1287                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        68055                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.034188                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.268988                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  4693.181818                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total    11.280454                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data           44                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           44                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data       162500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       162500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.034188                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.000647                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  3693.181818                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3693.181818                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          998.094995                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5121170                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           193959                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            26.403364                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   997.670403                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data     0.424592                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.974288                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.000415                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.974702                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          790                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          109                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         10481371                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        10481371                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241360.778005                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203308.237849                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000425000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF    1478125000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst       169144                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        72212291                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst       169144                       # number of overall hits
system.cpu0.icache.overall_hits::total       72212291                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         2683                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        504118                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         2683                       # number of overall misses
system.cpu0.icache.overall_misses::total       504118                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     41511500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     41511500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     41511500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     41511500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst       171827                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     72716409                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst       171827                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     72716409                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.015615                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006933                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.015615                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006933                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 15472.046217                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total    82.344808                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 15472.046217                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total    82.344808                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       503571                       # number of writebacks
system.cpu0.icache.writebacks::total           503571                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         2683                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         2683                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         2683                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         2683                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     38828500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     38828500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     38828500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     38828500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.015615                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.015615                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 14472.046217                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14472.046217                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 14472.046217                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14472.046217                       # average overall mshr miss latency
system.cpu0.icache.replacements                503571                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst       169144                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       72212291                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         2683                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       504118                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     41511500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     41511500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst       171827                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     72716409                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.015615                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006933                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 15472.046217                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total    82.344808                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         2683                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         2683                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     38828500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     38828500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.015615                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 14472.046217                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14472.046217                       # average ReadReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.472331                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           72686573                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           503606                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           144.332222                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   511.151534                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst     0.320797                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.998343                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.000627                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998969                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          410                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        145936936                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       145936936                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data        58658                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14784305                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725647                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data        58658                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14784305                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data         4510                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2587852                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583342                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data         4510                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2587852                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data     57177000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     57177000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data     57177000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     57177000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data        63168                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17372157                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data        63168                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17372157                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.071397                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.148965                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.071397                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.148965                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 12677.827051                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total    22.094386                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 12677.827051                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total    22.094386                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1352530                       # number of writebacks
system.cpu0.dcache.writebacks::total          1352530                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data         4510                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4510                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data         4510                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4510                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data            4                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data     52667000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     52667000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data     52667000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     52667000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.071397                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000260                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.071397                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000260                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 11677.827051                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11677.827051                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 11677.827051                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11677.827051                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2546676                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data        32256                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9802408                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294905                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data         2415                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2297320                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     27481000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     27481000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data        34671                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12099728                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.069655                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.189865                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 11379.296066                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total    11.962199                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         2415                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2415                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     25066000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     25066000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.069655                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 10379.296066                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10379.296066                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data        26402                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4981897                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         2095                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       290532                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     29696000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     29696000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data        28497                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5272429                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.073517                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055104                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 14174.701671                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total   102.212493                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         2095                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2095                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data            4                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     27601000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     27601000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.073517                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000397                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 13174.701671                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 13174.701671                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data          542                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       206972                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data           89                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12594                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      1037000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1037000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data          631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       219566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.141046                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.057359                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 11651.685393                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total    82.340797                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data           89                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           89                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data       948000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       948000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.141046                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000405                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10651.685393                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10651.685393                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data          603                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       208334                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data           26                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        11017                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data       145500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       145500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data          629                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       219351                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.041335                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.050225                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  5596.153846                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total    13.206862                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data           26                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           26                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data       119500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       119500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.041335                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  4596.153846                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4596.153846                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1009.076754                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17795957                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2580852                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.895381                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data  1008.462653                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data     0.614101                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.984827                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.000600                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.985427                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1002                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          959                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         38204002                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        38204002                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141467.542812                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917632.110545                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744225000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF    1478125000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst       142328                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5157613                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst       142328                       # number of overall hits
system.cpu1.icache.overall_hits::total        5157613                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst         1427                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         39158                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst         1427                       # number of overall misses
system.cpu1.icache.overall_misses::total        39158                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     20303500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     20303500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     20303500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     20303500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst       143755                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5196771                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst       143755                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5196771                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.009927                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007535                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.009927                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007535                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 14228.100911                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total   518.501966                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 14228.100911                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total   518.501966                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        38624                       # number of writebacks
system.cpu1.icache.writebacks::total            38624                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst         1427                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1427                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst         1427                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1427                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     18876500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     18876500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     18876500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     18876500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.009927                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000275                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.009927                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000275                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 13228.100911                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13228.100911                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 13228.100911                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13228.100911                       # average overall mshr miss latency
system.cpu1.icache.replacements                 38624                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst       142328                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5157613                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst         1427                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        39158                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     20303500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     20303500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst       143755                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5196771                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.009927                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007535                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 14228.100911                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total   518.501966                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst         1427                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1427                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     18876500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     18876500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.009927                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000275                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 13228.100911                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13228.100911                       # average ReadReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          499.194156                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5158678                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            38646                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           133.485432                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   498.976377                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst     0.217779                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974563                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.000425                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974989                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          454                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10432700                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10432700                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data        38854                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1685080                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data        38854                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1685080                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data         2146                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         36866                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data         2146                       # number of overall misses
system.cpu1.dcache.overall_misses::total        36866                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data     49703500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     49703500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data     49703500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     49703500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data        41000                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1721946                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data        41000                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1721946                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.052341                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021409                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.052341                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021409                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 23160.997204                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  1348.220583                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 23160.997204                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  1348.220583                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        15017                       # number of writebacks
system.cpu1.dcache.writebacks::total            15017                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data         2146                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2146                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data         2146                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2146                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data            5                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data     47557500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     47557500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data     47557500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     47557500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.052341                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001246                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.052341                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001246                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 22160.997204                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22160.997204                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 22160.997204                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22160.997204                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 24617                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data        24562                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1077962                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data         1388                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        24152                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data     14321500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     14321500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data        25950                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1102114                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.053487                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021914                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 10318.083573                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total   592.973667                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         1388                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1388                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data     12933500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     12933500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.053487                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001259                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  9318.083573                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  9318.083573                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data        14292                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        607118                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data          758                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        12714                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data     35382000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     35382000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data        15050                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       619832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.050365                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.020512                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 46678.100264                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  2782.916470                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data          758                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          758                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data            5                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data     34624000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     34624000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.050365                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001223                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 45678.100264                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 45678.100264                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data          463                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        12307                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data           28                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1002                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data       402000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       402000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data          491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        13309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.057026                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.075287                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 14357.142857                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total   401.197605                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data           28                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data       374000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       374000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.057026                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002104                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 13357.142857                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13357.142857                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data          460                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        11728                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data           30                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1500                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data       147000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       147000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        13228                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.061224                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.113396                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data         4900                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total           98                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data           30                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           30                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data       118000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       118000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.061224                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.002268                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  3933.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3933.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          910.543606                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1737355                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            33882                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            51.276637                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   910.066988                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data     0.476618                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.888737                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.000465                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.889203                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          915                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          902                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.893555                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3531763                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3531763                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             17532                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                18                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               18                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        14549                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8764                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6570                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             194                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           107                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            301                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9397                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9397                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8767                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8765                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         8048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         5612                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          179                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        13639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        34074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 79030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       343360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       481248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       182592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       161384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        14080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       581888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1218224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2987344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            5351                       # Total snoops (count)
system.tol2bus.snoopTraffic                    228352                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            30798                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.333853                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.765640                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  24704     80.21%     80.21% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3319     10.78%     90.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1363      4.43%     95.42% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1411      4.58%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              30798                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           48101500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            113998                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            166497                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          17224996                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           6823489                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6834994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4028988                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           3237496                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           2143991                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.inst         2609                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data         3676                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         1416                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data         1111                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst          109                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data           49                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst         4497                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data         8469                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21936                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.inst         2609                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data         3676                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         1416                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data         1111                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst          109                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data           49                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst         4497                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data         8469                       # number of overall hits
system.l2.overall_hits::total                   21936                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst           74                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data           79                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data          404                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data            4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst           49                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data         2816                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3438                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst           74                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data           79                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           11                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data          404                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst            1                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data            4                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst           49                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data         2816                       # number of overall misses
system.l2.overall_misses::total                  3438                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst      6196500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data      6255000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst       984000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data     31568500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst        84000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data       345000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst      4195000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data    219843000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        269471000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      6196500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data      6255000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst       984000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data     31568500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst        84000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data       345000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst      4195000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data    219843000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       269471000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst         2683                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data         3755                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst         1427                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data         1515                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst          110                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data           53                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst         4546                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data        11285                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25374                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst         2683                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data         3755                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst         1427                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data         1515                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst          110                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data           53                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst         4546                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data        11285                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25374                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.027581                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.021039                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.007708                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.266667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.075472                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.010779                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.249535                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.135493                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.027581                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.021039                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.007708                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.266667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.075472                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.010779                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.249535                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.135493                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 83736.486486                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 79177.215190                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 89454.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 78139.851485                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst        84000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data        86250                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 85612.244898                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 78069.247159                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78380.162885                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 83736.486486                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 79177.215190                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 89454.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 78139.851485                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst        84000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data        86250                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 85612.244898                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 78069.247159                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78380.162885                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2012                       # number of writebacks
system.l2.writebacks::total                      2012                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  22                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 22                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus0.inst           66                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data           77                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data          402                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data         2816                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3416                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           66                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data           77                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data          402                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data         2816                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3416                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data            6                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           18                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      4880500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data      5403000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst       601500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data     27417000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst        74000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data       207000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst      3396500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data    191683000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    233662500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      4880500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data      5403000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst       601500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data     27417000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst        74000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data       207000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst      3396500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data    191683000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    233662500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.024599                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.020506                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.004905                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.265347                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.056604                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.009679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.249535                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.134626                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.024599                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.020506                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.004905                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.265347                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.056604                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.009679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.249535                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.134626                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 73946.969697                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 70168.831169                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 85928.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 68201.492537                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst        74000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data        69000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 77193.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 68069.247159                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68402.371194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 73946.969697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 70168.831169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 85928.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 68201.492537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst        74000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data        69000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 77193.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 68069.247159                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68402.371194                       # average overall mshr miss latency
system.l2.replacements                           3549                       # number of replacements
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data            6                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           18                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks        12537                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12537                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        12537                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12537                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         5882                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5882                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         5882                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5882                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           27                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            27                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data           14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   41                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus0.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               41                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_hits::.switch_cpus0.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data         1916                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data          321                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data            4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data         3865                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6106                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data           51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          385                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data         2784                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3221                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data      3960500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data     29930000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data        70000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data    217293500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     251254000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data         1967                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data          706                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data         6649                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9327                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.025928                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.545326                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.200000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.418710                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.345341                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 77656.862745                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 77740.259740                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data        70000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 78050.826149                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78004.967401                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          385                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data         2784                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3221                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data      3450500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data     26080000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data        60000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data    189453500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    219044000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.025928                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.545326                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.200000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.418710                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.345341                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 67656.862745                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 67740.259740                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data        60000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 68050.826149                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68004.967401                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus0.inst         2609                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         1416                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst          109                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst         4497                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8631                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           74                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           11                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst           49                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      6196500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst       984000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst        84000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst      4195000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     11459500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst         2683                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst         1427                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst          110                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst         4546                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8766                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.027581                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.007708                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.010779                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.015400                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 83736.486486                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 89454.545455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst        84000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 85612.244898                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84885.185185                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           66                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst           44                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          118                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      4880500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst       601500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst        74000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst      3396500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      8952500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.024599                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.004905                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.009679                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.013461                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 73946.969697                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 85928.571429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst        74000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 77193.181818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75868.644068                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data         1760                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data          790                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data           45                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data         4604                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7199                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data           28                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data           19                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data           32                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              82                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data      2294500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data      1638500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data       275000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data      2549500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      6757500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data         1788                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data          809                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data           48                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data         4636                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7281                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.015660                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.023486                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.062500                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.006903                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.011262                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 81946.428571                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 86236.842105                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 91666.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 79671.875000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82408.536585                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data           26                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data           17                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data            2                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data           32                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           77                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data      1952500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data      1337000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data       147000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data      2229500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      5666000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.014541                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.021014                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.041667                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.006903                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.010575                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 75096.153846                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 78647.058824                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data        73500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 69671.875000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73584.415584                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                       63797                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3549                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.976050                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     810.970137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst     1067.703404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     6126.029935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      321.542217                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     2261.917280                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst     3208.456558                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     9986.395003                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst     1353.920148                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data     6536.812979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    57.782161                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data    64.729284                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     4.735102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data   307.071713                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst     0.679467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data     1.965877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst    23.483490                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data   633.805244                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024749                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.032584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.186952                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.009813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.069028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.097914                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.304761                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.041318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.199488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.001763                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.001975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.009371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.000717                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.019342                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          601                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2169                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24779                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5187                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    382317                       # Number of tag accesses
system.l2.tags.data_accesses                   382317                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus0.inst         4224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data         4928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        25728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data       178240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             216640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst         4224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          7552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       128768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          128768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst           66                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data           77                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data          402                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst           44                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data         2785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3385                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2012                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2012                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus0.inst      2857674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data      3333953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       303087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data     17405835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst        43298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data       129894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst      1905116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data    120585201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             146564059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst      2857674                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       303087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst        43298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst      1905116                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5109175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       87115772                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             87115772                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       87115772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst      2857674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data      3333953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       303087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data     17405835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst        43298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data       129894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst      1905116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data    120585201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            233679831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        66.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples        76.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples      2785.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000743122500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          122                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          122                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9041                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1867                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3385                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2012                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3385                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2012                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                89                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              236                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     31532750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   16920000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                94982750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9318.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28068.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2937                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1515                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.30                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3385                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2012                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          919                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    374.041349                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   223.621423                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   352.679075                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          280     30.47%     30.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          200     21.76%     52.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           90      9.79%     62.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           62      6.75%     68.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           48      5.22%     73.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           38      4.13%     78.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           42      4.57%     82.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           32      3.48%     86.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          127     13.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          919                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          122                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.655738                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.567570                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     19.697200                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              2      1.64%      1.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            63     51.64%     53.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            34     27.87%     81.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            12      9.84%     90.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             3      2.46%     93.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             3      2.46%     95.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             1      0.82%     96.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.82%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.82%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.82%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.82%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           122                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          122                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.286885                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.271975                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.721334                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              105     86.07%     86.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               16     13.11%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           122                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 216576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  127168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  216640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               128768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       146.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        86.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    146.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     87.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1470521500                       # Total gap between requests
system.mem_ctrls.avgGap                     272470.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst         4224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data         4864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst          448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data        25728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data       178240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       127168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 2857674.418604651000                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 3290655.391120507382                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 303086.680761099327                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 17405835.095137421042                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 43298.097251585619                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 129894.291754756865                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 1905116.279069767334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 120585200.845665961504                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 86033319.238900631666                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst           66                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data           77                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data          402                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data         2785                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2012                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst      2168250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data      2253750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst       314750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data     11012500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst        32500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data        83750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst      1589250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data     77528000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  35066764000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     32852.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     29269.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     44964.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     27394.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     27916.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     36119.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     27837.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17428809.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4648140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2470545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            17907120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            7819560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     116166960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        295958820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        318079680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          763050825                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        516.228888                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    823641750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     49140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    605343250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1913520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1017060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             6254640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2552580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     116166960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        157947000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        431602080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          717453840                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        485.381033                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1127799750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     49140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    301185250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2261748068000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                40500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               18000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2909445650500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 820799                       # Simulator instruction rate (inst/s)
host_mem_usage                                 797660                       # Number of bytes of host memory used
host_op_rate                                   820799                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   370.14                       # Real time elapsed on the host
host_tick_rate                             1745592483                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   303811724                       # Number of instructions simulated
sim_ops                                     303811724                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.646116                       # Number of seconds simulated
sim_ticks                                646116205500                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued          735                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit            1                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified          856                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage        23896                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::swpipl                10547     84.12%     84.12% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1326     10.58%     94.70% # number of callpals executed
system.cpu0.kern.callpal::rti                     665      5.30%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 12538                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                     13204                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                     665                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                    2815     23.70%     23.70% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.03%     23.72% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    662      5.57%     29.30% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.01%     29.31% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   8397     70.69%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               11878                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2815     44.71%     44.71% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.05%     44.76% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     662     10.51%     55.27% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.02%     55.29% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2815     44.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 6296                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            644857859500     99.71%     99.71% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2339000      0.00%     99.71% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              260765000      0.04%     99.75% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 732500      0.00%     99.75% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1623112000      0.25%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        646744808000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.335239                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.530056                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel              666                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued         2649                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit          119                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified         3211                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage        66341                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      0.12%      0.13% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.02%      0.15% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 9274     82.01%     82.16% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1324     11.71%     93.86% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.01%     93.87% # number of callpals executed
system.cpu1.kern.callpal::rti                     683      6.04%     99.91% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.08%     99.99% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.01%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 11309                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                     12250                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                     663                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                    2847     26.81%     26.81% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    662      6.23%     33.04% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.01%     33.05% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   7110     66.95%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               10620                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     2847     44.79%     44.79% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     662     10.42%     55.21% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.02%     55.22% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    2846     44.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 6356                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            644529655000     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              259531500      0.04%     99.84% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 917000      0.00%     99.84% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             1062917000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        645853020500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.400281                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.598493                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch::kernel               35                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                663                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.600000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.001508                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.058496                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         258430000     52.11%     52.11% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           237521000     47.89%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued       353909                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit        12305                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified       394383                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage      3885265                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                    4      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  120      0.11%      0.12% # number of callpals executed
system.cpu2.kern.callpal::tbi                       5      0.00%      0.12% # number of callpals executed
system.cpu2.kern.callpal::swpipl                89102     83.58%     83.70% # number of callpals executed
system.cpu2.kern.callpal::rdps                   3119      2.93%     86.62% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     86.62% # number of callpals executed
system.cpu2.kern.callpal::rti                   14115     13.24%     99.86% # number of callpals executed
system.cpu2.kern.callpal::callsys                  61      0.06%     99.92% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.00%     99.92% # number of callpals executed
system.cpu2.kern.callpal::rdunique                 83      0.08%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                106613                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                    156268                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                     966                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                   47326     45.42%     45.42% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    320      0.31%     45.73% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    662      0.64%     46.36% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     46.36% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  55891     53.64%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              104200                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    43485     49.44%     49.44% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     320      0.36%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     662      0.75%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   43484     49.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                87952                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            623584363500     96.42%     96.42% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21              201510500      0.03%     96.45% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              348453000      0.05%     96.50% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 567500      0.00%     96.50% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            22612428500      3.50%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        646747323000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.918840                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.778014                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.844069                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel               9639                      
system.cpu2.kern.mode_good::user                 9640                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel            14234                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               9640                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.677181                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.807531                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      306719988500     47.23%     47.23% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        342731824500     52.77%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     120                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued         2043                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit            5                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified         5200                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage        45840                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::swpctx                    3      0.03%      0.03% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 8934     81.75%     81.78% # number of callpals executed
system.cpu3.kern.callpal::rdps                   1327     12.14%     93.92% # number of callpals executed
system.cpu3.kern.callpal::rti                     664      6.08%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 10928                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                     11594                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                     667                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                    2721     26.52%     26.52% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    662      6.45%     32.97% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.03%     33.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   6876     67.00%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               10262                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     2721     44.56%     44.56% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     662     10.84%     55.40% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.05%     55.45% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    2720     44.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 6106                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            645200966500     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              257456500      0.04%     99.84% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2159500      0.00%     99.84% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             1021542000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        646482124500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.395579                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.595011                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel              667                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                 32980992                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                4019                       # Number of full page size DMA writes.
system.disks.dma_write_txs                       4033                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         1079                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5360349                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10713228                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                   206801                       # Number of branches fetched
system.switch_cpus0.committedInsts            1420421                       # Number of instructions committed
system.switch_cpus0.committedOps              1420421                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_hits              494370                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits              318976                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_hits             175394                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.idle_fraction            0.996283                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses         152877                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits             152877                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.003717                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              1293490340                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      4807411.245273                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts       100343                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls              66510                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      1288682928.754727                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses      1363096                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts             1363096                       # number of integer instructions
system.switch_cpus0.num_int_register_reads      1870634                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      1083887                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts             318982                       # Number of load instructions
system.switch_cpus0.num_mem_refs               495039                       # number of memory refs
system.switch_cpus0.num_store_insts            176057                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass         6608      0.47%      0.47% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           849732     59.82%     60.29% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            5433      0.38%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     60.67% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          327762     23.07%     83.75% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         177381     12.49%     96.23% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%     96.23% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%     96.23% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         53505      3.77%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1420421                       # Class of executed instruction
system.switch_cpus1.Branches                   194803                       # Number of branches fetched
system.switch_cpus1.committedInsts            1349544                       # Number of instructions committed
system.switch_cpus1.committedOps              1349544                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses           54814                       # DTB accesses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_hits              461119                       # DTB hits
system.switch_cpus1.dtb.data_misses               147                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses           34510                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits              290933                       # DTB read hits
system.switch_cpus1.dtb.read_misses               129                       # DTB read misses
system.switch_cpus1.dtb.write_accesses          20304                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_hits             170186                       # DTB write hits
system.switch_cpus1.dtb.write_misses               18                       # DTB write misses
system.switch_cpus1.idle_fraction            0.996547                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses         301349                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits             301228                       # ITB hits
system.switch_cpus1.itb.fetch_misses              121                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.003453                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              1291704549                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      4460239.299253                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts       107857                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses           385                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                  385                       # number of float instructions
system.switch_cpus1.num_fp_register_reads          220                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls              50899                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      1287244309.700747                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses      1295938                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts             1295938                       # number of integer instructions
system.switch_cpus1.num_int_register_reads      1790942                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes      1017879                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts             291192                       # Number of load instructions
system.switch_cpus1.num_mem_refs               462112                       # number of memory refs
system.switch_cpus1.num_store_insts            170920                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass        11746      0.87%      0.87% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           815197     60.40%     61.27% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            4268      0.32%     61.58% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     61.58% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          296192     21.95%     83.53% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         171002     12.67%     96.20% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead          137      0.01%     96.21% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          199      0.01%     96.23% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         50911      3.77%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           1349701                       # Class of executed instruction
system.switch_cpus2.Branches                 17023926                       # Number of branches fetched
system.switch_cpus2.committedInsts          181795047                       # Number of instructions committed
system.switch_cpus2.committedOps            181795047                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses        35962676                       # DTB accesses
system.switch_cpus2.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus2.dtb.data_hits            64253387                       # DTB hits
system.switch_cpus2.dtb.data_misses             48345                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses         9863360                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_hits            20659619                       # DTB read hits
system.switch_cpus2.dtb.read_misses             17930                       # DTB read misses
system.switch_cpus2.dtb.write_accesses       26099316                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus2.dtb.write_hits           43593768                       # DTB write hits
system.switch_cpus2.dtb.write_misses            30415                       # DTB write misses
system.switch_cpus2.idle_fraction            0.001990                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses      102109496                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits          102109190                       # ITB hits
system.switch_cpus2.itb.fetch_misses              306                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.998010                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              1293495550                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      1290921557.415462                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts     15183892                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses         10566                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                10566                       # number of float instructions
system.switch_cpus2.num_fp_register_reads          970                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes          974                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            1322170                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      2573992.584538                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    166617845                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           166617845                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    239303980                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    105342771                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts           20680909                       # Number of load instructions
system.switch_cpus2.num_mem_refs             64306129                       # number of memory refs
system.switch_cpus2.num_store_insts          43625220                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass     14426538      7.93%      7.93% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        101687574     55.92%     63.85% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          118558      0.07%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd           9059      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            110      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             39      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        20937471     11.51%     75.44% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       43646364     24.00%     99.44% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead          683      0.00%     99.44% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite          674      0.00%     99.44% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       1016342      0.56%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         181843413                       # Class of executed instruction
system.switch_cpus3.Branches                   144592                       # Number of branches fetched
system.switch_cpus3.committedInsts            1004160                       # Number of instructions committed
system.switch_cpus3.committedOps              1004160                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses              24                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_hits              342636                       # DTB hits
system.switch_cpus3.dtb.data_misses                 2                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses              24                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits              220071                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 2                       # DTB read misses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_hits             122565                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.idle_fraction            0.997419                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses         138334                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits             138334                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.002581                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              1292964249                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      3336623.581160                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts        70186                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls              41878                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      1289627625.418840                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses       960375                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts              960375                       # number of integer instructions
system.switch_cpus3.num_int_register_reads      1325309                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       771078                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts             220090                       # Number of load instructions
system.switch_cpus3.num_mem_refs               343328                       # number of memory refs
system.switch_cpus3.num_store_insts            123238                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass         6391      0.64%      0.64% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           599326     59.68%     60.32% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            3838      0.38%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus3.op_class::MemRead          224213     22.33%     83.03% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite         123179     12.27%     95.30% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead           66      0.01%     95.31% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite           64      0.01%     95.31% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         47074      4.69%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total           1004162                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests       391962                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         4618                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5538250                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7755                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11343400                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          12373                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                3501                       # Transaction distribution
system.membus.trans_dist::ReadResp            1620026                       # Transaction distribution
system.membus.trans_dist::WriteReq               8252                       # Transaction distribution
system.membus.trans_dist::WriteResp              8252                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3749403                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1601014                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1936                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            534                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3227639                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3227619                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1616525                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        515328                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1369                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port      1032782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total      1032782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        23506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14522662                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     14546168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15578950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     32980992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     32980992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        39005                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    516936960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    516975965                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               549956957                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2997                       # Total snoops (count)
system.membus.snoopTraffic                      69056                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5373715                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000456                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.021339                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5371267     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                    2448      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5373715                       # Request fanout histogram
system.membus.reqLayer0.occupancy            22228497                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         25715020662                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7064929                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        25551632778                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.0                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       516391                       # number of demand (read+write) misses
system.iocache.demand_misses::total            516391                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       516391                       # number of overall misses
system.iocache.overall_misses::total           516391                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  60568313029                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  60568313029                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  60568313029                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  60568313029                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       516391                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          516391                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       516391                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         516391                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117291.573689                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117291.573689                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117291.573689                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117291.573689                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1141                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   70                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    16.300000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         515328                       # number of writebacks
system.iocache.writebacks::total               515328                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       516391                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       516391                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       516391                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       516391                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  34718078648                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  34718078648                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  34718078648                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  34718078648                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67232.152861                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67232.152861                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67232.152861                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67232.152861                       # average overall mshr miss latency
system.iocache.replacements                    516391                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide         1063                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             1063                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide    131606180                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total    131606180                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide         1063                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           1063                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 123806.378175                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123806.378175                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide         1063                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total         1063                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     78456180                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     78456180                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 73806.378175                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 73806.378175                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       515328                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       515328                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  60436706849                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  60436706849                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       515328                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       515328                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117278.135186                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117278.135186                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       515328                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       515328                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  34639622468                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  34639622468                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67218.591786                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67218.591786                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 516391                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               516391                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              4647519                       # Number of tag accesses
system.iocache.tags.data_accesses             4647519                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         1944                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples          972                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 3972403.806584                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 47226917.570850                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10          972    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value       169500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    973999500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total          972                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 644842286500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED   3861176500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions         1341                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples          670                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 963743476.119403                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 91270002.447347                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10          670    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974544500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total          670                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON   3004792000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 645708129000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260732729500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         1345                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples          673                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 960194005.200594                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 97595000.883120                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10          673    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value     25762500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973849500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total          673                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON   2651073500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 646210565500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260584011500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         1335                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          668                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 966064002.245509                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 77350325.517664                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          668    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value      4349500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974543000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          668                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON   3618466500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 645330753500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260496430500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670452.260474                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974246.535057                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251385617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018557383                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  649175707500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2909445650500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24109504                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    181572206                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       205681710                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24109504                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    181572206                       # number of overall hits
system.cpu2.icache.overall_hits::total      205681710                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst       276734                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        671597                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst       276734                       # number of overall misses
system.cpu2.icache.overall_misses::total       671597                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst   4205730000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   4205730000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst   4205730000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   4205730000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504367                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    181848940                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    206353307                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504367                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    181848940                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    206353307                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.001522                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003255                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.001522                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003255                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 15197.735009                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  6262.282291                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 15197.735009                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  6262.282291                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches             9706                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks       867332                       # number of writebacks
system.cpu2.icache.writebacks::total           867332                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         1060                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1060                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         1060                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1060                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst       275674                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       275674                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher       197468                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst       275674                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       473142                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst   3912808500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   3912808500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher   2675427932                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst   3912808500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   6588236432                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.001516                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001336                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.001516                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002293                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 14193.607304                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14193.607304                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 13548.665769                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 14193.607304                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13924.437974                       # average overall mshr miss latency
system.cpu2.icache.replacements                867332                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24109504                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    181572206                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      205681710                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst       276734                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       671597                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst   4205730000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   4205730000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504367                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    181848940                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    206353307                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.001522                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003255                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 15197.735009                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  6262.282291                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         1060                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1060                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst       275674                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       275674                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst   3912808500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   3912808500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.001516                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001336                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 14193.607304                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14193.607304                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher       197468                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total       197468                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher   2675427932                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total   2675427932                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 13548.665769                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 13548.665769                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2909445650500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2909445650500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          487.659620                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          204870989                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           867493                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           236.164429                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   373.932263                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher    49.182691                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    64.544666                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.730336                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.096060                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.126064                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.952460                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022          169                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          343                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::0           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::1           26                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::2           20                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::3           55                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::4           51                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           62                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           65                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.330078                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.669922                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        413574619                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       413574619                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2909445650500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281411                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     58699096                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        65980507                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281411                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     58699096                       # number of overall hits
system.cpu2.dcache.overall_hits::total       65980507                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290766                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      5158659                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5449425                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290766                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      5158659                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5449425                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 398097853000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 398097853000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 398097853000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 398097853000                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572177                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     63857755                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     71429932                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572177                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     63857755                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     71429932                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038399                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.080784                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.076290                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038399                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.080784                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.076290                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 77170.802141                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 73053.185061                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 77170.802141                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 73053.185061                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      3559780                       # number of writebacks
system.cpu2.dcache.writebacks::total          3559780                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      5158659                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      5158659                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      5158659                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      5158659                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data         9430                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         9430                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 392939194000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 392939194000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 392939194000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 392939194000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    580244000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    580244000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.080784                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.072220                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.080784                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.072220                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 76170.802141                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 76170.802141                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 76170.802141                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 76170.802141                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 61531.707317                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 61531.707317                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements               5333502                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486505                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     18644014                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       23130519                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152835                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      1827725                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1980560                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 130216813000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 130216813000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639340                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     20471739                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     25111079                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032943                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.089280                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.078872                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 71245.298390                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 65747.471927                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1827725                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1827725                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         3262                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         3262                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 128389088000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 128389088000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    580244000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    580244000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.089280                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.072786                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 70245.298390                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 70245.298390                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 177879.828326                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 177879.828326                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2794906                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     40055082                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      42849988                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      3330934                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      3468865                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 267881040000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 267881040000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932837                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     43386016                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     46318853                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047030                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.076774                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.074891                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 80422.199899                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 77224.406254                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      3330934                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      3330934                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data         6168                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         6168                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 264550106000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 264550106000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.076774                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.071913                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 79422.199899                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 79422.199899                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data       177434                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       228754                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data        11758                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        27181                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data    163280000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    163280000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data       189192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       255935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.062149                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.106203                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 13886.715428                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  6007.137339                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data        11758                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        11758                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data    151522000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    151522000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.062149                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.045941                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 12886.715428                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12886.715428                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data       188954                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       232327                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data          225                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        22410                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data      2496500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      2496500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data       189179                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       254737                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.001189                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.087973                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data 11095.555556                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total   111.401160                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data          225                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          225                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data      2271500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      2271500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.001189                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000883                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data 10095.555556                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 10095.555556                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2909445650500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          787.718920                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           71616737                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          5444967                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.152832                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   560.476383                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   227.242538                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.547340                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.221917                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.769257                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1021                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          756                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          119                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.997070                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        149327196                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       149327196                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923860.866929                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588503.022217                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304126000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252965817000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  649175707500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2909445650500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271732                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst      1615160                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15886892                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271732                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst      1615160                       # number of overall hits
system.cpu3.icache.overall_hits::total       15886892                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst        11373                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        350368                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst        11373                       # number of overall misses
system.cpu3.icache.overall_misses::total       350368                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    216223000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    216223000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    216223000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    216223000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610727                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst      1626533                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16237260                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610727                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst      1626533                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16237260                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.006992                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.021578                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.006992                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.021578                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 19011.958146                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total   617.131131                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 19011.958146                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total   617.131131                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks       350341                       # number of writebacks
system.cpu3.icache.writebacks::total           350341                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           27                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           27                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst        11346                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        11346                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher          517                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst        11346                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        11863                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    203556000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    203556000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher     30559422                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    203556000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    234115422                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.006976                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000699                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.006976                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000731                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 17940.772078                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 17940.772078                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 59109.133462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 17940.772078                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 19734.925567                       # average overall mshr miss latency
system.cpu3.icache.replacements                350341                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271732                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst      1615160                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15886892                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst        11373                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       350368                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    216223000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    216223000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610727                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst      1626533                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16237260                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.006992                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.021578                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 19011.958146                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total   617.131131                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           27                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst        11346                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        11346                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    203556000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    203556000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.006976                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000699                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 17940.772078                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 17940.772078                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher          517                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total          517                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher     30559422                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total     30559422                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 59109.133462                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 59109.133462                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2909445650500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2909445650500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          503.292625                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           15373622                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           350346                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            43.881255                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   389.143654                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher     3.915428                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   110.233542                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.760046                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.007647                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.215300                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.982993                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022           26                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::4           23                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          474                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.050781                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         32825378                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        32825378                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2909445650500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632185                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data       550997                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5183182                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632185                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data       550997                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5183182                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202012                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data        18766                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        220778                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202012                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data        18766                       # number of overall misses
system.cpu3.dcache.overall_misses::total       220778                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data    442603500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    442603500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data    442603500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    442603500                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834197                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data       569763                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5403960                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834197                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data       569763                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5403960                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.032937                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.040855                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.032937                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.040855                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 23585.393797                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  2004.744585                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 23585.393797                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  2004.744585                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       109574                       # number of writebacks
system.cpu3.dcache.writebacks::total           109574                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        18766                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        18766                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        18766                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        18766                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data          690                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          690                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data    423837500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    423837500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data    423837500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    423837500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data       680500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       680500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.032937                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003473                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.032937                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003473                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 22585.393797                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 22585.393797                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 22585.393797                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 22585.393797                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data   986.231884                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total   986.231884                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements                152511                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791076                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data       325350                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3116426                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data         9155                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       118767                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data    111506000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    111506000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900688                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data       334505                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3235193                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.027369                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.036711                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 12179.792463                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total   938.863489                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data         9155                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         9155                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data    102351000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    102351000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.027369                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002830                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 11179.792463                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 11179.792463                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       170125                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       170125                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841109                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data       225647                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2066756                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92400                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data         9611                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       102011                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    331097500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    331097500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data       235258                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2168767                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.040853                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.047036                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 34449.849131                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  3245.703895                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data         9611                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         9611                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data          686                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          686                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    321486500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    321486500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.040853                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.004432                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 33449.849131                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 33449.849131                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data         3759                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        59516                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data          205                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        14086                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data      2539000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2539000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data         3964                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        73602                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.051715                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.191381                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 12385.365854                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total   180.249894                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data          205                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          205                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data      2334000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2334000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.051715                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.002785                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 11385.365854                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11385.365854                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data         3720                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        52226                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data          235                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        18497                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data      4841000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      4841000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data         3955                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        70723                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.059418                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.261542                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data        20600                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total   261.718116                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data          235                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          235                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data      4606000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      4606000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.059418                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.003323                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data        19600                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total        19600                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2909445650500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          970.434960                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5215639                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           201063                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            25.940322                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   775.570145                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   194.864815                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.757393                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.190298                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.947690                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          875                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          874                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.854492                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         11298508                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        11298508                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241360.778005                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203308.237849                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000425000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  649175707500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2909445650500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      1725215                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        73768362                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      1725215                       # number of overall hits
system.cpu0.icache.overall_hits::total       73768362                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         9739                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        511174                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         9739                       # number of overall misses
system.cpu0.icache.overall_misses::total       511174                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    223502000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    223502000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    223502000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    223502000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      1734954                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     74279536                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      1734954                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     74279536                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.005613                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006882                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.005613                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006882                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 22949.173426                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total   437.232723                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 22949.173426                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total   437.232723                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       511039                       # number of writebacks
system.cpu0.icache.writebacks::total           511039                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           17                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           17                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         9722                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         9722                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher          429                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         9722                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        10151                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    212904000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    212904000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher     23467897                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    212904000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    236371897                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.005604                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000131                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.005604                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000137                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 21899.197696                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21899.197696                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 54703.722611                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 21899.197696                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23285.577480                       # average overall mshr miss latency
system.cpu0.icache.replacements                511039                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      1725215                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       73768362                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         9739                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       511174                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    223502000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    223502000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      1734954                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     74279536                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.005613                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006882                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 22949.173426                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total   437.232723                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           17                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         9722                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         9722                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    212904000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    212904000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.005604                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000131                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 21899.197696                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21899.197696                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher          429                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total          429                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher     23467897                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total     23467897                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 54703.722611                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 54703.722611                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2909445650500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2909445650500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.589800                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           73104041                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           511074                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           143.040031                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   397.359842                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher     0.364515                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   113.865443                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.776093                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.000712                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.222393                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999199                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022           14                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          498                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          466                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.027344                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        149070658                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       149070658                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2909445650500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data       578627                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15304274                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725647                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data       578627                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15304274                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data        11678                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2595020                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583342                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data        11678                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2595020                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data    170864000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    170864000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data    170864000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    170864000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data       590305                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17899294                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data       590305                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17899294                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.019783                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.144979                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.019783                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.144979                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 14631.272478                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total    65.843038                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 14631.272478                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total    65.843038                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1354247                       # number of writebacks
system.cpu0.dcache.writebacks::total          1354247                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data        11678                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        11678                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data        11678                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        11678                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data          991                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          991                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data    159186000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    159186000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data    159186000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    159186000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data     56423000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     56423000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.019783                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000652                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.019783                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000652                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 13631.272478                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13631.272478                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 13631.272478                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13631.272478                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 56935.418769                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 56935.418769                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements               2549976                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data       369416                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10139568                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294905                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data         6096                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2301001                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     76191500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     76191500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data       375512                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12440569                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.016234                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.184959                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 12498.605643                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total    33.112328                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         6096                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         6096                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data          235                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          235                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     70095500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     70095500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     56423000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     56423000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.016234                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000490                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 11498.605643                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11498.605643                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 240097.872340                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 240097.872340                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data       209211                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5164706                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         5582                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       294019                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     94672500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     94672500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data       214793                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5458725                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.025988                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.053862                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 16960.318882                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total   321.994497                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         5582                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         5582                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data          756                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          756                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     89090500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     89090500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.025988                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.001023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 15960.318882                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 15960.318882                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data         5147                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       211577                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data          139                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12644                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      2077500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      2077500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data         5286                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       224221                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.026296                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.056391                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 14946.043165                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total   164.307181                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data          139                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          139                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data      1938500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1938500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.026296                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000620                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 13946.043165                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13946.043165                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data         4353                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       212084                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data          858                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        11849                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data     13848000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     13848000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data         5211                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       223933                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.164652                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.052913                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data 16139.860140                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  1168.706220                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data          858                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          858                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data     12990000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     12990000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.164652                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.003832                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data 15139.860140                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 15139.860140                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2909445650500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          990.267770                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17856535                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2585719                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.905830                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   784.648954                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   205.618816                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.766259                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.200800                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.967058                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          923                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          912                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.901367                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         39281538                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        39281538                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141467.542812                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917632.110545                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744225000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  649175707500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2909445650500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst      1940779                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6956064                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst      1940779                       # number of overall hits
system.cpu1.icache.overall_hits::total        6956064                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst        12490                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         50221                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst        12490                       # number of overall misses
system.cpu1.icache.overall_misses::total        50221                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    248703500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    248703500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    248703500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    248703500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst      1953269                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7006285                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst      1953269                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7006285                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.006394                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007168                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.006394                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007168                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 19912.209768                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  4952.181358                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 19912.209768                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  4952.181358                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches               33                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks        50818                       # number of writebacks
system.cpu1.icache.writebacks::total            50818                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst          102                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          102                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst          102                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          102                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst        12388                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        12388                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher         1236                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst        12388                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13624                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    230878500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    230878500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher     51141518                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    230878500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    282020018                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.006342                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001768                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.006342                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001945                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 18637.269939                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18637.269939                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 41376.632686                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 18637.269939                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 20700.236201                       # average overall mshr miss latency
system.cpu1.icache.replacements                 50818                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst      1940779                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6956064                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst        12490                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        50221                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    248703500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    248703500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst      1953269                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7006285                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.006394                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007168                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 19912.209768                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  4952.181358                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst          102                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          102                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst        12388                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        12388                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    230878500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    230878500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.006342                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001768                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 18637.269939                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18637.269939                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher         1236                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total         1236                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher     51141518                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total     51141518                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 41376.632686                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 41376.632686                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2909445650500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2909445650500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          502.044783                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6071881                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            50843                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           119.424129                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   387.910393                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher    59.189982                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    54.944408                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.757637                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.115605                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.107313                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.980556                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022          268                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          244                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::4          266                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          232                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.523438                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.476562                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14063925                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14063925                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2909445650500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data       647584                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2293810                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data       647584                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2293810                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data        20811                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         55531                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data        20811                       # number of overall misses
system.cpu1.dcache.overall_misses::total        55531                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data    601713500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    601713500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data    601713500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    601713500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data       668395                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2349341                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data       668395                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2349341                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.031136                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.023637                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.031136                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.023637                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 28913.242996                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 10835.632349                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 28913.242996                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 10835.632349                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        26316                       # number of writebacks
system.cpu1.dcache.writebacks::total            26316                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data        20811                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        20811                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data        20811                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        20811                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data          674                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          674                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data    580902500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    580902500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data    580902500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    580902500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.031136                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.008858                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.031136                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.008858                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 27913.242996                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27913.242996                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 27913.242996                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27913.242996                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 40539                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data       387457                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1440857                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data        10598                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        33362                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data    122770000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    122770000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data       398055                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1474219                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.026624                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.022630                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 11584.261181                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  3679.935256                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data        10598                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        10598                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data    112172000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    112172000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.026624                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007189                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 10584.261181                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10584.261181                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data       260127                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        852953                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        10213                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        22169                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    478943500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    478943500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data       270340                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       875122                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.037778                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.025332                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 46895.476354                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21604.199558                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        10213                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        10213                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data          674                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          674                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    468730500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    468730500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.037778                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.011670                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 45895.476354                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 45895.476354                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data         4189                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16033                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          216                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1190                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data      2753000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      2753000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data         4405                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.049035                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.069094                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 12745.370370                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  2313.445378                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          216                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          216                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      2537000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2537000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.049035                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.012541                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 11745.370370                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11745.370370                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data         4144                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15412                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data          251                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1721                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data      4984500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      4984500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data         4395                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17133                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.057110                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.100449                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data 19858.565737                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  2896.281232                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data          251                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          251                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data      4734500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      4734500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.057110                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.014650                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data 18862.549801                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 18862.549801                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2909445650500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          915.995487                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2030116                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            52178                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            38.907509                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   707.473559                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   208.521928                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.690892                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.203635                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.894527                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          929                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          928                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.907227                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          4820501                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         4820501                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               3501                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2343636                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              8252                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             8252                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6690462                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       491592                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3328200                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3837                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1354                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           5191                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3333301                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3333301                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        491594                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1849604                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1369                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        18324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12705                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        23116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        18948                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      1419087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     15520497                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        14253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         6316                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17033246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       781824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        79522                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       986240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       534208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     60547712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    551435047                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       608128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        83412                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              615056093                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4860230                       # Total snoops (count)
system.tol2bus.snoopTraffic                 207734272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10538293                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.050160                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.340830                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10260505     97.36%     97.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 135134      1.28%     98.65% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  36569      0.35%     98.99% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 104011      0.99%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   2074      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10538293                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9668789525                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        7761473889                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         709557469                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           4340988                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           7281624                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5861472                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9489558                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          11391486                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          11872175                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7999                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher          183                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher          787                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher       194230                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher          211                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst         4497                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data          569                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         5532                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data         4096                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst       270244                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data       332360                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst         3507                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data          475                       # number of demand (read+write) hits
system.l2.demand_hits::total                   816691                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher          183                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher          787                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher       194230                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher          211                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst         4497                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data          569                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         5532                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data         4096                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst       270244                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data       332360                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst         3507                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data          475                       # number of overall hits
system.l2.overall_hits::total                  816691                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher          246                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher          449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher         3238                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher          306                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst         1182                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data          276                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst          938                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data          252                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst         5317                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data      4831826                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst          727                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data          215                       # number of demand (read+write) misses
system.l2.demand_misses::total                4844972                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher          246                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher          449                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher         3238                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher          306                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst         1182                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data          276                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst          938                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data          252                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst         5317                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data      4831826                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst          727                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data          215                       # number of overall misses
system.l2.overall_misses::total               4844972                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher     21123422                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher     41313449                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher    287614502                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher     27840957                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst     96340500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data     26137000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst     83369000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data     22592500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst    465191500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data 381724418500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst     64147500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data     19688500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     382879777330                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher     21123422                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher     41313449                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher    287614502                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher     27840957                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst     96340500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data     26137000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst     83369000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data     22592500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst    465191500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data 381724418500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst     64147500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data     19688500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    382879777330                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher          429                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher         1236                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher       197468                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher          517                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst         5679                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data          845                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst         6470                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data         4348                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst       275561                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      5164186                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst         4234                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data          690                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5661663                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher          429                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher         1236                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher       197468                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher          517                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst         5679                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data          845                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst         6470                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data         4348                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst       275561                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      5164186                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst         4234                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data          690                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5661663                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.573427                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.363269                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.016398                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.591876                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.208135                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.326627                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.144977                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.057958                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.019295                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.935641                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.171705                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.311594                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.855751                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.573427                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.363269                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.016398                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.591876                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.208135                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.326627                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.144977                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.057958                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.019295                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.935641                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.171705                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.311594                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.855751                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 85867.569106                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 92012.135857                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 88824.738110                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 90983.519608                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 81506.345178                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 94699.275362                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 88879.530917                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 89652.777778                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 87491.348505                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 79002.103656                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 88235.900963                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 91574.418605                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79026.210540                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 85867.569106                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 92012.135857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 88824.738110                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 90983.519608                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 81506.345178                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 94699.275362                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 88879.530917                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 89652.777778                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 87491.348505                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 79002.103656                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 88235.900963                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 91574.418605                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79026.210540                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3234075                       # number of writebacks
system.l2.writebacks::total                   3234075                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.icache.prefetcher           72                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.icache.prefetcher          142                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.icache.prefetcher            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.icache.prefetcher           70                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.inst          569                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst          469                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst          205                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1530                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.icache.prefetcher           72                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.icache.prefetcher          142                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.icache.prefetcher            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.icache.prefetcher           70                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst          569                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst          469                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst          205                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1530                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher          174                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher          307                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher         3236                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher          236                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst          613                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data          276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst          469                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data          252                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst         5316                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data      4831826                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst          522                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data          215                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4843442                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher          174                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher          307                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher         3236                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher          236                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst          613                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data          276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst          469                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data          252                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst         5316                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data      4831826                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst          522                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data          215                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4843442                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data          983                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data          664                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data         9425                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data          681                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        11753                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher     13325422                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher     25957949                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher    255180503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher     19606961                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst     44359501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data     23377000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst     38810500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data     20072500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst    412013000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data 333406156504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst     42405000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data     17538500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 334318803340                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher     13325422                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher     25957949                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher    255180503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher     19606961                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst     44359501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data     23377000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst     38810500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data     20072500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst    412013000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data 333406156504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst     42405000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data     17538500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 334318803340                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data     53475000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data    539444500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus3.data       630500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    593550000                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.405594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.248382                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.016387                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.456480                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.107942                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.326627                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.072488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.057958                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.019292                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.935641                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.123288                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.311594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.855480                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.405594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.248382                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.016387                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.456480                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.107942                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.326627                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.072488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.057958                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.019292                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.935641                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.123288                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.311594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.855480                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 76582.885057                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 84553.579805                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 78856.768541                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 83080.343220                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 72364.601958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 84699.275362                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 82751.599147                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 79652.777778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 77504.326561                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 69002.103243                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 81235.632184                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 81574.418605                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69025.045276                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 76582.885057                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 84553.579805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 78856.768541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 83080.343220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 72364.601958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 84699.275362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 82751.599147                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 79652.777778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 77504.326561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 69002.103243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 81235.632184                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 81574.418605                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69025.045276                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 54399.796541                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 57235.490716                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data   925.844347                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 50501.999489                       # average overall mshr uncacheable latency
system.l2.replacements                        4845481                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data          235                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data         3262                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         3501                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     53475000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    539444500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data       630500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    593550000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 227553.191489                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 165372.317597                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       157625                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 169537.275064                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data          748                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data          664                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data         6163                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data          677                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         8252                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks      3456387                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3456387                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3456387                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3456387                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       343625                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           343625                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       343625                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       343625                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          221                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           221                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data         1986                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data           19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data          231                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data           26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2262                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data          396                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data          394                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data          382                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1178                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data       147500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       177000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data         2382                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data          413                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data          237                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data          408                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3440                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.166247                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.953995                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.025316                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.936275                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.342442                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data 24583.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data    77.225131                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   150.254669                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data          396                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data          394                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data          382                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1178                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      7852500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data      7882000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data       117000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data      7607500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     23459000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.166247                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.953995                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.025316                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.936275                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.342442                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19829.545455                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 20005.076142                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19914.921466                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19914.261460                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data          659                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data          143                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                820                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data          133                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data          134                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data          131                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              402                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data        88500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       118000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data          792                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data          142                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data          147                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data          141                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1222                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.167929                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.943662                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.027211                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.929078                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.328969                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus1.data   220.149254                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data        22125                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   293.532338                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data          133                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data          134                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data          131                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          402                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data      2625000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data      2697000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data        78000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data      2607000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      8007000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.167929                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.943662                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.027211                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.929078                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.328969                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19736.842105                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 20126.865672                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19900.763359                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19917.910448                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data            8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data         2012                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data       102639                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data          149                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                104808                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data           85                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          126                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data      3227650                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data          119                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3227980                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data      8104500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data     11328500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data 258467425500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data     11118000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  258497976500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data           93                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         2138                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data      3330289                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data          268                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3332788                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.913978                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.058934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.969180                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.444030                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.968552                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 95347.058824                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 89908.730159                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 80079.136678                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 93428.571429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80080.414532                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data           85                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          126                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data      3227650                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data          119                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3227980                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data      7254500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data     10068500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data 226190924003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data      9928000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 226218175003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.913978                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.058934                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.969180                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.444030                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.968552                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 85347.058824                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 79908.730159                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 70079.136215                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 83428.571429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70080.414068                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher          183                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher          787                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher       194230                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher          211                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst         4497                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         5532                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst       270244                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst         3507                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             479191                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher          246                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher          449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher         3238                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher          306                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst         1182                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst          938                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst         5317                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst          727                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12403                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher     21123422                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher     41313449                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher    287614502                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher     27840957                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst     96340500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst     83369000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst    465191500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst     64147500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1086940830                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher          429                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher         1236                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher       197468                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher          517                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst         5679                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst         6470                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst       275561                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst         4234                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         491594                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.573427                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.363269                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.016398                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.591876                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.208135                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.144977                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.019295                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.171705                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.025230                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 85867.569106                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 92012.135857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 88824.738110                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 90983.519608                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 81506.345178                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 88879.530917                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 87491.348505                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 88235.900963                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87635.316456                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.icache.prefetcher           72                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.icache.prefetcher          142                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.icache.prefetcher            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.icache.prefetcher           70                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst          569                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst          469                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus2.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst          205                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1530                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher          174                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher          307                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher         3236                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher          236                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst          613                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst          469                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst         5316                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst          522                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        10873                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher     13325422                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher     25957949                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher    255180503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher     19606961                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst     44359501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst     38810500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst    412013000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst     42405000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    851658836                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.405594                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.248382                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.016387                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.456480                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.107942                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.072488                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.019292                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.123288                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.022118                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 76582.885057                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 84553.579805                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 78856.768541                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 83080.343220                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 72364.601958                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 82751.599147                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 77504.326561                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 81235.632184                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78327.861308                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data          561                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data         2084                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data       229721                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data          326                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            232692                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data          191                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data          126                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data      1604176                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data           96                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1604589                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data     18032500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data     11264000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data 123256993000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data      8570500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 123294860000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data          752                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data         2210                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      1833897                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data          422                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1837281                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.253989                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.057014                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.874736                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.227488                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.873350                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 94410.994764                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 89396.825397                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 76835.081063                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 89276.041667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76838.903919                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data          191                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data          126                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data      1604176                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data           96                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1604589                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     16122500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     10004000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 107215232501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data      7610500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 107248969501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.253989                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.057014                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.874736                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.227488                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.873350                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 84410.994764                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 79396.825397                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 66835.080752                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 79276.041667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66838.903608                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32766.466679                       # Cycle average of tags in use
system.l2.tags.total_refs                    12482748                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4846850                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.575435                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      79.944690                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       12.071789                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       60.654124                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher     1.037233                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        5.629500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       19.846557                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher     3.223753                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst       18.162365                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data       50.252210                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher   134.147604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst       17.875716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data       37.787784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher     1.877354                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst     6.255359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data     4.168720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     5.958953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data    41.066527                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst   130.788385                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data 32114.014955                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst     4.708980                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data    16.994119                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002440                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.001851                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000606                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.000098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.001534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.004094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000546                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.001153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.000057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.000127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.001253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.003991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.980042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.000144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.000519                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999953                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           342                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32426                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          235                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          908                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        31085                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           93                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.010437                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.989563                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  93532930                       # Number of tag accesses
system.l2.tags.data_accesses                 93532930                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher        11136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher        19648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher       207104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher        15104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst        39232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data        17664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst        30016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        16128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst       340224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data    309212800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst        33408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data        13696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          309956160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst        39232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst        30016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst       340224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst        33408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        442880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    239961792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       239961792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher          174                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher          307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher         3236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher          236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst          613                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data          276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst          469                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data          252                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst         5316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data      4831450                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst          522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data          214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4843065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3749403                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3749403                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher        17235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher        30409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher       320537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher        23377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst        60720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data        27339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst        46456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data        24961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst       526568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data    478571497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst        51706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data        21197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             479722003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst        60720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst        46456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst       526568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst        51706                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           685449                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      371391075                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            371391075                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      371391075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher        17235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher        30409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher       320537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher        23377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst        60720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data        27339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst        46456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data        24961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst       526568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data    478571497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst        51706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data        21197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            851113077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3749403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples       174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples       307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples      3236.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples       236.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       613.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples       276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       469.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       251.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      5316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   4831447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       522.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002967214500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       225062                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       225062                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12946734                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3542403                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4843065                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3749403                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4843065                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3749403                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            303531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            302728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            305740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            307579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            310005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            312235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            308791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            307144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            303795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            300423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           298991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           297034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           294186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           294927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           296491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           299461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            234735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            234447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            234685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            234652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            234705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            234746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            234779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            234685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            233417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            233707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           234246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           234251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           233785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           234393                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  45943905468                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24215305000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            136751299218                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9486.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28236.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       849                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4339514                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3414786                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4843065                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3749403                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4839879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 203170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 203964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 204860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 205988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 208236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 212249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 216503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 222886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 230597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 239185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 233105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 233395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 234541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 233953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 236650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 239159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  20779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  19986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  16247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2613                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       838148                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    656.108048                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   450.218498                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   396.838037                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       139226     16.61%     16.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        72700      8.67%     25.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        53991      6.44%     31.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        43868      5.23%     36.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        40056      4.78%     41.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        36640      4.37%     46.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        40110      4.79%     50.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        41847      4.99%     55.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       369710     44.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       838148                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       225062                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.518533                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     33.918686                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         216869     96.36%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         3032      1.35%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         4147      1.84%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          386      0.17%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          315      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           58      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           58      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           26      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           57      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           14      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           15      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            9      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           28      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            7      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            9      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           15      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        225062                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       225062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.659387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.456733                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.399291                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        216058     96.00%     96.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          2572      1.14%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27          4835      2.15%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31           141      0.06%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           336      0.15%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39           187      0.08%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43           131      0.06%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            42      0.02%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            62      0.03%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55            53      0.02%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59            68      0.03%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63            58      0.03%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67            59      0.03%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71            59      0.03%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75            30      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79            52      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83            46      0.02%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87            28      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91            44      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             8      0.00%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99            93      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103           20      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            8      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111           11      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            4      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            5      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            7      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            3      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            8      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::148-151            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-155            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::156-159            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::164-167            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-171            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-179            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::188-191            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-195            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::200-203            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-211            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::216-219            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-227            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::228-231            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        225062                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              309955904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239961280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               309956160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            239961792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       479.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       371.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    479.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    371.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  646122823000                       # Total gap between requests
system.mem_ctrls.avgGap                      75196.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher        11136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher        19648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher       207104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher        15104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst        39232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data        17664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst        30016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data        16064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst       340224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data    309212608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst        33408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data        13696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239961280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 17235.289728389267                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 30409.390497790260                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 320536.767592342920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 23376.599861493491                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 60719.727606336906                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 27338.735431238150                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 46456.039555256131                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 24862.400700147737                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 526567.817219065269                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 478571200.300903141499                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 51705.869185167801                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 21197.425298133927                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 371390282.363069415092                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher          174                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher          307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher         3236                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher          236                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst          613                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data          276                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst          469                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data          252                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst         5316                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data      4831450                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst          522                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data          214                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3749403                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher      5926005                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher     12998769                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher    118692587                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher      9602005                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst     18667000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data     11983500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst     19141250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data      9729250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst    191690135                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data 136323707468                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst     20447999                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data      8713250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15861599009432                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     34057.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     42341.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     36678.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     40686.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     30451.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     43418.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     40812.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     38608.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     36059.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     28215.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     39172.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     40716.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4230433.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2981899620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1584894465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         17031099120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9771636420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     51004056480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     168541586580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     106178866080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       357094038765                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        552.677732                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 271824292984                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21575320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 352723624516                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3002548500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1595880990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17548377840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9800236800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     51004056480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     175227374220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     100551401760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       358729876590                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.209533                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 257192923001                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21575320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 367354922999                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 647697582500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 4564                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4564                       # Transaction distribution
system.iobus.trans_dist::WriteReq              523580                       # Transaction distribution
system.iobus.trans_dist::WriteResp             523580                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         7242                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          264                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          618                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        15360                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        23506                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side      1032782                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total      1032782                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 1056288                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        28968                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1056                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          309                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         8640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        39005                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     32989496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     32989496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 33028501                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              7378003                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               202000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           517454000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            15254000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy          2690075029                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy            14124500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              499000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               22000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               6166490862500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1165703                       # Simulator instruction rate (inst/s)
host_mem_usage                                 799708                       # Number of bytes of host memory used
host_op_rate                                  1165703                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8406.56                       # Real time elapsed on the host
host_tick_rate                              387440913                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  9799553371                       # Number of instructions simulated
sim_ops                                    9799553371                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.257045                       # Number of seconds simulated
sim_ticks                                3257045212000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued      1010104                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit        12963                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified      1033872                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            5                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage      8023536                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                 1183      1.06%      1.06% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 2257      2.03%      3.09% # number of callpals executed
system.cpu0.kern.callpal::tbi                      16      0.01%      3.10% # number of callpals executed
system.cpu0.kern.callpal::swpipl                73245     65.72%     68.82% # number of callpals executed
system.cpu0.kern.callpal::rdps                   7088      6.36%     75.18% # number of callpals executed
system.cpu0.kern.callpal::rti                    8253      7.41%     82.59% # number of callpals executed
system.cpu0.kern.callpal::callsys                 599      0.54%     83.12% # number of callpals executed
system.cpu0.kern.callpal::imb                      16      0.01%     83.14% # number of callpals executed
system.cpu0.kern.callpal::rdunique              18793     16.86%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                111450                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                    248751                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                     152                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                   24143     27.87%     27.87% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   3335      3.85%     31.73% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                   1796      2.07%     33.80% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  57339     66.20%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               86613                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    24143     45.28%     45.28% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    3335      6.25%     51.53% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                    1796      3.37%     54.90% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   24047     45.10%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                53321                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            3237635885500     99.42%     99.42% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22             1903849000      0.06%     99.48% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30             1856044500      0.06%     99.53% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            15177784000      0.47%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        3256573563000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.419383                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.615624                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel               8039                      
system.cpu0.kern.mode_good::user                 8039                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel            10509                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               8039                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.764963                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.866832                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      730947046000     18.83%     18.83% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        3150973121500     81.17%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    2257                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued       965931                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit        11001                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified       987118                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull           24                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage      7654978                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                 1351      1.24%      1.24% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 2200      2.02%      3.26% # number of callpals executed
system.cpu1.kern.callpal::tbi                      17      0.02%      3.28% # number of callpals executed
system.cpu1.kern.callpal::swpipl                69262     63.68%     66.96% # number of callpals executed
system.cpu1.kern.callpal::rdps                   7148      6.57%     73.53% # number of callpals executed
system.cpu1.kern.callpal::rti                    8908      8.19%     81.72% # number of callpals executed
system.cpu1.kern.callpal::callsys                 637      0.59%     82.30% # number of callpals executed
system.cpu1.kern.callpal::imb                      17      0.02%     82.32% # number of callpals executed
system.cpu1.kern.callpal::rdunique              19230     17.68%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                108770                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                    247667                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                     101                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                   25797     31.01%     31.01% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   3335      4.01%     35.02% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                   1728      2.08%     37.09% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  52337     62.91%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               83197                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    25797     45.57%     45.57% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    3335      5.89%     51.46% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                    1728      3.05%     54.52% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   25747     45.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                56607                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            3241120222500     99.52%     99.52% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22             1902379000      0.06%     99.58% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30             1819919500      0.06%     99.63% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            11993921500      0.37%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        3256836442500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.491946                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.680397                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel               8786                      
system.cpu1.kern.mode_good::user                 8752                      
system.cpu1.kern.mode_good::idle                   34                      
system.cpu1.kern.mode_switch::kernel            10931                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               8752                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                177                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.803769                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.192090                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.884794                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       51244971500      1.31%      1.31% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        3176227815500     81.46%     82.77% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        671692771000     17.23%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    2200                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued       934773                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit        13103                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified       958673                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull           36                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage      7252847                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                  809      0.78%      0.78% # number of callpals executed
system.cpu2.kern.callpal::swpctx                 2236      2.16%      2.94% # number of callpals executed
system.cpu2.kern.callpal::tbi                      16      0.02%      2.95% # number of callpals executed
system.cpu2.kern.callpal::swpipl                66345     64.03%     66.98% # number of callpals executed
system.cpu2.kern.callpal::rdps                   6962      6.72%     73.70% # number of callpals executed
system.cpu2.kern.callpal::rti                    7279      7.02%     80.72% # number of callpals executed
system.cpu2.kern.callpal::callsys                 455      0.44%     81.16% # number of callpals executed
system.cpu2.kern.callpal::imb                      16      0.02%     81.18% # number of callpals executed
system.cpu2.kern.callpal::rdunique              19503     18.82%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                103621                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                    237564                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                     287                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                   22567     28.62%     28.62% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   3335      4.23%     32.85% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                   2908      3.69%     36.54% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  50032     63.46%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               78842                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    22567     43.20%     43.20% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    3335      6.38%     49.58% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                    2908      5.57%     55.15% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   23430     44.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                52240                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            3241706216000     99.53%     99.53% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22             1875941500      0.06%     99.59% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30             2230670000      0.07%     99.66% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            11232152500      0.34%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        3257044980000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.468300                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.662591                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel               6953                      
system.cpu2.kern.mode_good::user                 6953                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel             9515                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               6953                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.730741                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.844426                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      175573185500      5.39%      5.39% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        3081471794500     94.61%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                    2236                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued      1128885                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit        11300                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified      1152876                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull           45                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage     11184052                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                 3141      1.34%      1.34% # number of callpals executed
system.cpu3.kern.callpal::swpctx                 4701      2.01%      3.35% # number of callpals executed
system.cpu3.kern.callpal::tbi                      17      0.01%      3.35% # number of callpals executed
system.cpu3.kern.callpal::swpipl               110472     47.13%     50.48% # number of callpals executed
system.cpu3.kern.callpal::rdps                   7711      3.29%     53.77% # number of callpals executed
system.cpu3.kern.callpal::rti                   14149      6.04%     59.80% # number of callpals executed
system.cpu3.kern.callpal::callsys                4971      2.12%     61.92% # number of callpals executed
system.cpu3.kern.callpal::imb                      17      0.01%     61.93% # number of callpals executed
system.cpu3.kern.callpal::rdunique              89244     38.07%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                234423                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                    424671                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                     119                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                   46070     35.69%     35.69% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   3335      2.58%     38.27% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                   2139      1.66%     39.93% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  77541     60.07%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total              129085                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    46070     46.75%     46.75% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    3335      3.38%     50.14% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                    2139      2.17%     52.31% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   46997     47.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                98541                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            3232178722000     99.24%     99.24% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22             1775824000      0.05%     99.30% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30             1351946500      0.04%     99.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            21529833000      0.66%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        3256836325500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.606092                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.763381                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel              13935                      
system.cpu3.kern.mode_good::user                13935                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel            18850                       # number of protection mode switches
system.cpu3.kern.mode_switch::user              13935                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.739257                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.850084                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      771741422500     19.87%     19.87% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        3112584912000     80.13%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                    4701                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disks.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2732795                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5372706                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                181014741                       # Number of branches fetched
system.switch_cpus0.committedInsts         2326083872                       # Number of instructions committed
system.switch_cpus0.committedOps           2326083872                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses       715852165                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_hits           722695785                       # DTB hits
system.switch_cpus0.dtb.data_misses            112209                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses       515327794                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits           518010836                       # DTB read hits
system.switch_cpus0.dtb.read_misses             92563                       # DTB read misses
system.switch_cpus0.dtb.write_accesses      200524371                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_hits          204684949                       # DTB write hits
system.switch_cpus0.dtb.write_misses            19646                       # DTB write misses
system.switch_cpus0.idle_fraction            0.017746                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses     2311178131                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits         2311158154                       # ITB hits
system.switch_cpus0.itb.fetch_misses            19977                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.982254                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              6513146402                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      6397565321.436274                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts    167115478                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses        925763                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts               925763                       # number of float instructions
system.switch_cpus0.num_fp_register_reads       135890                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes       136024                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            1956687                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      115581080.563726                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses   2141341037                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts          2141341037                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   3153277127                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes   1763860865                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          518161777                       # Number of load instructions
system.switch_cpus0.num_mem_refs            722879441                       # number of memory refs
system.switch_cpus0.num_store_insts         204717664                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass    172591413      7.42%      7.42% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu       1426748139     61.33%     68.75% # Class of executed instruction
system.switch_cpus0.op_class::IntMult         1185422      0.05%     68.80% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     68.80% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd         784273      0.03%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt          39487      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv          11613      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       518356893     22.28%     91.12% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      204683522      8.80%     99.92% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead        45262      0.00%     99.92% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite        45128      0.00%     99.93% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       1704929      0.07%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        2326196081                       # Class of executed instruction
system.switch_cpus1.Branches                182874326                       # Number of branches fetched
system.switch_cpus1.committedInsts         2346900098                       # Number of instructions committed
system.switch_cpus1.committedOps           2346900098                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses       722012830                       # DTB accesses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_hits           729269831                       # DTB hits
system.switch_cpus1.dtb.data_misses            113548                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses       519277349                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits           521751902                       # DTB read hits
system.switch_cpus1.dtb.read_misses             92692                       # DTB read misses
system.switch_cpus1.dtb.write_accesses      202735481                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_hits          207517929                       # DTB write hits
system.switch_cpus1.dtb.write_misses            20856                       # DTB write misses
system.switch_cpus1.idle_fraction            0.009004                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses     2331539340                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits         2331519018                       # ITB hits
system.switch_cpus1.itb.fetch_misses            20322                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.990996                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              6513672885                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      6455026541.341804                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts    169010621                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses        926048                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts               926048                       # number of float instructions
system.switch_cpus1.num_fp_register_reads       121642                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes       121752                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            1933366                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      58646343.658196                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses   2160384904                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts          2160384904                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   3182793423                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes   1778096775                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          521903290                       # Number of load instructions
system.switch_cpus1.num_mem_refs            729455053                       # number of memory refs
system.switch_cpus1.num_store_insts         207551763                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass    174392594      7.43%      7.43% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu       1439147139     61.32%     68.75% # Class of executed instruction
system.switch_cpus1.op_class::IntMult         1216735      0.05%     68.80% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     68.80% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd         800598      0.03%     68.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     68.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt          35685      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv          10651      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     68.84% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       522101477     22.25%     91.08% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite      207517547      8.84%     99.92% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead        39612      0.00%     99.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite        39502      0.00%     99.93% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess       1712106      0.07%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        2347013646                       # Class of executed instruction
system.switch_cpus2.Branches                177164183                       # Number of branches fetched
system.switch_cpus2.committedInsts         2270213010                       # Number of instructions committed
system.switch_cpus2.committedOps           2270213010                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses       702256489                       # DTB accesses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_hits           707102893                       # DTB hits
system.switch_cpus2.dtb.data_misses            109927                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses       503847797                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits           505852511                       # DTB read hits
system.switch_cpus2.dtb.read_misses             92339                       # DTB read misses
system.switch_cpus2.dtb.write_accesses      198408692                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_hits          201250382                       # DTB write hits
system.switch_cpus2.dtb.write_misses            17588                       # DTB write misses
system.switch_cpus2.idle_fraction            0.042389                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses     2259421401                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits         2259402603                       # ITB hits
system.switch_cpus2.itb.fetch_misses            18798                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.957611                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              6514090424                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      6237963859.000085                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts    163758990                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses        971623                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts               971623                       # number of float instructions
system.switch_cpus2.num_fp_register_reads       148117                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes       148266                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            1895714                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      276126564.999915                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses   2089892527                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts          2089892527                       # number of integer instructions
system.switch_cpus2.num_int_register_reads   3078224757                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes   1719175218                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts          506003353                       # Number of load instructions
system.switch_cpus2.num_mem_refs            707284058                       # number of memory refs
system.switch_cpus2.num_store_insts         201280705                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass    168649788      7.43%      7.43% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu       1390458678     61.24%     68.67% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         1224455      0.05%     68.73% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     68.73% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         818450      0.04%     68.76% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     68.76% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt          43485      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv          12439      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       506145572     22.29%     91.06% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      201236277      8.86%     99.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead        48699      0.00%     99.93% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite        48550      0.00%     99.93% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       1636544      0.07%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        2270322937                       # Class of executed instruction
system.switch_cpus3.Branches                129506261                       # Number of branches fetched
system.switch_cpus3.committedInsts         2552544667                       # Number of instructions committed
system.switch_cpus3.committedOps           2552544667                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses       473628039                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_hits           486238401                       # DTB hits
system.switch_cpus3.dtb.data_misses            164308                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses       366826818                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits           371731995                       # DTB read hits
system.switch_cpus3.dtb.read_misses            137671                       # DTB read misses
system.switch_cpus3.dtb.write_accesses      106801221                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_hits          114506406                       # DTB write hits
system.switch_cpus3.dtb.write_misses            26637                       # DTB write misses
system.switch_cpus3.idle_fraction            0.019797                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses     2523604235                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits         2523582759                       # ITB hits
system.switch_cpus3.itb.fetch_misses            21476                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.980203                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              6513672651                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      6384722854.561544                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts    122730821                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses        859111                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts               859111                       # number of float instructions
system.switch_cpus3.num_fp_register_reads       382991                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes       385561                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            2214445                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      128949796.438456                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses   2455530798                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts          2455530798                       # number of integer instructions
system.switch_cpus3.num_int_register_reads   3733478088                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes   2215752643                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts          372027649                       # Number of load instructions
system.switch_cpus3.num_mem_refs            486582400                       # number of memory refs
system.switch_cpus3.num_store_insts         114554751                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass     91875049      3.60%      3.60% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu       1970118608     77.18%     80.78% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          483552      0.02%     80.80% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     80.80% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd         392472      0.02%     80.81% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     80.81% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt          89149      0.00%     80.81% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     80.81% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     80.81% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv          29238      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     80.82% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       372420568     14.59%     95.40% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite      114394682      4.48%     99.89% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead       175411      0.01%     99.89% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite       172841      0.01%     99.90% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess       2557405      0.10%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total        2552708975                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests      6868976                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         6969                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33542658                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        19008                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     72157904                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          25977                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                  50                       # Transaction distribution
system.membus.trans_dist::ReadResp            1435853                       # Transaction distribution
system.membus.trans_dist::WriteReq              26327                       # Transaction distribution
system.membus.trans_dist::WriteResp             26327                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1785194                       # Transaction distribution
system.membus.trans_dist::CleanEvict           857669                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            47676                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          33716                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1212648                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1212457                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1435803                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        52754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8020966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      8073720                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8073720                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       210533                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    283741056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    283951589                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               283951589                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            81343                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2756220                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2756220    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2756220                       # Request fanout histogram
system.membus.reqLayer0.occupancy            57422998                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         12475905811                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        14108056095                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         2518                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples         1259                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 112727926.131851                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 286667939.136570                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10         1259    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value       169500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974632000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total         1259                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 3763824216000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED 141924459000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions         1579                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples          790                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 898971091.772152                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 248722367.985167                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10          790    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       182500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974544500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total          790                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 3195570970500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 710187162500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260732729500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         1648                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples          825                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 853344826.666667                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 304193237.782594                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10          825    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value       203500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973856500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total          825                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 3201897369000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 704009482000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260584011500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         1537                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          770                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 876176370.129870                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 276995134.666685                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          770    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value       947500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974543000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          770                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 3231338627000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 674655805000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260496430500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670452.260474                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974246.535057                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251385617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018557383                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  3906220919500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 6166490862500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24109504                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst   2451387430                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2475496934                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24109504                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst   2451387430                       # number of overall hits
system.cpu2.icache.overall_hits::total     2475496934                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst       784447                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       1179310                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst       784447                       # number of overall misses
system.cpu2.icache.overall_misses::total      1179310                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst  11807943500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  11807943500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst  11807943500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  11807943500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504367                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst   2452171877                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2476676244                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504367                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst   2452171877                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2476676244                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000320                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000476                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000320                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000476                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 15052.570155                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 10012.586597                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 15052.570155                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 10012.586597                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches            48531                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks      1997146                       # number of writebacks
system.cpu2.icache.writebacks::total          1997146                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         4092                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         4092                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         4092                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         4092                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst       780355                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       780355                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher       822601                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst       780355                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      1602956                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst  10980452500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  10980452500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher  10589453868                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst  10980452500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  21569906368                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000318                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000315                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000318                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000647                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 14071.099051                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14071.099051                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 12873.135175                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 14071.099051                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13456.330909                       # average overall mshr miss latency
system.cpu2.icache.replacements               1997146                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24109504                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst   2451387430                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2475496934                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst       784447                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      1179310                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst  11807943500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  11807943500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504367                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst   2452171877                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2476676244                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000320                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000476                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 15052.570155                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 10012.586597                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         4092                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         4092                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst       780355                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       780355                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst  10980452500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  10980452500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000318                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000315                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 14071.099051                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14071.099051                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher       822601                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total       822601                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher  10589453868                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total  10589453868                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 12873.135175                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 12873.135175                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 6166490862500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 6166490862500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          500.515832                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2476704766                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1997307                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1240.022073                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   176.427018                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher   146.079386                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   178.009428                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.344584                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.285311                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.347675                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.977570                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022          304                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          208                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::1          241                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::2           37                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::4           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.593750                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.406250                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       4955350307                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      4955350307                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 6166490862500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281411                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    757387886                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       764669297                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281411                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    757387886                       # number of overall hits
system.cpu2.dcache.overall_hits::total      764669297                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290766                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     13403493                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      13694259                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290766                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     13403493                       # number of overall misses
system.cpu2.dcache.overall_misses::total     13694259                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 539041621500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 539041621500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 539041621500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 539041621500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572177                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    770791379                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    778363556                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572177                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    770791379                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    778363556                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038399                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.017389                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.017594                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038399                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.017389                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.017594                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 40216.503377                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 39362.598699                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 40216.503377                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 39362.598699                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     11128554                       # number of writebacks
system.cpu2.dcache.writebacks::total         11128554                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     13403493                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     13403493                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     13403493                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     13403493                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data        15457                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total        15457                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 525638128500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 525638128500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 525638128500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 525638128500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    580244000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    580244000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.017389                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.017220                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.017389                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.017220                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 39216.503377                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 39216.503377                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 39216.503377                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 39216.503377                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 37539.237886                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 37539.237886                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements              13460681                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486505                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    518544823                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      523031328                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152835                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      7724207                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      7877042                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 223681760000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 223681760000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639340                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    526269030                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    530908370                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032943                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.014677                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014837                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 28958.540339                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28396.669714                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      7724207                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      7724207                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         3262                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         3262                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 215957553000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 215957553000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    580244000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    580244000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.014677                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.014549                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 27958.540339                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27958.540339                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 177879.828326                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 177879.828326                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2794906                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    238843063                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     241637969                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      5679286                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      5817217                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 315359861500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 315359861500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932837                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    244522349                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    247455186                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047030                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.023226                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.023508                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 55528.082491                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 54211.465981                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      5679286                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      5679286                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data        12195                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total        12195                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 309680575500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 309680575500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.023226                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.022951                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 54528.082491                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 54528.082491                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data       275043                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       326363                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data        27872                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        43295                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data    374575500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    374575500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data       302915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       369658                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.092013                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.117122                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 13439.132463                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  8651.703430                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data        27872                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        27872                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data    346703500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    346703500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.092013                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.075399                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 12439.132463                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12439.132463                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data       291856                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       335229                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data        10772                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        32957                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data     68399000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     68399000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data       302628                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       368186                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.035595                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.089512                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  6349.702934                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  2075.401280                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data        10772                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        10772                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data     57645000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     57645000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.035595                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.029257                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  5351.373932                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5351.373932                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus2.data       142000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       142000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus2.data       124000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       124000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6166490862500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          909.233557                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          778830767                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         13645707                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            57.075149                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   264.441416                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   644.792141                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.258244                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.629680                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.887923                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          578                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          155                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          244                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1571849531                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1571849531                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923860.866929                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588503.022217                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304126000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252965817000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  3906220919500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 6166490862500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271732                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst   2553551978                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      2567823710                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271732                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst   2553551978                       # number of overall hits
system.cpu3.icache.overall_hits::total     2567823710                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst       783530                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       1122525                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst       783530                       # number of overall misses
system.cpu3.icache.overall_misses::total      1122525                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst  11625086500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  11625086500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst  11625086500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  11625086500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610727                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst   2554335508                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   2568946235                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610727                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst   2554335508                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   2568946235                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000307                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000437                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000307                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000437                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 14836.810971                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 10356.193849                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 14836.810971                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 10356.193849                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches            53685                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks      1787641                       # number of writebacks
system.cpu3.icache.writebacks::total          1787641                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         4448                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         4448                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         4448                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         4448                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst       779082                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       779082                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher       670081                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst       779082                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      1449163                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst  10797697500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  10797697500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher   8346950523                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst  10797697500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  19144648023                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000305                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000303                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000305                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000564                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 13859.513504                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13859.513504                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 12456.629158                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 13859.513504                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13210.831372                       # average overall mshr miss latency
system.cpu3.icache.replacements               1787641                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271732                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst   2553551978                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     2567823710                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst       783530                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      1122525                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst  11625086500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  11625086500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610727                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst   2554335508                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   2568946235                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000307                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000437                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 14836.810971                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 10356.193849                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         4448                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         4448                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst       779082                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       779082                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst  10797697500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  10797697500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000305                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000303                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 13859.513504                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13859.513504                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher       670081                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total       670081                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher   8346950523                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total   8346950523                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 12456.629158                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 12456.629158                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 6166490862500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 6166490862500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          507.891726                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         2533083792                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          1787646                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1416.994076                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   183.603987                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher   114.378578                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   209.909160                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.358602                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.223396                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.409979                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.991976                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022          279                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          233                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::3           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::4          265                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          215                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.544922                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.455078                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       5139680628                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      5139680628                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 6166490862500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632185                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    480795955                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       485428140                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632185                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    480795955                       # number of overall hits
system.cpu3.dcache.overall_hits::total      485428140                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202012                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      5539371                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5741383                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202012                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      5539371                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5741383                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 146381288500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 146381288500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 146381288500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 146381288500                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834197                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    486335326                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    491169523                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834197                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    486335326                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    491169523                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.011390                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011689                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.011390                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011689                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 26425.615562                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 25495.823654                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 26425.615562                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 25495.823654                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      4545962                       # number of writebacks
system.cpu3.dcache.writebacks::total          4545962                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      5539371                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      5539371                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      5539371                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      5539371                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data         8295                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total         8295                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 140841917500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 140841917500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 140841917500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 140841917500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data       680500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       680500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.011390                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.011278                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.011390                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.011278                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 25425.615562                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 25425.615562                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 25425.615562                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 25425.615562                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data    82.037372                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total    82.037372                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements               5602842                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791076                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data    368371850                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      371162926                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      3536686                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3646298                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  92191608000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  92191608000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900688                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    371908536                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    374809224                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.009510                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009728                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 26067.230170                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 25283.618618                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      3536686                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      3536686                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  88654922000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  88654922000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.009510                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.009436                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 25067.230170                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 25067.230170                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       170125                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       170125                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841109                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data    112424105                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     114265214                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92400                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      2002685                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2095085                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  54189680500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  54189680500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data    114426790                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    116360299                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.017502                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.018005                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 27058.514195                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 25865.146522                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      2002685                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      2002685                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data         8291                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total         8291                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  52186995500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  52186995500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.017502                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.017211                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 26058.514195                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 26058.514195                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data       286780                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       342537                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data        33131                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        47012                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data    553772500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    553772500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data       319911                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       389549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.103563                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.120683                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 16714.632821                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 11779.386114                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data        33131                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        33131                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data    520641500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    520641500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.103563                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.085050                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 15714.632821                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15714.632821                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data       308138                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       356644                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data        10613                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        28875                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data     70512500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     70512500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data       318751                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       385519                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.033296                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.074899                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  6643.974371                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  2441.991342                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data        10613                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        10613                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data     59916500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     59916500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.033296                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.027529                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  5645.576180                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5645.576180                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus3.data       145000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       145000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus3.data       128000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       128000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6166490862500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          996.306357                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          491866282                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          5720670                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            85.980538                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   365.925976                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   630.380381                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.357350                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.615606                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.972955                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          969                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          950                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.946289                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        989610821                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       989610821                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241360.778005                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203308.237849                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000425000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  3906220919500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 6166490862500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst   2327358212                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2399401359                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst   2327358212                       # number of overall hits
system.cpu0.icache.overall_hits::total     2399401359                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       572822                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1074257                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       572822                       # number of overall misses
system.cpu0.icache.overall_misses::total      1074257                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst   8651704000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8651704000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst   8651704000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8651704000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst   2327931034                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2400475616                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst   2327931034                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2400475616                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000246                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000448                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000246                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000448                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 15103.651745                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  8053.663136                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 15103.651745                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  8053.663136                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches            41039                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks      1757300                       # number of writebacks
system.cpu0.icache.writebacks::total          1757300                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         3237                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3237                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         3237                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3237                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       569585                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       569585                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher       686827                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       569585                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1256412                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst   8049472500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8049472500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher   8683556942                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst   8049472500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  16733029442                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000245                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000237                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000245                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000523                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 14132.170791                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14132.170791                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 12643.004631                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 14132.170791                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13318.106992                       # average overall mshr miss latency
system.cpu0.icache.replacements               1757300                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst   2327358212                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2399401359                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       572822                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1074257                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst   8651704000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8651704000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst   2327931034                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2400475616                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000246                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000448                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 15103.651745                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  8053.663136                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         3237                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3237                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       569585                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       569585                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst   8049472500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8049472500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000245                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 14132.170791                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14132.170791                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher       686827                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total       686827                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher   8683556942                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total   8683556942                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 12643.004631                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 12643.004631                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 6166490862500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 6166490862500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.806461                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2400173232                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1757335                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1365.802896                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   187.480512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher   123.678653                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   200.647297                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.366173                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.241560                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.391889                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999622                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022          140                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3            8                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::4          129                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          354                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.273438                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       4802709079                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      4802709079                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 6166490862500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    714353692                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       729079339                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725647                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    714353692                       # number of overall hits
system.cpu0.dcache.overall_hits::total      729079339                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      8730909                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11314251                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583342                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      8730909                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11314251                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 149481697000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 149481697000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 149481697000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 149481697000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    723084601                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    740393590                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    723084601                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    740393590                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.012075                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.015281                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.012075                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.015281                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 17120.977552                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 13211.806685                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 17120.977552                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 13211.806685                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9395358                       # number of writebacks
system.cpu0.dcache.writebacks::total          9395358                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      8730909                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      8730909                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      8730909                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      8730909                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data         7358                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         7358                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 140750788000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 140750788000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 140750788000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 140750788000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data     68435500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     68435500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.012075                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.011792                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.012075                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.011792                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 16120.977552                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16120.977552                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 16120.977552                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16120.977552                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data  9300.829030                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total  9300.829030                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements              11184143                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    511979085                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      521749237                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294905                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      6336294                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      8631199                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  99345079500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  99345079500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    518315379                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    530380436                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.012225                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016274                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 15678.735788                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 11509.997568                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      6336294                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6336294                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data          285                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          285                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  93008785500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  93008785500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     68435500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     68435500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.012225                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.011947                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 14678.735788                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14678.735788                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 240124.561404                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 240124.561404                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    202374607                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     207330102                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      2394615                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2683052                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  50136617500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  50136617500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    204769222                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    210013154                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.011694                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.012776                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 20937.235213                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 18686.412898                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      2394615                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2394615                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data         7073                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         7073                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  47742002500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  47742002500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.011694                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.011402                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 19937.235213                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19937.235213                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data       112873                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       319303                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data        21710                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        34215                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    276695500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    276695500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data       134583                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       353518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.161313                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.096784                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 12745.071396                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8086.964782                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data        21710                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        21710                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data    254985500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    254985500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.161313                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.061411                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 11745.071396                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11745.071396                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data       121878                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       329609                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data        12315                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        23306                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data     77470000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     77470000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data       134193                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       352915                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.091771                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.066039                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  6290.702395                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  3324.036729                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data        12315                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        12315                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data     65173000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     65173000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.091771                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.034895                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  5292.164028                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5292.164028                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus0.data       180000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       180000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus0.data       162000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       162000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6166490862500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1006.822226                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          741002970                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11288584                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            65.641800                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   370.213331                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   636.608895                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.361536                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.621688                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.983225                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          965                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          958                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.942383                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1493489595                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1493489595                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141467.542812                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917632.110545                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744225000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  3906220919500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 6166490862500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst   2348419208                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2353434493                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst   2348419208                       # number of overall hits
system.cpu1.icache.overall_hits::total     2353434493                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst       547707                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        585438                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst       547707                       # number of overall misses
system.cpu1.icache.overall_misses::total       585438                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst   8227913500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   8227913500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst   8227913500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   8227913500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst   2348966915                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2354019931                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst   2348966915                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2354019931                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000233                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000249                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000233                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000249                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 15022.472782                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 14054.286705                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 15022.472782                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 14054.286705                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches            40616                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks      1232623                       # number of writebacks
system.cpu1.icache.writebacks::total          1232623                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         2851                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2851                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         2851                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2851                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst       544856                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       544856                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher       650573                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst       544856                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1195429                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst   7650073000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   7650073000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher   8255080128                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst   7650073000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  15905153128                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000232                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000231                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000232                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000508                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 14040.540987                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14040.540987                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 12688.937487                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 14040.540987                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13304.975141                       # average overall mshr miss latency
system.cpu1.icache.replacements               1232623                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst   2348419208                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2353434493                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst       547707                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       585438                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst   8227913500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   8227913500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst   2348966915                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2354019931                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000233                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000249                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 15022.472782                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 14054.286705                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         2851                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2851                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst       544856                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       544856                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst   7650073000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   7650073000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 14040.540987                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14040.540987                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher       650573                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total       650573                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher   8255080128                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total   8255080128                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 12688.937487                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 12688.937487                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 6166490862500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 6166490862500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          507.302975                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2351974826                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1232648                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1908.066882                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   183.022116                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher   155.017442                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   169.263417                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.357465                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.302768                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.330593                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.990826                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022          285                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          227                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3          253                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::4           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          172                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.556641                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.443359                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       4709273022                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      4709273022                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 6166490862500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    720997319                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       722643545                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    720997319                       # number of overall hits
system.cpu1.dcache.overall_hits::total      722643545                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      8742714                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8777434                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      8742714                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8777434                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 151469725500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 151469725500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 151469725500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 151469725500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    729740033                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    731420979                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    729740033                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    731420979                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.011981                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012001                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.011981                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012001                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 17325.252261                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 17256.720529                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 17325.252261                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17256.720529                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8063242                       # number of writebacks
system.cpu1.dcache.writebacks::total          8063242                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      8742714                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8742714                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      8742714                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8742714                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data         7052                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         7052                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 142727011500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 142727011500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 142727011500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 142727011500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.011981                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.011953                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.011981                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.011953                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 16325.252261                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16325.252261                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 16325.252261                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16325.252261                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8660257                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    515834424                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      516887824                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      6246820                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6269584                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  98157035500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  98157035500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    522081244                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    523157408                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.011965                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.011984                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 15713.120516                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15656.068329                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      6246820                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6246820                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  91910215500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  91910215500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.011965                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.011941                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 14713.120516                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14713.120516                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    205162895                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     205755721                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      2495894                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2507850                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  53312690000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  53312690000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    207658789                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    208263571                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.012019                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.012042                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 21360.157923                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21258.324860                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      2495894                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      2495894                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data         7052                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total         7052                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  50816796000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  50816796000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.012019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.011984                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 20360.157923                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 20360.157923                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data       115025                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       126869                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data        16789                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        17763                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data    218940000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    218940000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data       131814                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       144632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.127369                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.122815                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 13040.681399                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12325.620672                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data        16789                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        16789                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data    202151000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    202151000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.127369                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.116081                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 12040.681399                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12040.681399                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data       121273                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       132541                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data        10261                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        11731                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data     67326500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     67326500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data       131534                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       144272                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.078010                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.081312                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data  6561.397525                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5739.195295                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data        10261                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        10261                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data     57089500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     57089500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.078010                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.071123                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  5563.736478                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5563.736478                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data       203000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       203000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data       179000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       179000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6166490862500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          971.732757                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          731675344                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8741341                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            83.702872                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   333.796954                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   637.935803                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.325974                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.622984                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.948958                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          872                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          872                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1472161979                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1472161979                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                 50                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          27072847                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             26327                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            26327                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     29868393                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4995180                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3624167                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          181376                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         42316                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         223692                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           76                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           76                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          9034764                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         9034764                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       4995180                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     22077617                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3738783                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     26027491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      3545415                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     26016172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      3389442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     24563582                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side      4311900                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     16520385                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             108113170                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    159521408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1065290901                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    151271040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1064499856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    144616192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1003008024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    183974400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    633683176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4405864997                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3089982                       # Total snoops (count)
system.tol2bus.snoopTraffic                 136502976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         39018871                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.208070                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.631648                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               34413918     88.20%     88.20% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2140710      5.49%     93.68% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1420540      3.64%     97.33% # Request fanout histogram
system.tol2bus.snoop_fanout::3                1038134      2.66%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   5374      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    192      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              6                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           39018871                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        69753786669                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       12346528926                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1696235398                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        8312658038                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy        2157919479                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13089615658                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1871182822                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       13073585325                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        1774224385                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher       684336                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher       647416                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher       623172                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher       666563                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst       554563                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data      8083735                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst       528107                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      8055362                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst       500259                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      7614432                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst       759426                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data      4393974                       # number of demand (read+write) hits
system.l2.demand_hits::total                 33111345                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher       684336                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher       647416                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher       623172                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher       666563                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst       554563                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data      8083735                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst       528107                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      8055362                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst       500259                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      7614432                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst       759426                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data      4393974                       # number of overall hits
system.l2.overall_hits::total                33111345                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher         2062                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher         1921                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher         1961                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher         3001                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst         5300                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data       519536                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst         4361                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data       539725                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst         4422                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data       488041                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst         8310                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data      1069987                       # number of demand (read+write) misses
system.l2.demand_misses::total                2648627                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher         2062                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher         1921                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher         1961                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher         3001                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst         5300                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data       519536                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst         4361                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data       539725                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst         4422                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data       488041                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst         8310                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data      1069987                       # number of overall misses
system.l2.overall_misses::total               2648627                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher    182579894                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher    169789485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher    171342455                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher    263777588                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst    457524500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data  41981223500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst    377797000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data  43616010000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst    379007000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data  39412596500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst    710141000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data  85710786000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     213432574922                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher    182579894                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher    169789485                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher    171342455                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher    263777588                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst    457524500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data  41981223500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst    377797000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data  43616010000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst    379007000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data  39412596500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst    710141000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data  85710786000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    213432574922                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher       686398                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher       649337                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher       625133                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher       669564                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst       559863                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data      8603271                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst       532468                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      8595087                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst       504681                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      8102473                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst       767736                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data      5463961                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             35759972                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher       686398                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher       649337                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher       625133                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher       669564                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst       559863                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data      8603271                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst       532468                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      8595087                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst       504681                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      8102473                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst       767736                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data      5463961                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            35759972                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.003004                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.002958                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.003137                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.004482                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.009467                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.060388                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.008190                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.062795                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.008762                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.060234                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.010824                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.195826                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.074067                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.003004                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.002958                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.003137                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.004482                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.009467                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.060388                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.008190                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.062795                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.008762                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.060234                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.010824                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.195826                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.074067                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 88545.050436                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 88385.989068                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 87375.040796                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 87896.563812                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 86325.377358                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 80805.225239                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 86630.818620                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 80811.542915                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 85709.407508                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 80756.732529                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 85456.197353                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 80104.511550                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80582.345087                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 88545.050436                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 88385.989068                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 87375.040796                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 87896.563812                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 86325.377358                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 80805.225239                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 86630.818620                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 80811.542915                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 85709.407508                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 80756.732529                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 85456.197353                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 80104.511550                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80582.345087                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1785194                       # number of writebacks
system.l2.writebacks::total                   1785194                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.icache.prefetcher           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.icache.prefetcher           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.icache.prefetcher           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.icache.prefetcher            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.inst           58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.data           17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst           34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.inst           32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data           21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst           35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.data           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 260                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.icache.prefetcher           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.icache.prefetcher           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.icache.prefetcher           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.icache.prefetcher            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst           58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data           17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst           34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.inst           32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data           21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst           35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.data           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                260                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher         2047                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher         1908                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher         1948                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher         2999                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst         5242                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data       519519                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst         4327                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data       539715                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst         4390                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data       488020                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst         8275                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data      1069977                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2648367                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher         2047                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher         1908                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher         1948                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher         2999                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst         5242                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data       519519                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst         4327                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data       539715                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst         4390                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data       488020                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst         8275                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data      1069977                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2648367                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data         6367                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data         6378                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data         6027                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data         7605                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        26377                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher    161265400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher    150028990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher    151087958                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher    233731089                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst    401099500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data  36784894000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst    332394000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data  38217944500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst    332832000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data  34530815000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst    625043500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data  75010535500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 186931671437                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher    161265400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher    150028990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher    151087958                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher    233731089                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst    401099500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data  36784894000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst    332394000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data  38217944500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst    332832000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data  34530815000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst    625043500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data  75010535500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 186931671437                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data     11387500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     11387500                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.002982                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.002938                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.003116                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.004479                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.009363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.060386                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.008126                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.062793                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.008699                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.060231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.010778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.195824                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.074060                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.002982                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.002938                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.003116                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.004479                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.009363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.060386                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.008126                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.062793                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.008699                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.060231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.010778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.195824                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.074060                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 78781.338544                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 78631.546122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 77560.553388                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 77936.341781                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 76516.501335                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 70805.676020                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 76818.581003                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 70811.343950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 75815.945330                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 70756.966928                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 75533.957704                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 70104.811131                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70583.748943                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 78781.338544                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 78631.546122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 77560.553388                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 77936.341781                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 76516.501335                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 70805.676020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 76818.581003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 70811.343950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 75815.945330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 70756.966928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 75533.957704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 70104.811131                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70583.748943                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data  1788.518926                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total   431.720817                       # average overall mshr uncacheable latency
system.l2.replacements                        2661165                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data           50                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total           50                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     11387500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     11387500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data       227750                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total       227750                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data         6317                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data         6378                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data         6027                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data         7605                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        26327                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks     28083199                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         28083199                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     28083199                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     28083199                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1838028                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1838028                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1838028                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1838028                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          998                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           998                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data        23274                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data        37931                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data        48033                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data        24569                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               133807                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data           69                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data           14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data           28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                116                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus0.data        87500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus1.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data       146500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data       204500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       497500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data        23343                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data        37936                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data        48047                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data        24597                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           133923                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.002956                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.000132                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.000291                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.001138                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.000866                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus0.data  1268.115942                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus1.data        11800                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data 10464.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data  7303.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4288.793103                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data           69                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           116                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      1308500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        98500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data       276000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data       550000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2233000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.002956                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.000132                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.000291                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.001138                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.000866                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 18963.768116                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        19700                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 19714.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19642.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19250                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data         1713                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data         2187                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data         2331                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data         2369                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               8600                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus0.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus3.data        59000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       118000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data         1717                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data         2189                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data         2334                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data         2377                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           8617                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.002330                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.000914                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.001285                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.003366                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.001973                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus0.data         7375                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus1.data        14750                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus3.data         7375                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6941.176471                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data        80000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data       160500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       339000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.002330                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.000914                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.001285                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.003366                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.001973                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 20062.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19941.176471                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data      2067810                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data      2134107                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data      2036447                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data      1550119                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               7788483                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data       273073                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data       293754                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data       243050                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data       402687                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1212564                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data  22010803000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data  23705589500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data  19600927000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data  32259463500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   97576783000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data      2340883                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data      2427861                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data      2279497                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data      1952806                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           9001047                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.116654                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.120993                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.106624                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.206209                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.134714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 80604.098538                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 80698.780272                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 80645.657272                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 80110.516356                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80471.449754                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data       273073                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data       293754                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data       243050                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data       402687                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1212564                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data  19280073000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data  20768049500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data  17170427000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data  28232593500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  85451143000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.116654                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.120993                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.106624                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.206209                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.134714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 70604.098538                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 70698.780272                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 70645.657272                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 70110.516356                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70471.449754                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher       684336                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher       647416                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher       623172                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher       666563                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst       554563                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst       528107                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst       500259                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst       759426                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            4963842                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher         2062                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher         1921                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher         1961                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher         3001                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst         5300                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst         4361                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst         4422                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst         8310                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            31338                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher    182579894                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher    169789485                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher    171342455                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher    263777588                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst    457524500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst    377797000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst    379007000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst    710141000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2711958922                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher       686398                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher       649337                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher       625133                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher       669564                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst       559863                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst       532468                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst       504681                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst       767736                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        4995180                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.003004                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.002958                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.003137                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.004482                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.009467                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.008190                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.008762                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.010824                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.006274                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 88545.050436                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 88385.989068                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 87375.040796                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 87896.563812                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 86325.377358                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 86630.818620                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 85709.407508                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 85456.197353                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86538.991703                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.icache.prefetcher           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.icache.prefetcher           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.icache.prefetcher           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.icache.prefetcher            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst           58                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst           34                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus2.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst           35                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           202                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher         2047                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher         1908                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher         1948                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher         2999                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst         5242                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst         4327                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst         4390                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst         8275                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        31136                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher    161265400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher    150028990                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher    151087958                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher    233731089                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst    401099500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst    332394000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst    332832000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst    625043500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2387482437                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.002982                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.002938                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.003116                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.004479                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.009363                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.008126                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.008699                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.010778                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006233                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 78781.338544                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 78631.546122                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 77560.553388                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 77936.341781                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 76516.501335                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 76818.581003                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 75815.945330                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 75533.957704                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76679.163573                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      6015925                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      5921255                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      5577985                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data      2843855                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          20359020                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data       246463                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data       245971                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data       244991                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data       667300                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1404725                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data  19970420500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data  19910420500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data  19811669500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data  53451322500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 113143833000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      6262388                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      6167226                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      5822976                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data      3511155                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      21763745                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.039356                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.039884                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.042073                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.190051                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.064544                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 81028.067093                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 80946.211139                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 80866.927765                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 80100.887906                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80545.183577                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data           17                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data           21                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus3.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           58                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data       246446                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data       245961                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data       244970                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data       667290                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1404667                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  17504821000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  17449895000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  17360388000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  46777942000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  99093046000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.039353                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.039882                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.042070                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.190049                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.064542                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 71029.032729                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 70945.780022                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 70867.404172                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 70101.368221                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70545.578418                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    57739521                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2661165                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     21.697084                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     376.874192                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       19.598144                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher    59.652843                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.557667                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.806764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher    52.022640                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.519975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.048435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher   107.382941                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher   118.100681                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst   339.259082                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data  7252.324072                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst    86.370164                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  7389.356389                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst   171.148628                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data  6441.143093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst   287.213090                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data 10058.621200                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.011501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000598                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.001820                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.001588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.003277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.003604                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.010353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.221323                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.002636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.225505                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.005223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.196568                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.008765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.306965                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           274                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32494                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          447                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2440                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        29522                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.008362                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.991638                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 544712221                       # Number of tag accesses
system.l2.tags.data_accesses                544712221                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher       131008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher       122112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher       124672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher       191936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst       335488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data     33248512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst       276928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data     34541760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst       280960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data     31233280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst       529600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data     68472384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          169488640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst       335488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst       276928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst       280960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst       529600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1422976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    114252416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       114252416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher         2047                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher         1908                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher         1948                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher         2999                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst         5242                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data       519508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst         4327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data       539715                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst         4390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data       488020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst         8275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data      1069881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2648260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1785194                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1785194                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher        40223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher        37492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher        38278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher        58929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst       103004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data     10208183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst        85024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data     10605244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst        86262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data      9589452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst       162601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data     21022853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              52037546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst       103004                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst        85024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst        86262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst       162601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           436892                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       35078548                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             35078548                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       35078548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher        40223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher        37492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher        38278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher        58929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst       103004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data     10208183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst        85024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data     10605244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst        86262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data      9589452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst       162601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data     21022853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             87116094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1785194.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples      2047.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples      1908.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples      1948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples      2999.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      5242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    519177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      4327.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    539390.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      4390.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    487600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      8275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   1069509.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005475390500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       104507                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       104507                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7845442                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1684483                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2648260                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1785194                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2648260                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1785194                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1448                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            169257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            159085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            169012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            162384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            154754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            167531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            160665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            183174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            168082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            163705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           165010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           173960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           163865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           160142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           166166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           160020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            115034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            108134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            115998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            109217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            103451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            111480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            109496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            120944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            112193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            110626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           110132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           115128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           112319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           107521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           113090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           110440                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  29140887415                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13234060000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             78768612415                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11009.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29759.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1966197                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1306738                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2648260                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1785194                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2587702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   57010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  54809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  56791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 101860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 104438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 104596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 104660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 104722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 104818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 104843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 105000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 104901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 104863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 104903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 104947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 104793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 104890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 104510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1159084                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    244.719368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.935710                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   268.324432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       497837     42.95%     42.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       259652     22.40%     65.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       170218     14.69%     80.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        53338      4.60%     84.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        40680      3.51%     88.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        31937      2.76%     90.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        25121      2.17%     93.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        23824      2.06%     95.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        56477      4.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1159084                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       104507                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.327174                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.978440                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.691198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            694      0.66%      0.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         84604     80.96%     81.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         15795     15.11%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          2561      2.45%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           594      0.57%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           171      0.16%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           49      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           19      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           12      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        104507                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       104507                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.082138                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.052338                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.007193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            47618     45.56%     45.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1971      1.89%     47.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            53703     51.39%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1165      1.11%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               43      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        104507                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              169395968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   92672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               114252992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               169488640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            114252416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        52.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        35.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     52.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     35.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3257045271000                       # Total gap between requests
system.mem_ctrls.avgGap                     734651.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher       131008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher       122112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher       124672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher       191936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst       335488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data     33227328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst       276928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data     34520960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst       280960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data     31206400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst       529600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data     68448576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    114252992                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 40222.960220915716                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 37491.650269422171                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 38277.638744672113                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 58929.485931864307                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 103003.789681504742                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 10201678.465370962396                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 85024.303310162344                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 10598858.091626638547                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 86262.235158680996                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 9581199.513296777382                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 162601.365817331505                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 21015543.704402223229                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 35078724.599540501833                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher         2047                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher         1908                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher         1948                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher         2999                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst         5242                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data       519508                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst         4327                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data       539715                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst         4390                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data       488020                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst         8275                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data      1069881                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1785194                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher     75081473                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher     69773739                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher     69103452                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher    108006307                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst    184134698                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data  15572655982                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst    153132719                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data  16182637724                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst    151023201                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data  14603175714                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst    283533184                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data  31316354222                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 77292439894211                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     36678.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     36569.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     35474.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     36014.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     35126.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     29975.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     35390.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     29983.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     34401.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     29923.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     34263.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     29270.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  43296381.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4171330800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2217130080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9431583000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4653363780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     257108214480.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     486571912380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     840960592800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1605114127320                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        492.812971                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 2180797165054                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 108759820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 967488226946                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4104500400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2181593700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9466654680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4665395880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     257108214480.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     480480887250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     846089877120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1604097123510                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        492.500724                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 2194196229545                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 108759820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 954089162455                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 3257045212000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                   50                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  50                       # Transaction distribution
system.iobus.trans_dist::WriteReq               26327                       # Transaction distribution
system.iobus.trans_dist::WriteResp              26327                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        52616                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          136                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        52754                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   52754                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       210464                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       210533                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   210533                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             57307502                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            26427000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              111000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy                2500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               6503701457000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               55076413                       # Simulator instruction rate (inst/s)
host_mem_usage                                 808924                       # Number of bytes of host memory used
host_op_rate                                 55076388                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   181.03                       # Real time elapsed on the host
host_tick_rate                             1862782989                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  9970211320                       # Number of instructions simulated
sim_ops                                    9970211320                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.337211                       # Number of seconds simulated
sim_ticks                                337210594500                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued        10987                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit          166                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified        12477                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage       139795                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                    3      0.02%      0.02% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   55      0.33%      0.35% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.01%      0.36% # number of callpals executed
system.cpu0.kern.callpal::swpipl                15201     92.36%     92.72% # number of callpals executed
system.cpu0.kern.callpal::rdps                    731      4.44%     97.16% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.01%     97.16% # number of callpals executed
system.cpu0.kern.callpal::rti                     449      2.73%     99.89% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      0.09%     99.98% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.02%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 16459                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                     17443                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                     347                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                    6381     39.88%     39.88% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.02%     39.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    345      2.16%     42.06% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      2      0.01%     42.07% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   9269     57.93%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               16000                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     6379     48.67%     48.67% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.02%     48.70% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     345      2.63%     51.33% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       2      0.02%     51.34% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    6377     48.66%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                13106                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            335203962000     99.27%     99.27% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2836500      0.00%     99.27% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              136833000      0.04%     99.31% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1518500      0.00%     99.31% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             2336805000      0.69%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        337681955000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999687                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.687992                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.819125                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                 96                      
system.cpu0.kern.mode_good::user                   97                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel              503                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.190855                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.321667                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      359233751500     99.90%     99.90% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           367139000      0.10%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      55                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued         1191                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit           13                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified         2595                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage        25517                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::swpipl                 4599     81.61%     81.61% # number of callpals executed
system.cpu1.kern.callpal::rdps                    690     12.24%     93.86% # number of callpals executed
system.cpu1.kern.callpal::rti                     346      6.14%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  5635                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                      5981                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                     346                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                    1387     26.21%     26.21% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    345      6.52%     32.73% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.02%     32.75% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   3558     67.25%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                5291                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1387     44.47%     44.47% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     345     11.06%     55.53% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.03%     55.56% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1386     44.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 3119                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            336267590500     99.81%     99.81% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              135125500      0.04%     99.85% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 854000      0.00%     99.85% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              510063000      0.15%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        336913633000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.389545                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.589492                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                346                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued      1512519                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit         3069                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified      1527542                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage     24007642                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                    2      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  145      0.05%      0.05% # number of callpals executed
system.cpu2.kern.callpal::tbi                       3      0.00%      0.05% # number of callpals executed
system.cpu2.kern.callpal::swpipl               148183     46.69%     46.74% # number of callpals executed
system.cpu2.kern.callpal::rdps                  22158      6.98%     53.72% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%     53.72% # number of callpals executed
system.cpu2.kern.callpal::rti                   32903     10.37%     64.09% # number of callpals executed
system.cpu2.kern.callpal::callsys               32458     10.23%     74.31% # number of callpals executed
system.cpu2.kern.callpal::imb                       6      0.00%     74.32% # number of callpals executed
system.cpu2.kern.callpal::rdunique              81516     25.68%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                317375                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                    432667                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                     229                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                   86551     47.68%     47.68% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     76      0.04%     47.73% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    345      0.19%     47.92% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     47.92% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  94535     52.08%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              181508                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    86551     49.88%     49.88% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      76      0.04%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     345      0.20%     50.12% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.12% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   86550     49.88%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               173523                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            316451144000     94.06%     94.06% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               43766000      0.01%     94.07% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              176289500      0.05%     94.12% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1119000      0.00%     94.12% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            19771554000      5.88%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        336443872500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.915534                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.956007                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel              32538                      
system.cpu2.kern.mode_good::user                32537                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel            33049                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              32537                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.984538                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.992209                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      293746221000     87.52%     87.52% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         41874002000     12.48%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     145                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued         2199                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit           42                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified         5223                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage        29753                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                    1      0.02%      0.02% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58      0.99%      1.00% # number of callpals executed
system.cpu3.kern.callpal::tbi                       4      0.07%      1.07% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 4694     79.94%     81.01% # number of callpals executed
system.cpu3.kern.callpal::rdps                    691     11.77%     92.78% # number of callpals executed
system.cpu3.kern.callpal::rti                     414      7.05%     99.83% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      0.15%     99.98% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.02%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  5872                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                      6730                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                     346                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                    1489     27.30%     27.30% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    345      6.32%     33.62% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.05%     33.68% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   3618     66.32%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                5455                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     1489     44.78%     44.78% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     345     10.38%     55.16% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.09%     55.25% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    1488     44.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 3325                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            336235016000     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              134186500      0.04%     99.84% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2091000      0.00%     99.84% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              544664000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        336915957500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.411277                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.609533                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel              472                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.141949                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.248609                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      355857573500     99.99%     99.99% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            27535500      0.01%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                   8499200                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                 1035                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                        1040                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                   122880                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                  13                       # Number of full page size DMA writes.
system.disks.dma_write_txs                         17                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          290                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1274714                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2544844                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                   625158                       # Number of branches fetched
system.switch_cpus0.committedInsts            3177318                       # Number of instructions committed
system.switch_cpus0.committedOps              3177318                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus0.dtb.data_hits             1089841                       # DTB hits
system.switch_cpus0.dtb.data_misses               477                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits              763525                       # DTB read hits
system.switch_cpus0.dtb.read_misses               371                       # DTB read misses
system.switch_cpus0.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus0.dtb.write_hits             326316                       # DTB write hits
system.switch_cpus0.dtb.write_misses              106                       # DTB write misses
system.switch_cpus0.idle_fraction            0.982085                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses         325817                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits             325665                       # ITB hits
system.switch_cpus0.itb.fetch_misses              152                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.017915                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles               675365212                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      12098856.739247                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts       469094                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses          3980                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                 3980                       # number of float instructions
system.switch_cpus0.num_fp_register_reads         2433                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         2420                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls              97589                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      663266355.260753                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses      3070693                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts             3070693                       # number of integer instructions
system.switch_cpus0.num_int_register_reads      4078580                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      2272660                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts             764380                       # Number of load instructions
system.switch_cpus0.num_mem_refs              1091322                       # number of memory refs
system.switch_cpus0.num_store_insts            326942                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass        21638      0.68%      0.68% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          1956039     61.55%     62.23% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            7680      0.24%     62.48% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     62.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           1404      0.04%     62.52% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     62.52% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     62.52% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     62.52% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     62.52% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            227      0.01%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     62.53% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          787649     24.79%     87.31% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         326648     10.28%     97.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead         1282      0.04%     97.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite         1067      0.03%     97.67% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         74166      2.33%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           3177800                       # Class of executed instruction
system.switch_cpus1.Branches                    74604                       # Number of branches fetched
system.switch_cpus1.committedInsts             518292                       # Number of instructions committed
system.switch_cpus1.committedOps               518292                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_hits              176246                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits              113696                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_hits              62550                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.idle_fraction            0.997563                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses          71485                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits              71485                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.002437                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles               673827266                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      1642094.629404                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts        36252                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls              21534                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      672185171.370596                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses       495732                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts              495732                       # number of integer instructions
system.switch_cpus1.num_int_register_reads       684404                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       398825                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts             113696                       # Number of load instructions
system.switch_cpus1.num_mem_refs               176592                       # number of memory refs
system.switch_cpus1.num_store_insts             62896                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         3248      0.63%      0.63% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           310022     59.82%     60.44% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            2004      0.39%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     60.83% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          115844     22.35%     83.18% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          62896     12.14%     95.32% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0      0.00%     95.32% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0      0.00%     95.32% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         24278      4.68%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            518292                       # Class of executed instruction
system.switch_cpus2.Branches                 23970397                       # Number of branches fetched
system.switch_cpus2.committedInsts          166334829                       # Number of instructions committed
system.switch_cpus2.committedOps            166334829                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses         8880414                       # DTB accesses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_hits            51958978                       # DTB hits
system.switch_cpus2.dtb.data_misses            114595                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses         7405138                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits            30830425                       # DTB read hits
system.switch_cpus2.dtb.read_misses            112386                       # DTB read misses
system.switch_cpus2.dtb.write_accesses        1475276                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_hits           21128553                       # DTB write hits
system.switch_cpus2.dtb.write_misses             2209                       # DTB write misses
system.switch_cpus2.idle_fraction            0.005239                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses       22420166                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits           22419903                       # ITB hits
system.switch_cpus2.itb.fetch_misses              263                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.994761                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles               672886377                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      669361154.810700                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts     16960014                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses        264694                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts               264694                       # number of float instructions
system.switch_cpus2.num_fp_register_reads       169643                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes       169673                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            5343289                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      3525222.189300                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    161146319                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           161146319                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    222339756                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    121740450                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts           31052250                       # Number of load instructions
system.switch_cpus2.num_mem_refs             52183807                       # number of memory refs
system.switch_cpus2.num_store_insts          21131557                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass      2017297      1.21%      1.21% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        108059239     64.92%     66.13% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          177596      0.11%     66.24% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     66.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd          91964      0.06%     66.29% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              1      0.00%     66.29% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt          49871      0.03%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv          16638      0.01%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        32510419     19.53%     85.87% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       21102590     12.68%     98.54% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead        53137      0.03%     98.58% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite        53082      0.03%     98.61% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       2317601      1.39%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         166449436                       # Class of executed instruction
system.switch_cpus3.Branches                    89927                       # Number of branches fetched
system.switch_cpus3.committedInsts             627510                       # Number of instructions committed
system.switch_cpus3.committedOps               627510                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses            2701                       # DTB accesses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_hits              211198                       # DTB hits
system.switch_cpus3.dtb.data_misses               365                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses            1826                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_hits              134369                       # DTB read hits
system.switch_cpus3.dtb.read_misses               327                       # DTB read misses
system.switch_cpus3.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_hits              76829                       # DTB write hits
system.switch_cpus3.dtb.write_misses               38                       # DTB write misses
system.switch_cpus3.idle_fraction            0.996642                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses          94356                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits              94231                       # ITB hits
system.switch_cpus3.itb.fetch_misses              125                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.003358                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles               673831915                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      2262503.413929                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts        48538                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                  296                       # number of float instructions
system.switch_cpus3.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls              23223                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      671569411.586071                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses       600203                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts              600203                       # number of integer instructions
system.switch_cpus3.num_int_register_reads       820524                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       476819                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts             135254                       # Number of load instructions
system.switch_cpus3.num_mem_refs               212652                       # number of memory refs
system.switch_cpus3.num_store_insts             77398                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass         5952      0.95%      0.95% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           373574     59.50%     60.44% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            1949      0.31%     60.75% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     60.75% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             24      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     60.76% # Class of executed instruction
system.switch_cpus3.op_class::MemRead          138337     22.03%     82.79% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          77279     12.31%     95.10% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead          137      0.02%     95.12% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite          132      0.02%     95.14% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         30509      4.86%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            627896                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests       513350                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1105                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4141398                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5804                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8688110                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6909                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1114                       # Transaction distribution
system.membus.trans_dist::ReadResp             767781                       # Transaction distribution
system.membus.trans_dist::WriteReq               2860                       # Transaction distribution
system.membus.trans_dist::WriteResp              2860                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       565808                       # Transaction distribution
system.membus.trans_dist::CleanEvict           703606                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1817                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1874                       # Transaction distribution
system.membus.trans_dist::ReadExReq            503152                       # Transaction distribution
system.membus.trans_dist::ReadExResp           503137                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        766667                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1920                       # Transaction distribution
system.membus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       402781                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       402781                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         7948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3411579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3419527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3822308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8622016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8622016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        16550                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    108838720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    108855270                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               117477286                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3262                       # Total snoops (count)
system.membus.snoopTraffic                      18432                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1279404                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000227                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.015080                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1279113     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     291      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1279404                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7575499                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4812085019                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          670249364                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6040356411                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.8                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       134991                       # number of demand (read+write) misses
system.iocache.demand_misses::total            134991                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       134991                       # number of overall misses
system.iocache.overall_misses::total           134991                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  27296026966                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  27296026966                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  27296026966                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  27296026966                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       134991                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          134991                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       134991                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         134991                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 202206.272759                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 202206.272759                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 202206.272759                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 202206.272759                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        604151                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                73635                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     8.204672                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks           1920                       # number of writebacks
system.iocache.writebacks::total                 1920                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       134991                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       134991                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       134991                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       134991                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  20546362315                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  20546362315                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  20546362315                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  20546362315                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 152205.423436                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 152205.423436                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 152205.423436                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 152205.423436                       # average overall mshr miss latency
system.iocache.replacements                    134991                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide       133071                       # number of ReadReq misses
system.iocache.ReadReq_misses::total           133071                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide  27071058399                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total  27071058399                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide       133071                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total         133071                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 203433.192799                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 203433.192799                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide       133071                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total       133071                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide  20417508399                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total  20417508399                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 153433.192799                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 153433.192799                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide         1920                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1920                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide    224968567                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total    224968567                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117171.128646                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117171.128646                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide         1920                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total         1920                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    128853916                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    128853916                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67111.414583                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67111.414583                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 135007                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               135007                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1214919                       # Number of tag accesses
system.iocache.tags.data_accesses             1214919                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         2975                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples         1488                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 96566593.077957                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 267539931.125664                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10         1488    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value       169500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974632000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total         1488                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 4099268179000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED 143691090500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions         2271                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         1137                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 920198343.007916                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 212267291.777796                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10         1137    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       182500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974544500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         1137                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 3196703211500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 1046265516000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260732729500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         2343                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         1173                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 882505630.008525                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 268259980.007872                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10         1173    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value       203500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973856500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         1173                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 3207938341500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 1035179104000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260584011500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         2229                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples         1117                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 905142908.236347                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 235350548.647066                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10         1117    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value       947500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974543000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total         1117                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 3232160398000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 1011044628500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260496430500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670452.260474                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974246.535057                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251385617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018557383                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  4243431514000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 6503701457000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24109504                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst   2616238100                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2640347604                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24109504                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst   2616238100                       # number of overall hits
system.cpu2.icache.overall_hits::total     2640347604                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst      2383212                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       2778075                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst      2383212                       # number of overall misses
system.cpu2.icache.overall_misses::total      2778075                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst  33828275500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  33828275500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst  33828275500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  33828275500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504367                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst   2618621312                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2643125679                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504367                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst   2618621312                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2643125679                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000910                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001051                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000910                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001051                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 14194.404652                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 12176.876254                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 14194.404652                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 12176.876254                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches           115918                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks      4659185                       # number of writebacks
system.cpu2.icache.writebacks::total          4659185                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         5703                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         5703                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         5703                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         5703                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst      2377509                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      2377509                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher      1887491                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst      2377509                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      4265000                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst  31392347500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  31392347500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher  22930824377                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst  31392347500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  54323171877                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000908                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000900                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000908                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001614                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 13203.881668                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 13203.881668                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 12148.839055                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 13203.881668                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 12736.968787                       # average overall mshr miss latency
system.cpu2.icache.replacements               4659185                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24109504                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst   2616238100                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2640347604                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst      2383212                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      2778075                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst  33828275500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  33828275500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504367                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst   2618621312                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2643125679                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000910                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001051                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 14194.404652                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 12176.876254                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         5703                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         5703                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst      2377509                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      2377509                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst  31392347500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  31392347500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000908                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000900                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 13203.881668                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 13203.881668                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher      1887491                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total      1887491                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher  22930824377                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total  22930824377                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 12148.839055                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 12148.839055                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 6503701457000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 6503701457000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          501.111246                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2645007467                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          4659863                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           567.614856                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   167.279449                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher   147.570862                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   186.260935                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.326718                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.288224                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.363791                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.978733                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022          246                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          266                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::2           29                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::3          217                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          219                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.480469                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.519531                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       5290911221                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      5290911221                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 6503701457000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281411                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    806281692                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       813563103                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281411                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    806281692                       # number of overall hits
system.cpu2.dcache.overall_hits::total      813563103                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290766                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     15016908                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      15307674                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290766                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     15016908                       # number of overall misses
system.cpu2.dcache.overall_misses::total     15307674                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 636307800500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 636307800500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 636307800500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 636307800500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572177                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    821298600                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    828870777                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572177                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    821298600                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    828870777                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038399                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.018284                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018468                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038399                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.018284                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018468                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 42372.757461                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 41567.895978                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 42372.757461                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 41567.895978                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     11924216                       # number of writebacks
system.cpu2.dcache.writebacks::total         11924216                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     15016908                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     15016908                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     15016908                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     15016908                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data        17981                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total        17981                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 621290892500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 621290892500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 621290892500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 621290892500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    730306500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    730306500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.018284                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.018117                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.018284                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.018117                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 41372.757461                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 41372.757461                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 41372.757461                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 41372.757461                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 40615.455203                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 40615.455203                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements              15089802                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486505                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    547674149                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      552160654                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152835                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      8766819                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      8919654                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 279825042000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 279825042000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639340                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    556440968                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    561080308                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032943                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.015755                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015897                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 31918.651680                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 31371.737289                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      8766819                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      8766819                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         4087                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         4087                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 271058223000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 271058223000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    730306500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    730306500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.015755                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.015625                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 30918.651680                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 30918.651680                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 178690.114999                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 178690.114999                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2794906                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    258607543                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     261402449                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      6250089                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      6388020                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 356482758500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 356482758500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932837                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    264857632                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    267790469                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047030                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.023598                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.023855                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 57036.429161                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 55804.890796                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      6250089                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      6250089                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data        13894                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total        13894                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 350232669500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 350232669500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.023598                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.023339                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 56036.429161                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 56036.429161                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data      1022367                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1073687                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data        47649                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        63072                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data    786801500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    786801500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data      1070016                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1136759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.044531                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.055484                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 16512.445172                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 12474.655949                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data        47649                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        47649                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data    739152500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    739152500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.044531                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.041917                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 15512.445172                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15512.445172                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data      1049772                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1093145                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data        12301                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        34486                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data     78752500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     78752500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data      1062073                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1127631                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.011582                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.030583                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  6402.121779                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  2283.607841                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data        12301                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        12301                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data     66469500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     66469500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.011582                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.010909                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  5403.585074                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5403.585074                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus2.data       142000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       142000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus2.data       124000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       124000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6503701457000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          915.103517                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          831135247                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         15278479                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            54.399083                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   250.730386                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   664.373132                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.244854                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.648802                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.893656                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          666                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          623                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.650391                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1677548813                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1677548813                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923860.866929                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588503.022217                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304126000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252965817000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  4243431514000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 6503701457000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271732                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst   2554177437                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      2568449169                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271732                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst   2554177437                       # number of overall hits
system.cpu3.icache.overall_hits::total     2568449169                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst       785967                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       1124962                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst       785967                       # number of overall misses
system.cpu3.icache.overall_misses::total      1124962                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst  11680263500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  11680263500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst  11680263500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  11680263500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610727                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst   2554963404                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   2569574131                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610727                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst   2554963404                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   2569574131                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000308                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000438                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000308                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000438                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 14861.010068                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 10382.807153                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 14861.010068                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 10382.807153                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches            53787                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks      1790845                       # number of writebacks
system.cpu3.icache.writebacks::total          1790845                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         4459                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         4459                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         4459                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         4459                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst       781508                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       781508                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher       670859                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst       781508                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      1452367                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst  10850235500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  10850235500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher   8357824000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst  10850235500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  19208059500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000306                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000304                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000306                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000565                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 13883.716481                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13883.716481                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 12458.391406                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 13883.716481                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13225.348345                       # average overall mshr miss latency
system.cpu3.icache.replacements               1790845                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271732                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst   2554177437                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     2568449169                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst       785967                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      1124962                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst  11680263500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  11680263500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610727                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst   2554963404                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   2569574131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000308                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000438                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 14861.010068                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 10382.807153                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         4459                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         4459                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst       781508                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       781508                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst  10850235500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  10850235500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000306                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000304                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 13883.716481                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13883.716481                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher       670859                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total       670859                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher   8357824000                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total   8357824000                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 12458.391406                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 12458.391406                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 6503701457000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 6503701457000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          508.104736                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         2570240531                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          1791362                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1434.796837                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   174.084299                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher   122.904475                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   211.115962                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.340008                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.240048                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.412336                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.992392                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022          201                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::2           38                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::3          146                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::4           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          230                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.392578                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       5140939624                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      5140939624                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 6503701457000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632185                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    481000744                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       485632929                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632185                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    481000744                       # number of overall hits
system.cpu3.dcache.overall_hits::total      485632929                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202012                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      5542922                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5744934                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202012                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      5542922                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5744934                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 146537772000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 146537772000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 146537772000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 146537772000                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834197                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    486543666                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    491377863                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834197                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    486543666                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    491377863                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.011392                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011691                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.011392                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011691                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 26436.917568                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 25507.302956                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 26436.917568                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 25507.302956                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      4547556                       # number of writebacks
system.cpu3.dcache.writebacks::total          4547556                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      5542922                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      5542922                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      5542922                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      5542922                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data         8643                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total         8643                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 140994850000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 140994850000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 140994850000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 140994850000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data       680500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       680500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.011392                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.011280                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.011392                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.011280                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 25436.917568                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 25436.917568                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 25436.917568                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 25436.917568                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data    78.734236                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total    78.734236                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements               5605181                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791076                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data    368502897                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      371293973                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      3538972                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3648584                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  92273191500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  92273191500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900688                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    372041869                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    374942557                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.009512                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009731                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 26073.444916                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 25290.137626                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      3538972                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      3538972                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  88734219500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  88734219500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.009512                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.009439                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 25073.444916                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 25073.444916                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       170125                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       170125                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841109                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data    112497847                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     114338956                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92400                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      2003950                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2096350                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  54264580500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  54264580500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data    114501797                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    116435306                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.017501                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.018004                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 27078.809601                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 25885.267489                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      2003950                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      2003950                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data         8639                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total         8639                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  52260630500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  52260630500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.017501                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.017211                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 26078.809601                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 26078.809601                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data       288322                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       344079                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data        33171                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        47052                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data    555012500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    555012500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data       321493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       391131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.103178                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.120297                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 16731.859154                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 11795.726005                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data        33171                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        33171                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data    521841500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    521841500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.103178                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.084808                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 15731.859154                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15731.859154                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data       309626                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       358132                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data        10707                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        28969                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data     72720000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     72720000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data       320333                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       387101                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.033425                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.074836                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  6791.818437                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  2510.269599                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data        10707                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        10707                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data     62031000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     62031000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.033425                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.027659                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  5793.499580                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5793.499580                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus3.data       160000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       160000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus3.data       142000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       142000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6503701457000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          992.822642                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          492156114                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          5724872                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            85.968056                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   346.953070                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   645.869572                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.338821                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.630732                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.969553                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          554                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          500                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        990037062                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       990037062                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241360.778005                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203308.237849                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000425000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  4243431514000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 6503701457000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst   2330524455                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2402567602                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst   2330524455                       # number of overall hits
system.cpu0.icache.overall_hits::total     2402567602                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       584380                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1085815                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       584380                       # number of overall misses
system.cpu0.icache.overall_misses::total      1085815                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst   8956434500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8956434500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst   8956434500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8956434500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst   2331108835                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2403653417                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst   2331108835                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2403653417                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000251                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000452                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000251                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000452                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 15326.387796                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  8248.582401                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 15326.387796                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  8248.582401                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches            41638                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks      1775927                       # number of writebacks
system.cpu0.icache.writebacks::total          1775927                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         3324                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3324                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         3324                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3324                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       581056                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       581056                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher       693984                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       581056                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1275040                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst   8341373500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8341373500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher   8774268250                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst   8341373500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  17115641750                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000249                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000242                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000249                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000530                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 14355.541462                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14355.541462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 12643.329313                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 14355.541462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13423.611612                       # average overall mshr miss latency
system.cpu0.icache.replacements               1775927                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst   2330524455                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2402567602                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       584380                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1085815                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst   8956434500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8956434500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst   2331108835                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2403653417                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000251                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000452                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 15326.387796                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  8248.582401                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         3324                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3324                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       581056                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       581056                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst   8341373500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8341373500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000249                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000242                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 14355.541462                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14355.541462                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher       693984                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total       693984                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher   8774268250                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total   8774268250                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 12643.329313                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 12643.329313                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 6503701457000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 6503701457000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.816422                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2404344077                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1776475                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1353.435358                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   177.759830                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher   124.915321                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   209.141271                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.347187                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.243975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.408479                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999641                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022          167                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          344                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::2          132                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3           22                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           57                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.326172                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       4809083309                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      4809083309                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 6503701457000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    715389781                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       730115428                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725647                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    715389781                       # number of overall hits
system.cpu0.dcache.overall_hits::total      730115428                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      8754802                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11338144                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583342                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      8754802                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11338144                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 150787694000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 150787694000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 150787694000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 150787694000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    724144583                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    741453572                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    724144583                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    741453572                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.012090                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.015292                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.012090                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.015292                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 17223.427097                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 13299.151431                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 17223.427097                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 13299.151431                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9407467                       # number of writebacks
system.cpu0.dcache.writebacks::total          9407467                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      8754802                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      8754802                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      8754802                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      8754802                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data         8114                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         8114                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 142032892000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 142032892000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 142032892000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 142032892000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data    137526000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    137526000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.012090                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.011808                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.012090                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.011808                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 16223.427097                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16223.427097                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 16223.427097                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16223.427097                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 16949.223564                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 16949.223564                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements              11203673                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    512713626                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      522483778                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294905                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      6350550                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      8645455                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 100127916000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 100127916000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    519064176                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    531129233                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.012235                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016277                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 15766.810119                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 11581.566962                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      6350550                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6350550                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data          574                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          574                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  93777366000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  93777366000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data    137526000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    137526000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.012235                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.011957                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 14766.810119                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14766.810119                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 239592.334495                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 239592.334495                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    202676155                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     207631650                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      2404252                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2692689                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  50659778000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  50659778000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    205080407                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    210324339                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.011723                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.012803                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 21070.910204                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 18813.824396                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      2404252                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2404252                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data         7540                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         7540                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  48255526000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  48255526000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.011723                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.011431                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 20070.910204                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20070.910204                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data       127210                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       333640                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data        22296                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        34801                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    283590000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    283590000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data       149506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       368441                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.149131                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.094455                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 12719.321851                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8148.903767                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data        22296                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        22296                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data    261294000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    261294000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.149131                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.060514                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 11719.321851                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11719.321851                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data       135503                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       343234                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data        13418                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        24409                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data     88008500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     88008500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data       148921                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       367643                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.090101                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.066393                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  6558.987927                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  3605.575812                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data        13418                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        13418                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data     74608500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     74608500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.090101                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.036497                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  5560.329408                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5560.329408                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus0.data       180000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       180000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus0.data       162000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       162000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6503701457000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1003.513068                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          742189737                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11312313                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            65.609017                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   351.018130                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   652.494938                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.342791                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.637202                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.979993                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          648                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          243                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1495691625                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1495691625                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141467.542812                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917632.110545                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744225000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  4243431514000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 6503701457000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst   2348935769                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2353951054                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst   2348935769                       # number of overall hits
system.cpu1.icache.overall_hits::total     2353951054                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst       549438                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        587169                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst       549438                       # number of overall misses
system.cpu1.icache.overall_misses::total       587169                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst   8254190000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   8254190000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst   8254190000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   8254190000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst   2349485207                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2354538223                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst   2349485207                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2354538223                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000234                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000249                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000234                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000249                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 15022.968925                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 14057.605221                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 15022.968925                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 14057.605221                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches            40618                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks      1234655                       # number of writebacks
system.cpu1.icache.writebacks::total          1234655                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         2863                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2863                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         2863                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2863                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst       546575                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       546575                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher       650886                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst       546575                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1197461                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst   7674083500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   7674083500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher   8260417048                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst   7674083500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  15934500548                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000233                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000232                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000233                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000509                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 14040.311943                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14040.311943                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 12691.035063                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 14040.311943                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13306.905651                       # average overall mshr miss latency
system.cpu1.icache.replacements               1234655                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst   2348935769                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2353951054                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst       549438                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       587169                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst   8254190000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   8254190000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst   2349485207                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2354538223                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000234                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000249                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 15022.968925                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 14057.605221                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         2863                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2863                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst       546575                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       546575                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst   7674083500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   7674083500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 14040.311943                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14040.311943                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher       650886                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total       650886                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher   8260417048                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total   8260417048                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 12691.035063                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 12691.035063                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 6503701457000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 6503701457000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          507.546511                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2355186246                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1235192                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1906.736966                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   173.532597                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher   162.361246                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   171.652667                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.338931                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.317112                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.335259                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.991302                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022          296                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          216                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::4          290                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          204                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.578125                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.421875                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       4710311638                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      4710311638                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 6503701457000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    721169972                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       722816198                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    721169972                       # number of overall hits
system.cpu1.dcache.overall_hits::total      722816198                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      8743859                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8778579                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      8743859                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8778579                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 151487702500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 151487702500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 151487702500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 151487702500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    729913831                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    731594777                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    729913831                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    731594777                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.011979                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011999                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.011979                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011999                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 17325.039493                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 17256.517541                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 17325.039493                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17256.517541                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8063328                       # number of writebacks
system.cpu1.dcache.writebacks::total          8063328                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      8743859                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8743859                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      8743859                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8743859                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data         7398                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         7398                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 142743843500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 142743843500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 142743843500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 142743843500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.011979                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.011952                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.011979                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.011952                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 16325.039493                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16325.039493                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 16325.039493                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16325.039493                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8660353                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    515946228                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      516999628                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      6247661                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6270425                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  98161992500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  98161992500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    522193889                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    523270053                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.011964                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.011983                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 15711.798784                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15654.759047                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      6247661                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6247661                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  91914331500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  91914331500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.011964                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.011940                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 14711.798784                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14711.798784                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    205223744                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     205816570                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      2496198                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2508154                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  53325710000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  53325710000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    207719942                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    208324724                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.012017                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.012040                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 21362.772504                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21260.939320                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      2496198                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      2496198                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data         7398                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total         7398                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  50829512000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  50829512000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.012017                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.011982                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 20362.772504                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 20362.772504                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data       116067                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       127911                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data        16798                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        17772                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data    219099500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    219099500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data       132865                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       145683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.126429                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.121991                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 13043.189665                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12328.353590                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data        16798                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        16798                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data    202301500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    202301500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.126429                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.115305                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 12043.189665                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12043.189665                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data       122251                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       133519                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data        10333                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        11803                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data     69399000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     69399000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data       132584                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       145322                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.077935                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.081220                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data  6716.248911                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5879.776328                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data        10333                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        10333                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data     59091000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     59091000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.077935                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.071104                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  5718.668344                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5718.668344                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data       209000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       209000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data       184000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       184000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6503701457000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          966.863827                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          731885836                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8743189                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            83.709255                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   316.489907                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   650.373920                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.309072                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.635131                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.944203                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          854                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          852                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.833984                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1472514753                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1472514753                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               1114                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           3767429                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2860                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2860                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1373339                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2685902                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1417734                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3697                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2796                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           6493                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           578312                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          578312                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2685908                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1080679                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            3                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        55882                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        68065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         2395                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      7986127                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4892687                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         9612                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         9662                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13030526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2384256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      2040819                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       260096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        17296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    340741312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    154777283                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       410112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       267680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              500898854                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1156916                       # Total snoops (count)
system.tol2bus.snoopTraffic                  36965376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5495358                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.118769                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.519367                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5170962     94.10%     94.10% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 121227      2.21%     96.30% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  78238      1.42%     97.73% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 124747      2.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    184      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5495358                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8000217253                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2450918229                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        3993089453                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           5269959                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4824462                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          36136382                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27986910                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           1766491                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3072949                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher         7082                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher          289                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher      1063872                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher          759                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst         9450                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data         6207                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         1704                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data           52                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst      1591548                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data       509883                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst         2118                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data         1027                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3193991                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher         7082                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher          289                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher      1063872                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher          759                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst         9450                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data         6207                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         1704                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data           52                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst      1591548                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data       509883                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst         2118                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data         1027                       # number of overall hits
system.l2.overall_hits::total                 3193991                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher           75                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher           24                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher         1018                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher           19                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst         2020                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data        13521                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data           89                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst         5606                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data      1112729                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst          308                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data         1518                       # number of demand (read+write) misses
system.l2.demand_misses::total                1136942                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher           75                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher           24                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher         1018                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher           19                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst         2020                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data        13521                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data           89                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst         5606                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data      1112729                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst          308                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data         1518                       # number of overall misses
system.l2.overall_misses::total               1136942                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher      6987441                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher      1816484                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher     95002627                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher      1686986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst    168008500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data   1162259000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      1523500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data      8041000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst    466953000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data  88138664000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst     25486000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data    129856000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      90206284538                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher      6987441                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher      1816484                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher     95002627                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher      1686986                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst    168008500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data   1162259000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      1523500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data      8041000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst    466953000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data  88138664000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst     25486000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data    129856000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     90206284538                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher         7157                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher          313                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher      1064890                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher          778                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst        11470                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data        19728                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst         1719                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data          141                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst      1597154                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      1622612                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst         2426                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data         2545                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4330933                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher         7157                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher          313                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher      1064890                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher          778                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst        11470                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data        19728                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst         1719                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data          141                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst      1597154                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      1622612                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst         2426                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data         2545                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4330933                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.010479                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.076677                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.000956                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.024422                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.176112                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.685371                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.008726                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.631206                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.003510                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.685764                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.126958                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.596464                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.262517                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.010479                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.076677                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.000956                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.024422                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.176112                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.685371                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.008726                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.631206                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.003510                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.685764                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.126958                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.596464                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.262517                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 93165.880000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 75686.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 93322.816306                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 88788.736842                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 83172.524752                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 85959.544412                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 101566.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 90348.314607                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 83295.219408                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 79209.460704                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 82746.753247                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 85544.137022                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79341.148922                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 93165.880000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 75686.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 93322.816306                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 88788.736842                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 83172.524752                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 85959.544412                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 101566.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 90348.314607                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 83295.219408                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 79209.460704                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 82746.753247                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 85544.137022                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79341.148922                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              563888                       # number of writebacks
system.l2.writebacks::total                    563888                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.icache.prefetcher            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.icache.prefetcher            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.icache.prefetcher            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data          100                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.data           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 131                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.icache.prefetcher            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.icache.prefetcher            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.icache.prefetcher            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data          100                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.data           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                131                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher           74                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher         1018                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst         2020                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data        13521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst         5605                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data      1112629                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst          305                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data         1508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1136811                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher           74                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher         1018                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst         2020                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data        13521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst         5605                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data      1112629                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst          305                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data         1508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1136811                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data          756                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data          346                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data         2524                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data          348                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         3974                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher      6156441                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher      1053485                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher     84822627                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher      1431986                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst    147808500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data   1027049000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst       952000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data      7151000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst    410858500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data  77005605000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst     22213500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data    114144000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  78829246039                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher      6156441                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher      1053485                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher     84822627                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher      1431986                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst    147808500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data   1027049000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst       952000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data      7151000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst    410858500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data  77005605000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst     22213500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data    114144000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  78829246039                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data     65472500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data    139733000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    205205500                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.010340                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.051118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.000956                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.023136                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.176112                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.685371                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.004654                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.631206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.003509                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.685702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.125721                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.592534                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.262486                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.010340                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.051118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.000956                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.023136                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.176112                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.685371                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.004654                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.631206                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.003509                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.685702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.125721                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.592534                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.262486                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 83195.148649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 65842.812500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 83322.816306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 79554.777778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 73172.524752                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 75959.544412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst       119000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 80348.314607                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 73302.140946                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 69210.496041                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 72831.147541                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 75692.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69342.437783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 83195.148649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 65842.812500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 83322.816306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 79554.777778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 73172.524752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 75959.544412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst       119000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 80348.314607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 73302.140946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 69210.496041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 72831.147541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 75692.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69342.437783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 86603.835979                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 55361.727417                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 51637.015601                       # average overall mshr uncacheable latency
system.l2.replacements                        1139987                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data          289                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data          825                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1114                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     65472500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    139733000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    205205500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 226548.442907                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 169373.333333                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 184206.014363                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data          467                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data          346                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data         1699                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data          348                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         2860                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks       809451                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           809451                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       809451                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       809451                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2458065                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2458065                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2458065                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2458065                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          329                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           329                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data         1059                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data          716                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data          182                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1958                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data          113                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data          175                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data           52                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data          147                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                487                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data      1530000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data        31500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1561500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data         1172                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data          176                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data          768                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data          329                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2445                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.096416                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.994318                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.067708                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.446809                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.199182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data 29423.076923                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data   214.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3206.365503                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data          113                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data          175                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data           52                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data          147                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           487                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      2242000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data      3469500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data      1010000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data      2930500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      9652000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.096416                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.994318                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.067708                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.446809                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.199182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19840.707965                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19825.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 19423.076923                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19935.374150                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19819.301848                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data          503                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data          413                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                922                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data           38                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data           63                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data           63                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              168                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data       118000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       118000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data          541                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data           64                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data          417                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data           68                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1090                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.070240                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.984375                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.009592                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.926471                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.154128                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data        29500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   702.380952                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data           38                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data           63                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data           63                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          168                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data       750000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data      1239500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data        78000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data      1240500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3308000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.070240                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.984375                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.009592                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.926471                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.154128                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19736.842105                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19674.603175                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19690.476190                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19690.476190                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data         1773                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data            4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data        72374                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data          149                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 74300                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data         5674                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data           75                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data       496740                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data          726                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              503215                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data    463016000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data      6905500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data  38920552000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data     63548000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   39454021500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data         7447                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data           79                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data       569114                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data          875                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            577515                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.761918                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.949367                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.872830                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.829714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.871345                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 81603.101868                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 92073.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 78351.958771                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 87531.680441                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78403.905885                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data         5674                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data           75                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data       496740                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data          726                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         503215                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data    406276000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data      6155500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data  33953152000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data     56288000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  34421871500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.761918                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.949367                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.872830                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.829714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.871345                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 71603.101868                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 82073.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 68351.958771                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 77531.680441                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68403.905885                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher         7082                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher          289                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher      1063872                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher          759                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst         9450                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         1704                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst      1591548                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst         2118                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2676822                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher           75                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher           24                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher         1018                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher           19                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst         2020                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst         5606                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst          308                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9085                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher      6987441                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher      1816484                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher     95002627                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher      1686986                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst    168008500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      1523500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst    466953000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst     25486000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    767464538                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher         7157                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher          313                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher      1064890                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher          778                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst        11470                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst         1719                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst      1597154                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst         2426                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2685907                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.010479                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.076677                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.000956                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.024422                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.176112                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.008726                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.003510                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.126958                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003382                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 93165.880000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 75686.833333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 93322.816306                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 88788.736842                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 83172.524752                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 101566.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 83295.219408                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 82746.753247                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84476.008586                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.icache.prefetcher            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.icache.prefetcher            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.icache.prefetcher            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus2.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            21                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher           74                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher           16                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher         1018                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst         2020                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst         5605                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst          305                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9064                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher      6156441                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher      1053485                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher     84822627                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher      1431986                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst    147808500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst       952000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst    410858500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst     22213500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    675297039                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.010340                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.051118                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.000956                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.023136                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.176112                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.004654                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.003509                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.125721                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003375                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 83195.148649                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 65842.812500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 83322.816306                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 79554.777778                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 73172.524752                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst       119000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 73302.140946                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 72831.147541                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74503.203773                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data         4434                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data           48                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data       437509                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data          878                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            442869                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data         7847                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data           14                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data       615989                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data          792                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          624642                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data    699243000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data      1135500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data  49218112000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data     66308000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  49984798500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data        12281                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data           62                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      1053498                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data         1670                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1067511                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.638954                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.225806                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.584708                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.474251                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.585139                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 89109.596024                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 81107.142857                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 79900.959270                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 83722.222222                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80021.513923                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data          100                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus3.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          110                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data         7847                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data           14                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data       615889                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data          782                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       624532                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    620773000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data       995500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  43052453000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     57856000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  43732077500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.638954                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.225806                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.584613                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.468263                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.585036                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 79109.596024                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 71107.142857                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 69902.941926                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 73984.654731                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70023.757790                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32767.977089                       # Cycle average of tags in use
system.l2.tags.total_refs                    18605278                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1172758                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.864550                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     170.029223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       17.090617                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher    14.648760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data               5                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher     5.962477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.039673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher    90.290238                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher     6.159178                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    77.909521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data   260.247578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst    14.680920                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data   140.163796                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst   527.944015                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data 31237.816192                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst    26.405086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data   172.589814                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.000447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.000182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.002755                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.000188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.002378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.007942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000448                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.004277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.016112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.953302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.000806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.005267                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           588                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32180                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          455                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          778                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5571                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        16286                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9507                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.017944                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.982056                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  68187630                       # Number of tag accesses
system.l2.tags.data_accesses                 68187630                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher         4736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher         1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher        65152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher         1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst       129280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data       865344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data         5696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst       358720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data     71202240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst        19520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data        96512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide      8499136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           81249024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst       129280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst       358720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst        19520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        508032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     36211712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        36211712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher           74                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher           16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher         1018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher           18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst         2020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data        13521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data           89                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst         5605                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data      1112535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst          305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data         1508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide       132799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1269516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       565808                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             565808                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher        14045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher         3037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher       193209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher         3416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst       383381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data      2566183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst         1518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data        16892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst      1063786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data    211150661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst        57887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data       286207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide       25204238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             240944458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst       383381                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst         1518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst      1063786                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst        57887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1506572                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      107386045                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            107386045                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      107386045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher        14045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher         3037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher       193209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher         3416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst       383381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data      2566183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst         1518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data        16892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst      1063786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data    211150661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst        57887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data       286207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide      25204238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            348330503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    565808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples        74.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples        16.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples      1018.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples        18.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      2020.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     13521.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples        89.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      5605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   1112525.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples      1508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples    132799.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001965020500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33839                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33839                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3074727                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             532860                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1269516                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     565808                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1269516                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   565808                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             80011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             79608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             78120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             78829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             78380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             79220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             78540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             81082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             79751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             78594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            79869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            80290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            80044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            79659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            77386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            80123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             35708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             34579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             34878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             35193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             35571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             35957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             35859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             35464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             35510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            35848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            35897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            35203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            35165                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  17747268711                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6347530000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             41550506211                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13979.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32729.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1030188                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  401598                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1269516                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               565808                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1134894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    8355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   10441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   33362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   18851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  10978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   4230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                    379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  33692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  33824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  33857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  33864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  33895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  33914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  33942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  33879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  33850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       403524                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    291.085299                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   170.174253                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   312.991960                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       168996     41.88%     41.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        86699     21.49%     63.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        32923      8.16%     71.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        23874      5.92%     77.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        19025      4.71%     82.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16417      4.07%     86.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12748      3.16%     89.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9949      2.47%     91.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        32893      8.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       403524                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33839                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.515943                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     62.233999                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         33583     99.24%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           53      0.16%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           62      0.18%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           44      0.13%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           35      0.10%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           16      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            9      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           10      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            4      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            5      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            5      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33839                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33839                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.720352                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.677963                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.832345                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         33800     99.88%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            19      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             5      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33839                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               81248384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                36211200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                81249024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             36211712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       240.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       107.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    240.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    107.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  337207876000                       # Total gap between requests
system.mem_ctrls.avgGap                     183732.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher         4736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher         1024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher        65152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher         1152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst       129280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data       865344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst          512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data         5696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst       358720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data     71201600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst        19520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data        96512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide      8499136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     36211200                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 14044.635836612186                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 3036.678018726959                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 193208.638941502752                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 3416.262771067829                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 383380.599864278571                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 2566182.718200450763                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 1518.339009363479                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 16891.521479168710                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 1063786.268435287755                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 211148763.299013137817                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 57886.674731982654                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 286206.903265015862                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 25204237.763057589531                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 107384526.437232092023                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher           74                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher           16                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher         1018                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher           18                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst         2020                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data        13521                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data           89                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst         5605                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data      1112535                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst          305                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data         1508                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide       132799                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       565808                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher      3027012                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher       369250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher     41712145                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher       665003                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst     65010392                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data    474283450                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst       611749                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data      3504750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst    180732137                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data  31593596953                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst      9726500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data     52464500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide   9124802370                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8114620704582                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     40905.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     23078.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     40974.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     36944.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     32183.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     35077.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     76468.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     39379.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     32244.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     28397.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     31890.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     34790.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     68711.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14341650.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1415062320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            752127255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          4539012240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1477750680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26619443760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      87400156560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      55888736640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       178092289455                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        528.133731                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 143958603379                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11260340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 181991651121                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1466070480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            779246325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4525260600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1475725320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26619443760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      88348643400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      55090010880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       178304400765                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        528.762748                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 141848155507                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11260340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 184102098993                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 337210594500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq               134185                       # Transaction distribution
system.iobus.trans_dist::ReadResp              134185                       # Transaction distribution
system.iobus.trans_dist::WriteReq                4780                       # Transaction distribution
system.iobus.trans_dist::WriteResp               4780                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         3246                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          276                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          754                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         3648                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7948                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       269982                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       269982                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  277930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        12984                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          377                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         2052                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        16550                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8624248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8624248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8640798                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              3377001                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               216500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           666462000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5088000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           290158966                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             3348500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              609500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               23000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
