// Seed: 548620898
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(1'b0) id_1 = id_2;
endmodule
module module_1 (
    output wand id_0,
    input  tri  id_1,
    input  wire id_2,
    output wor  id_3
);
  wire id_5;
  always @(posedge 1 or id_1);
  assign id_3 = 1;
  module_0(
      id_5, id_5, id_5, id_5
  );
  wire id_6;
  assign id_0 = 1;
  wire id_7;
endmodule
