$date
	Wed Apr 30 16:34:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dff4bit_test $end
$var wire 4 ! q [3:0] $end
$var parameter 32 " STEP $end
$var reg 1 # clk $end
$var reg 4 $ d [3:0] $end
$var reg 1 % rst $end
$scope module dff4_0 $end
$var wire 1 # clk $end
$var wire 4 & d [3:0] $end
$var wire 1 % rst $end
$var wire 4 ' q [3:0] $end
$scope module dff0 $end
$var wire 1 # CLK $end
$var wire 1 ( D $end
$var wire 1 % RST $end
$var reg 1 ) Q $end
$upscope $end
$scope module dff1 $end
$var wire 1 # CLK $end
$var wire 1 * D $end
$var wire 1 % RST $end
$var reg 1 + Q $end
$upscope $end
$scope module dff2 $end
$var wire 1 # CLK $end
$var wire 1 , D $end
$var wire 1 % RST $end
$var reg 1 - Q $end
$upscope $end
$scope module dff3 $end
$var wire 1 # CLK $end
$var wire 1 . D $end
$var wire 1 % RST $end
$var reg 1 / Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1111101000 "
$end
#0
$dumpvars
x/
0.
x-
0,
x+
0*
x)
1(
bx '
b1 &
1%
b1 $
0#
bx !
$end
#250000
0)
0+
0-
b0 !
b0 '
0/
0%
#500000
1#
#1000000
0#
#1250000
1%
#1500000
b1 !
b1 '
1)
1#
#2000000
0#
#2350000
1*
b11 $
b11 &
#2500000
b11 !
b11 '
1+
1#
#3000000
0#
#3500000
1#
#4000000
0#
#4450000
0(
0*
1,
1.
b1100 $
b1100 &
#4500000
1/
1-
0+
b1100 !
b1100 '
0)
1#
#5000000
0#
#5500000
1#
#6000000
0#
#6500000
1#
#7000000
0#
#7500000
1#
#7550000
1(
0,
b1001 $
b1001 &
#8000000
0#
#8500000
0-
b1001 !
b1001 '
1)
1#
#9000000
0#
#9500000
1#
#10000000
0#
#10500000
1#
#11000000
0#
#11500000
1#
#11650000
0(
0.
b0 $
b0 &
#12000000
0#
#12500000
0/
b0 !
b0 '
0)
1#
#13000000
0#
#13500000
1#
#13650000
