Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_9 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'x' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/top.v:50]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 10 for port 'y' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/top.v:51]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'letter' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/shapes.v:62]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'letter' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/shapes.v:77]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'letter' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/shapes.v:92]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'letter' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/shapes.v:107]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'letter' [C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen340/Final_Project_Pong_Game/VGA_display/VGA_display.srcs/sources_1/new/shapes.v:122]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VGA_DRIVER
Compiling module xil_defaultlib.VGA_DISPLAY
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_softecc_outpu...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_mem_module(C_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9(C_FAMILY="art...
Compiling module xil_defaultlib.BITMAP_ROM
Compiling module xil_defaultlib.ASCII_LETTER(X_OFFSET=50,Y_OFFSE...
Compiling module xil_defaultlib.ASCII_LETTER(X_OFFSET=50,Y_OFFSE...
Compiling module xil_defaultlib.ASCII_LETTER(X_OFFSET=50,Y_OFFSE...
Compiling module xil_defaultlib.ASCII_LETTER(X_OFFSET=50,Y_OFFSE...
Compiling module xil_defaultlib.ASCII_LETTER(X_OFFSET=50,Y_OFFSE...
Compiling module xil_defaultlib.RECTANGLE(HEIGHT=50,COLOR=12'b11...
Compiling module xil_defaultlib.LINE(THICKNESS=1,X_OFFSET=300,Y_...
Compiling module xil_defaultlib.DRAW(X_BIT_SIZE=11,Y_BIT_SIZE=10...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
