
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.57+268 (git sha1 47ca09a01, clang++ 18.1.8 -fPIC -O3)

-- Executing script file `colorlight_i5.ys' --

1. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v
Storing AST representation for module `$abstract\picorv32'.
Storing AST representation for module `$abstract\picorv32_regs'.
Storing AST representation for module `$abstract\picorv32_pcpi_mul'.
Storing AST representation for module `$abstract\picorv32_pcpi_fast_mul'.
Storing AST representation for module `$abstract\picorv32_pcpi_div'.
Storing AST representation for module `$abstract\picorv32_axi'.
Storing AST representation for module `$abstract\picorv32_axi_adapter'.
Storing AST representation for module `$abstract\picorv32_wb'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v
Storing AST representation for module `$abstract\colorlight_i5'.
Successfully finished Verilog frontend.

3. Executing ATTRMAP pass (move or copy attributes).

4. Executing SYNTH_ECP5 pass.

4.1. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

4.3. Executing HIERARCHY pass (managing design hierarchy).

4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\colorlight_i5'.
Generating RTLIL representation for module `\colorlight_i5'.

4.4.1. Analyzing design hierarchy..
Top module:  \colorlight_i5
Parameter \ENABLE_COUNTERS = 1'1
Parameter \ENABLE_COUNTERS64 = 1'1
Parameter \ENABLE_REGS_16_31 = 1'1
Parameter \ENABLE_REGS_DUALPORT = 1'1
Parameter \LATCHED_MEM_RDATA = 1'0
Parameter \TWO_STAGE_SHIFT = 1'1
Parameter \TWO_CYCLE_COMPARE = 1'0
Parameter \TWO_CYCLE_ALU = 1'0
Parameter \CATCH_MISALIGN = 1'1
Parameter \CATCH_ILLINSN = 1'1
Parameter \ENABLE_PCPI = 1'0
Parameter \ENABLE_MUL = 1'1
Parameter \ENABLE_FAST_MUL = 1'0
Parameter \ENABLE_DIV = 1'1
Parameter \ENABLE_IRQ = 1'1
Parameter \ENABLE_IRQ_QREGS = 1'1
Parameter \ENABLE_IRQ_TIMER = 1'1
Parameter \ENABLE_TRACE = 1'0
Parameter \MASKED_IRQ = 1'0
Parameter \LATCHED_IRQ = 32'11111111111111111111111111111111
Parameter \PROGADDR_RESET = 1'0
Parameter \PROGADDR_IRQ = 5'10000
Parameter \STACKADDR = 32'11111111111111111111111111111111

4.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32'.
Parameter \ENABLE_COUNTERS = 1'1
Parameter \ENABLE_COUNTERS64 = 1'1
Parameter \ENABLE_REGS_16_31 = 1'1
Parameter \ENABLE_REGS_DUALPORT = 1'1
Parameter \LATCHED_MEM_RDATA = 1'0
Parameter \TWO_STAGE_SHIFT = 1'1
Parameter \TWO_CYCLE_COMPARE = 1'0
Parameter \TWO_CYCLE_ALU = 1'0
Parameter \CATCH_MISALIGN = 1'1
Parameter \CATCH_ILLINSN = 1'1
Parameter \ENABLE_PCPI = 1'0
Parameter \ENABLE_MUL = 1'1
Parameter \ENABLE_FAST_MUL = 1'0
Parameter \ENABLE_DIV = 1'1
Parameter \ENABLE_IRQ = 1'1
Parameter \ENABLE_IRQ_QREGS = 1'1
Parameter \ENABLE_IRQ_TIMER = 1'1
Parameter \ENABLE_TRACE = 1'0
Parameter \MASKED_IRQ = 1'0
Parameter \LATCHED_IRQ = 32'11111111111111111111111111111111
Parameter \PROGADDR_RESET = 1'0
Parameter \PROGADDR_IRQ = 5'10000
Parameter \STACKADDR = 32'11111111111111111111111111111111
Generating RTLIL representation for module `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32'.

4.4.3. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32

4.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32_pcpi_div'.
Generating RTLIL representation for module `\picorv32_pcpi_div'.

4.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32_pcpi_mul'.
Generating RTLIL representation for module `\picorv32_pcpi_mul'.

4.4.6. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32
Used module:         \picorv32_pcpi_div
Used module:         \picorv32_pcpi_mul

4.4.7. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32
Used module:         \picorv32_pcpi_div
Used module:         \picorv32_pcpi_mul
Removing unused module `$abstract\colorlight_i5'.
Removing unused module `$abstract\picorv32_wb'.
Removing unused module `$abstract\picorv32_axi_adapter'.
Removing unused module `$abstract\picorv32_axi'.
Removing unused module `$abstract\picorv32_pcpi_div'.
Removing unused module `$abstract\picorv32_pcpi_fast_mul'.
Removing unused module `$abstract\picorv32_pcpi_mul'.
Removing unused module `$abstract\picorv32_regs'.
Removing unused module `$abstract\picorv32'.
Removed 9 unused modules.

4.5. Executing PROC pass (convert processes to netlists).

4.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3091'.
Found and cleaned up 1 empty switch in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:206$3034'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:206$3034'.
Found and cleaned up 16 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
Found and cleaned up 1 empty switch in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1348$2826'.
Found and cleaned up 6 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:546$2462'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:546$2462'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6770$2336'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6751$2335'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6736$2334'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6897$1477'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6879$1467'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6861$1457'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6843$1447'.
Found and cleaned up 15 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5309$1124'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5301$1123'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5293$1122'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5285$1108'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5277$1107'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5269$1106'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5261$1092'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5253$1091'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5245$1090'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5237$1076'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5229$1075'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5221$1074'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4907$1055'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4899$1054'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4891$1053'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4883$1052'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4875$1051'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4867$1050'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4851$1048'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4190$890'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4120$884'.
Found and cleaned up 6 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3955$723'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3148$420'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406'.
Cleaned up 71 empty switches.

4.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3129 in module picorv32_pcpi_mul.
Marked 4 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3048 in module picorv32_pcpi_div.
Marked 41 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1337$2817 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 2 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1309$2805 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 2 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1295$2800 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 8 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1186$2765 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 3 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 3 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2500 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 2 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2496 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 48 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:701$2495 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 4 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2471 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:430$2433 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Removed 2 dead cases from process $proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:401$2430 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 2 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:401$2430 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:390$2425 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:325$2351 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7226$1609 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7212$1601 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7198$1593 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7184$1585 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7170$1577 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$1569 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7142$1561 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7128$1553 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7114$1545 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7100$1537 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7086$1529 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7072$1521 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7058$1513 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7044$1505 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7030$1497 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7016$1489 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6909$1479 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$1469 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$1459 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6856$1449 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6838$1439 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6809$1429 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6788$1419 in module colorlight_i5.
Marked 4 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6755$1391 in module colorlight_i5.
Marked 64 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5419$1168 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1161 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5385$1154 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5368$1147 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5351$1140 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5334$1139 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5317$1138 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5204$1073 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5187$1072 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5170$1071 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5153$1070 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5136$1069 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5119$1068 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5102$1067 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5085$1066 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5068$1065 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5051$1064 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5034$1063 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5017$1062 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5000$1061 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4983$1060 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4966$1059 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4949$1058 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4932$1057 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4915$1056 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4120$884 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3955$723 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3743$536 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3715$527 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3682$514 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3580$506 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3552$497 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3519$484 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3417$476 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3389$467 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3356$454 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3254$446 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3226$437 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3193$424 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3148$420 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3081$407 in module colorlight_i5.
Marked 2 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406 in module colorlight_i5.
Marked 2 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2612$366 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2476$354 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2446$343 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$318 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2276$303 in module colorlight_i5.
Removed a total of 2 dead cases.

4.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 103 redundant assignments.
Promoted 939 assignments to connections.

4.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2118$2327'.
  Set init value: \wishbone_bridge_wdata_converter_converter_source_payload_data = 36'000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2113$2326'.
  Set init value: \wishbone_bridge_wdata_converter_converter_sink_payload_data = 144'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2110$2325'.
  Set init value: \wishbone_bridge_wdata_converter_converter_mux = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2095$2324'.
  Set init value: \wishbone_bridge_rdata_converter_source_payload_data = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2087$2323'.
  Set init value: \wishbone_bridge_rdata_converter_converter_strobe_all = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2084$2322'.
  Set init value: \wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2083$2321'.
  Set init value: \wishbone_bridge_rdata_converter_converter_source_payload_data = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2082$2320'.
  Set init value: \wishbone_bridge_rdata_converter_converter_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2081$2319'.
  Set init value: \wishbone_bridge_rdata_converter_converter_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2074$2318'.
  Set init value: \wishbone_bridge_rdata_converter_converter_demux = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2073$2317'.
  Set init value: \wishbone_bridge_is_ongoing = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2071$2316'.
  Set init value: \wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2070$2315'.
  Set init value: \wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2069$2314'.
  Set init value: \wishbone_bridge_cmd_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2068$2313'.
  Set init value: \wishbone_bridge_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2067$2312'.
  Set init value: \wishbone_bridge_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2063$2311'.
  Set init value: \wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2062$2310'.
  Set init value: \wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2061$2309'.
  Set init value: \wishbone_bridge_cmd_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2060$2308'.
  Set init value: \wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2059$2307'.
  Set init value: \wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2058$2306'.
  Set init value: \wishbone_bridge_cmd_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2057$2305'.
  Set init value: \wishbone_bridge_aborted_fsm_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2056$2304'.
  Set init value: \wishbone_bridge_aborted_fsm_next_value = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2055$2303'.
  Set init value: \wishbone_bridge_aborted = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2049$2301'.
  Set init value: \wb_sdram_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2044$2300'.
  Set init value: \wb_sdram_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2043$2299'.
  Set init value: \tag_port_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2036$2298'.
  Set init value: \tag_di_dirty = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2035$2297'.
  Set init value: \t_self5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2034$2296'.
  Set init value: \t_self4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2033$2295'.
  Set init value: \t_self3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2032$2294'.
  Set init value: \t_self2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2031$2293'.
  Set init value: \t_self1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2030$2292'.
  Set init value: \t_self0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2025$2291'.
  Set init value: \storage = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2022$2289'.
  Set init value: \spiflash_phy_storage = 8'00000001
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2021$2288'.
  Set init value: \spiflash_phy_sr_out_shift = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2020$2287'.
  Set init value: \spiflash_phy_sr_out_load = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2019$2286'.
  Set init value: \spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2018$2285'.
  Set init value: \spiflash_phy_sr_out_cnt_litespiphy_next_value0 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2017$2284'.
  Set init value: \spiflash_phy_sr_out_cnt = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2016$2283'.
  Set init value: \spiflash_phy_sr_out = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2015$2282'.
  Set init value: \spiflash_phy_sr_in_shift = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2014$2281'.
  Set init value: \spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2013$2280'.
  Set init value: \spiflash_phy_sr_in_cnt_litespiphy_next_value1 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2012$2279'.
  Set init value: \spiflash_phy_sr_in_cnt = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2011$2278'.
  Set init value: \spiflash_phy_sr_in = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2009$2277'.
  Set init value: \spiflash_phy_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2003$2274'.
  Set init value: \spiflash_phy_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1996$2273'.
  Set init value: \spiflash_phy_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1994$2272'.
  Set init value: \spiflash_phy_posedge_reg = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1989$2270'.
  Set init value: \spiflash_phy_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1988$2269'.
  Set init value: \spiflash_phy_dq_oe_litespiphy_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1987$2268'.
  Set init value: \spiflash_phy_dq_oe_litespiphy_next_value2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1986$2267'.
  Set init value: \spiflash_phy_dq_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1985$2266'.
  Set init value: \spiflash_phy_dq_o = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1982$2265'.
  Set init value: \spiflash_phy_div = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1979$2264'.
  Set init value: \spiflash_phy_count = 4'1011
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1978$2263'.
  Set init value: \spiflash_phy_cnt = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1977$2262'.
  Set init value: \spiflash_phy_clk_reg = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1976$2261'.
  Set init value: \spiflash_phy_clk = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1974$2260'.
  Set init value: \socbushandler_slaves = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1968$2259'.
  Set init value: \socbushandler_shared_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1963$2258'.
  Set init value: \socbushandler_shared_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1961$2257'.
  Set init value: \socbushandler_master = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1959$2256'.
  Set init value: \socbushandler_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1957$2255'.
  Set init value: \socbushandler_count = 20'11110100001001000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1945$2254'.
  Set init value: \self6 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1944$2253'.
  Set init value: \self5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1943$2252'.
  Set init value: \self4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1942$2251'.
  Set init value: \self3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1941$2250'.
  Set init value: \self2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1940$2249'.
  Set init value: \self1 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1939$2248'.
  Set init value: \self0 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1937$2247'.
  Set init value: \sdram_wrdata_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1936$2246'.
  Set init value: \sdram_wrdata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1933$2245'.
  Set init value: \sdram_twtrcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1932$2244'.
  Set init value: \sdram_twtrcon_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1930$2243'.
  Set init value: \sdram_trrdcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1929$2242'.
  Set init value: \sdram_trrdcon_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1925$2241'.
  Set init value: \sdram_timer_count1 = 10'1110101001
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1923$2240'.
  Set init value: \sdram_time1 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1922$2239'.
  Set init value: \sdram_time0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1918$2237'.
  Set init value: \sdram_tccdcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1917$2236'.
  Set init value: \sdram_tccdcon_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1916$2235'.
  Set init value: \sdram_storage = 4'0001
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1915$2234'.
  Set init value: \sdram_steerer_sel = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1907$2231'.
  Set init value: \sdram_slave_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1905$2230'.
  Set init value: \sdram_slave_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1896$2229'.
  Set init value: \sdram_sequencer_trigger = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1894$2228'.
  Set init value: \sdram_sequencer_start0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1893$2227'.
  Set init value: \sdram_sequencer_done1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1891$2226'.
  Set init value: \sdram_sequencer_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1887$2225'.
  Set init value: \sdram_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1885$2224'.
  Set init value: \sdram_rddata_status = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1884$2223'.
  Set init value: \sdram_rddata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1882$2222'.
  Set init value: \sdram_postponer_req_o = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1880$2221'.
  Set init value: \sdram_postponer_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1874$2218'.
  Set init value: \sdram_master_p0_wrdata_mask = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1873$2217'.
  Set init value: \sdram_master_p0_wrdata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1872$2216'.
  Set init value: \sdram_master_p0_wrdata = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1871$2215'.
  Set init value: \sdram_master_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1870$2214'.
  Set init value: \sdram_master_p0_reset_n = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1868$2213'.
  Set init value: \sdram_master_p0_rddata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1866$2212'.
  Set init value: \sdram_master_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1865$2211'.
  Set init value: \sdram_master_p0_odt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1864$2210'.
  Set init value: \sdram_master_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1863$2209'.
  Set init value: \sdram_master_p0_cke = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1862$2208'.
  Set init value: \sdram_master_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1861$2207'.
  Set init value: \sdram_master_p0_bank = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1860$2206'.
  Set init value: \sdram_master_p0_address = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1859$2205'.
  Set init value: \sdram_master_p0_act_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1858$2204'.
  Set init value: \sdram_interface_wdata_we = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1857$2203'.
  Set init value: \sdram_interface_wdata = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1820$2196'.
  Set init value: \sdram_ext_dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1818$2194'.
  Set init value: \sdram_ext_dfi_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1809$2185'.
  Set init value: \sdram_en1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1808$2184'.
  Set init value: \sdram_en0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1806$2183'.
  Set init value: \sdram_dfi_p0_wrdata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1804$2182'.
  Set init value: \sdram_dfi_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1801$2181'.
  Set init value: \sdram_dfi_p0_rddata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1799$2180'.
  Set init value: \sdram_dfi_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1797$2179'.
  Set init value: \sdram_dfi_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1795$2178'.
  Set init value: \sdram_dfi_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1794$2177'.
  Set init value: \sdram_dfi_p0_bank = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1793$2176'.
  Set init value: \sdram_dfi_p0_address = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1780$2174'.
  Set init value: \sdram_csr_dfi_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1778$2173'.
  Set init value: \sdram_csr_dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1776$2172'.
  Set init value: \sdram_csr_dfi_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1775$2171'.
  Set init value: \sdram_csr_dfi_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1773$2170'.
  Set init value: \sdram_csr_dfi_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1771$2169'.
  Set init value: \sdram_csr_dfi_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1767$2167'.
  Set init value: \sdram_command_storage = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1766$2166'.
  Set init value: \sdram_command_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1765$2165'.
  Set init value: \sdram_command_issue_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1763$2163'.
  Set init value: \sdram_command_issue_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1761$2162'.
  Set init value: \sdram_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1760$2161'.
  Set init value: \sdram_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1759$2160'.
  Set init value: \sdram_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1758$2159'.
  Set init value: \sdram_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1755$2156'.
  Set init value: \sdram_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1754$2155'.
  Set init value: \sdram_cmd_payload_ba = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1753$2154'.
  Set init value: \sdram_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1752$2153'.
  Set init value: \sdram_cmd_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1750$2152'.
  Set init value: \sdram_choose_req_want_writes = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1749$2151'.
  Set init value: \sdram_choose_req_want_reads = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1747$2150'.
  Set init value: \sdram_choose_req_want_activates = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1746$2149'.
  Set init value: \sdram_choose_req_valids = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1744$2148'.
  Set init value: \sdram_choose_req_grant = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1742$2147'.
  Set init value: \sdram_choose_req_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1741$2146'.
  Set init value: \sdram_choose_req_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1740$2145'.
  Set init value: \sdram_choose_req_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1736$2144'.
  Set init value: \sdram_choose_req_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1728$2139'.
  Set init value: \sdram_choose_cmd_valids = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1726$2138'.
  Set init value: \sdram_choose_cmd_grant = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1723$2136'.
  Set init value: \sdram_choose_cmd_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1722$2135'.
  Set init value: \sdram_choose_cmd_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1718$2134'.
  Set init value: \sdram_choose_cmd_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1710$2133'.
  Set init value: \sdram_bankmachine3_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1708$2132'.
  Set init value: \sdram_bankmachine3_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1707$2131'.
  Set init value: \sdram_bankmachine3_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1705$2130'.
  Set init value: \sdram_bankmachine3_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1704$2129'.
  Set init value: \sdram_bankmachine3_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1702$2128'.
  Set init value: \sdram_bankmachine3_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1701$2127'.
  Set init value: \sdram_bankmachine3_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1670$2124'.
  Set init value: \sdram_bankmachine3_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1669$2123'.
  Set init value: \sdram_bankmachine3_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1667$2122'.
  Set init value: \sdram_bankmachine3_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1666$2121'.
  Set init value: \sdram_bankmachine3_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1665$2120'.
  Set init value: \sdram_bankmachine3_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1663$2119'.
  Set init value: \sdram_bankmachine3_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1660$2118'.
  Set init value: \sdram_bankmachine3_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1655$2116'.
  Set init value: \sdram_bankmachine3_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1652$2115'.
  Set init value: \sdram_bankmachine3_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1651$2114'.
  Set init value: \sdram_bankmachine3_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1649$2113'.
  Set init value: \sdram_bankmachine3_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1648$2112'.
  Set init value: \sdram_bankmachine3_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1647$2111'.
  Set init value: \sdram_bankmachine3_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1646$2110'.
  Set init value: \sdram_bankmachine3_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1639$2109'.
  Set init value: \sdram_bankmachine3_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1629$2108'.
  Set init value: \sdram_bankmachine3_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1628$2107'.
  Set init value: \sdram_bankmachine3_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1627$2106'.
  Set init value: \sdram_bankmachine3_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1626$2105'.
  Set init value: \sdram_bankmachine3_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1625$2104'.
  Set init value: \sdram_bankmachine3_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1624$2103'.
  Set init value: \sdram_bankmachine3_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1623$2102'.
  Set init value: \sdram_bankmachine3_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1622$2101'.
  Set init value: \sdram_bankmachine3_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1621$2100'.
  Set init value: \sdram_bankmachine3_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1619$2099'.
  Set init value: \sdram_bankmachine3_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1618$2098'.
  Set init value: \sdram_bankmachine3_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1614$2097'.
  Set init value: \sdram_bankmachine2_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1612$2096'.
  Set init value: \sdram_bankmachine2_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1611$2095'.
  Set init value: \sdram_bankmachine2_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1609$2094'.
  Set init value: \sdram_bankmachine2_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1608$2093'.
  Set init value: \sdram_bankmachine2_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1606$2092'.
  Set init value: \sdram_bankmachine2_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1605$2091'.
  Set init value: \sdram_bankmachine2_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1574$2088'.
  Set init value: \sdram_bankmachine2_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1573$2087'.
  Set init value: \sdram_bankmachine2_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1571$2086'.
  Set init value: \sdram_bankmachine2_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1570$2085'.
  Set init value: \sdram_bankmachine2_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1569$2084'.
  Set init value: \sdram_bankmachine2_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1567$2083'.
  Set init value: \sdram_bankmachine2_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1564$2082'.
  Set init value: \sdram_bankmachine2_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1559$2080'.
  Set init value: \sdram_bankmachine2_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1556$2079'.
  Set init value: \sdram_bankmachine2_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1555$2078'.
  Set init value: \sdram_bankmachine2_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1553$2077'.
  Set init value: \sdram_bankmachine2_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1552$2076'.
  Set init value: \sdram_bankmachine2_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1551$2075'.
  Set init value: \sdram_bankmachine2_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1550$2074'.
  Set init value: \sdram_bankmachine2_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1543$2073'.
  Set init value: \sdram_bankmachine2_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1533$2072'.
  Set init value: \sdram_bankmachine2_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1532$2071'.
  Set init value: \sdram_bankmachine2_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1531$2070'.
  Set init value: \sdram_bankmachine2_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1530$2069'.
  Set init value: \sdram_bankmachine2_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1529$2068'.
  Set init value: \sdram_bankmachine2_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1528$2067'.
  Set init value: \sdram_bankmachine2_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1527$2066'.
  Set init value: \sdram_bankmachine2_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1526$2065'.
  Set init value: \sdram_bankmachine2_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1525$2064'.
  Set init value: \sdram_bankmachine2_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1523$2063'.
  Set init value: \sdram_bankmachine2_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1522$2062'.
  Set init value: \sdram_bankmachine2_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1518$2061'.
  Set init value: \sdram_bankmachine1_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1516$2060'.
  Set init value: \sdram_bankmachine1_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1515$2059'.
  Set init value: \sdram_bankmachine1_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1513$2058'.
  Set init value: \sdram_bankmachine1_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1512$2057'.
  Set init value: \sdram_bankmachine1_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1510$2056'.
  Set init value: \sdram_bankmachine1_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1509$2055'.
  Set init value: \sdram_bankmachine1_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1478$2052'.
  Set init value: \sdram_bankmachine1_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1477$2051'.
  Set init value: \sdram_bankmachine1_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1475$2050'.
  Set init value: \sdram_bankmachine1_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1474$2049'.
  Set init value: \sdram_bankmachine1_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1473$2048'.
  Set init value: \sdram_bankmachine1_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1471$2047'.
  Set init value: \sdram_bankmachine1_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1468$2046'.
  Set init value: \sdram_bankmachine1_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1463$2044'.
  Set init value: \sdram_bankmachine1_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1460$2043'.
  Set init value: \sdram_bankmachine1_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1459$2042'.
  Set init value: \sdram_bankmachine1_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1457$2041'.
  Set init value: \sdram_bankmachine1_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1456$2040'.
  Set init value: \sdram_bankmachine1_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1455$2039'.
  Set init value: \sdram_bankmachine1_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1454$2038'.
  Set init value: \sdram_bankmachine1_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1447$2037'.
  Set init value: \sdram_bankmachine1_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1437$2036'.
  Set init value: \sdram_bankmachine1_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1436$2035'.
  Set init value: \sdram_bankmachine1_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1435$2034'.
  Set init value: \sdram_bankmachine1_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1434$2033'.
  Set init value: \sdram_bankmachine1_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1433$2032'.
  Set init value: \sdram_bankmachine1_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1432$2031'.
  Set init value: \sdram_bankmachine1_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1431$2030'.
  Set init value: \sdram_bankmachine1_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1430$2029'.
  Set init value: \sdram_bankmachine1_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1429$2028'.
  Set init value: \sdram_bankmachine1_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1427$2027'.
  Set init value: \sdram_bankmachine1_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1426$2026'.
  Set init value: \sdram_bankmachine1_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1422$2025'.
  Set init value: \sdram_bankmachine0_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1420$2024'.
  Set init value: \sdram_bankmachine0_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1419$2023'.
  Set init value: \sdram_bankmachine0_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1417$2022'.
  Set init value: \sdram_bankmachine0_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1416$2021'.
  Set init value: \sdram_bankmachine0_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1414$2020'.
  Set init value: \sdram_bankmachine0_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1413$2019'.
  Set init value: \sdram_bankmachine0_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1382$2016'.
  Set init value: \sdram_bankmachine0_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1381$2015'.
  Set init value: \sdram_bankmachine0_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1379$2014'.
  Set init value: \sdram_bankmachine0_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1378$2013'.
  Set init value: \sdram_bankmachine0_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1377$2012'.
  Set init value: \sdram_bankmachine0_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1375$2011'.
  Set init value: \sdram_bankmachine0_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1372$2010'.
  Set init value: \sdram_bankmachine0_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1367$2008'.
  Set init value: \sdram_bankmachine0_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1364$2007'.
  Set init value: \sdram_bankmachine0_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1363$2006'.
  Set init value: \sdram_bankmachine0_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1361$2005'.
  Set init value: \sdram_bankmachine0_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1360$2004'.
  Set init value: \sdram_bankmachine0_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1359$2003'.
  Set init value: \sdram_bankmachine0_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1358$2002'.
  Set init value: \sdram_bankmachine0_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1351$2001'.
  Set init value: \sdram_bankmachine0_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1341$2000'.
  Set init value: \sdram_bankmachine0_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1340$1999'.
  Set init value: \sdram_bankmachine0_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1339$1998'.
  Set init value: \sdram_bankmachine0_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1338$1997'.
  Set init value: \sdram_bankmachine0_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1337$1996'.
  Set init value: \sdram_bankmachine0_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1336$1995'.
  Set init value: \sdram_bankmachine0_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1335$1994'.
  Set init value: \sdram_bankmachine0_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1334$1993'.
  Set init value: \sdram_bankmachine0_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1333$1992'.
  Set init value: \sdram_bankmachine0_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1331$1991'.
  Set init value: \sdram_bankmachine0_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1330$1990'.
  Set init value: \sdram_bankmachine0_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1329$1989'.
  Set init value: \sdram_baddress_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1328$1988'.
  Set init value: \sdram_baddress_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1327$1987'.
  Set init value: \sdram_address_storage = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1326$1986'.
  Set init value: \sdram_address_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1323$1985'.
  Set init value: \rst = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1322$1984'.
  Set init value: \rhs_self9 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1321$1983'.
  Set init value: \rhs_self8 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1320$1982'.
  Set init value: \rhs_self7 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1319$1981'.
  Set init value: \rhs_self6 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1318$1980'.
  Set init value: \rhs_self5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1317$1979'.
  Set init value: \rhs_self4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1316$1978'.
  Set init value: \rhs_self31 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1315$1977'.
  Set init value: \rhs_self30 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1314$1976'.
  Set init value: \rhs_self3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1313$1975'.
  Set init value: \rhs_self29 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1312$1974'.
  Set init value: \rhs_self28 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1311$1973'.
  Set init value: \rhs_self27 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1310$1972'.
  Set init value: \rhs_self26 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1309$1971'.
  Set init value: \rhs_self25 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1308$1970'.
  Set init value: \rhs_self24 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1307$1969'.
  Set init value: \rhs_self23 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1306$1968'.
  Set init value: \rhs_self22 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1305$1967'.
  Set init value: \rhs_self21 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1304$1966'.
  Set init value: \rhs_self20 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1303$1965'.
  Set init value: \rhs_self2 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1302$1964'.
  Set init value: \rhs_self19 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1301$1963'.
  Set init value: \rhs_self18 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1300$1962'.
  Set init value: \rhs_self17 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1299$1961'.
  Set init value: \rhs_self16 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1298$1960'.
  Set init value: \rhs_self15 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1297$1959'.
  Set init value: \rhs_self14 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1296$1958'.
  Set init value: \rhs_self13 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1295$1957'.
  Set init value: \rhs_self12 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1294$1956'.
  Set init value: \rhs_self11 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1293$1955'.
  Set init value: \rhs_self10 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1292$1954'.
  Set init value: \rhs_self1 = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1291$1953'.
  Set init value: \rhs_self0 = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1289$1952'.
  Set init value: \regs1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1288$1951'.
  Set init value: \regs0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1287$1950'.
  Set init value: \re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1286$1949'.
  Set init value: \rddata_en = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1221$1946'.
  Set init value: \port_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1219$1945'.
  Set init value: \port_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1218$1944'.
  Set init value: \port_cmd_payload_addr = 21'000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1217$1943'.
  Set init value: \mmap_wait = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1216$1942'.
  Set init value: \mmap_storage = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1214$1941'.
  Set init value: \mmap_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1212$1940'.
  Set init value: \mmap_source_payload_width = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1211$1939'.
  Set init value: \mmap_source_payload_mask = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1210$1938'.
  Set init value: \mmap_source_payload_len = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1209$1937'.
  Set init value: \mmap_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1205$1934'.
  Set init value: \mmap_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1201$1933'.
  Set init value: \mmap_request = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1200$1932'.
  Set init value: \mmap_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1197$1930'.
  Set init value: \mmap_cs = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1196$1929'.
  Set init value: \mmap_count = 9'100000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1195$1928'.
  Set init value: \mmap_byte_count_litespimmap_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1194$1927'.
  Set init value: \mmap_byte_count_litespimmap_next_value1 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1193$1926'.
  Set init value: \mmap_byte_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1187$1924'.
  Set init value: \mmap_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1183$1923'.
  Set init value: \mmap_bus_adr = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1182$1922'.
  Set init value: \mmap_bus_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1181$1921'.
  Set init value: \mmap_burst_cs_litespimmap_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1180$1920'.
  Set init value: \mmap_burst_cs_litespimmap_next_value0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1179$1919'.
  Set init value: \mmap_burst_cs = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1178$1918'.
  Set init value: \mmap_burst_adr_litespimmap_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1177$1917'.
  Set init value: \mmap_burst_adr_litespimmap_next_value2 = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1176$1916'.
  Set init value: \mmap_burst_adr = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1157$1913'.
  Set init value: \master_tx_fifo_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1155$1912'.
  Set init value: \master_tx_fifo_pipe_valid_source_payload_width = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1154$1911'.
  Set init value: \master_tx_fifo_pipe_valid_source_payload_mask = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1153$1910'.
  Set init value: \master_tx_fifo_pipe_valid_source_payload_len = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1152$1909'.
  Set init value: \master_tx_fifo_pipe_valid_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1151$1908'.
  Set init value: \master_tx_fifo_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1150$1907'.
  Set init value: \master_tx_fifo_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1140$1906'.
  Set init value: \master_status_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1139$1905'.
  Set init value: \master_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1125$1904'.
  Set init value: \master_rxtx_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1123$1903'.
  Set init value: \master_rxtx_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1110$1902'.
  Set init value: \master_rx_fifo_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1108$1901'.
  Set init value: \master_rx_fifo_pipe_valid_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1107$1900'.
  Set init value: \master_rx_fifo_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1106$1899'.
  Set init value: \master_rx_fifo_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1100$1898'.
  Set init value: \master_phyconfig_storage = 24'000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1099$1897'.
  Set init value: \master_phyconfig_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1096$1896'.
  Set init value: \master_cs_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1095$1895'.
  Set init value: \master_cs_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:996$1894'.
  Set init value: \interface_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:995$1893'.
  Set init value: \interface_stb = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:992$1892'.
  Set init value: \interface_dat_r = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:991$1891'.
  Set init value: \interface_cyc = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:989$1890'.
  Set init value: \interface_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:983$1889'.
  Set init value: \dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:972$1888'.
  Set init value: \data_port_we = 16'0000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:971$1887'.
  Set init value: \data_port_dat_w = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:960$1886'.
  Set init value: \csr_bankarray_sram_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:958$1885'.
  Set init value: \csr_bankarray_sel_r = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:953$1884'.
  Set init value: \csr_bankarray_interface5_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:948$1883'.
  Set init value: \csr_bankarray_interface4_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:943$1882'.
  Set init value: \csr_bankarray_interface3_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:938$1881'.
  Set init value: \csr_bankarray_interface2_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:933$1880'.
  Set init value: \csr_bankarray_interface1_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:928$1879'.
  Set init value: \csr_bankarray_interface0_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:925$1878'.
  Set init value: \csr_bankarray_csrbank5_txfull_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:923$1877'.
  Set init value: \csr_bankarray_csrbank5_txfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:921$1876'.
  Set init value: \csr_bankarray_csrbank5_txempty_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:919$1875'.
  Set init value: \csr_bankarray_csrbank5_txempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:916$1874'.
  Set init value: \csr_bankarray_csrbank5_rxfull_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:914$1873'.
  Set init value: \csr_bankarray_csrbank5_rxfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:912$1872'.
  Set init value: \csr_bankarray_csrbank5_rxempty_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:910$1871'.
  Set init value: \csr_bankarray_csrbank5_rxempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:908$1870'.
  Set init value: \csr_bankarray_csrbank5_ev_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:906$1869'.
  Set init value: \csr_bankarray_csrbank5_ev_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:904$1868'.
  Set init value: \csr_bankarray_csrbank5_ev_pending_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:902$1867'.
  Set init value: \csr_bankarray_csrbank5_ev_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:900$1866'.
  Set init value: \csr_bankarray_csrbank5_ev_enable0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:898$1865'.
  Set init value: \csr_bankarray_csrbank5_ev_enable0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:896$1864'.
  Set init value: \csr_bankarray_csrbank4_value_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:894$1863'.
  Set init value: \csr_bankarray_csrbank4_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:892$1862'.
  Set init value: \csr_bankarray_csrbank4_update_value0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:890$1861'.
  Set init value: \csr_bankarray_csrbank4_update_value0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:887$1860'.
  Set init value: \csr_bankarray_csrbank4_reload0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:885$1859'.
  Set init value: \csr_bankarray_csrbank4_reload0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:883$1858'.
  Set init value: \csr_bankarray_csrbank4_load0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:881$1857'.
  Set init value: \csr_bankarray_csrbank4_load0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:879$1856'.
  Set init value: \csr_bankarray_csrbank4_ev_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:877$1855'.
  Set init value: \csr_bankarray_csrbank4_ev_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:875$1854'.
  Set init value: \csr_bankarray_csrbank4_ev_pending_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:873$1853'.
  Set init value: \csr_bankarray_csrbank4_ev_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:871$1852'.
  Set init value: \csr_bankarray_csrbank4_ev_enable0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:869$1851'.
  Set init value: \csr_bankarray_csrbank4_ev_enable0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:867$1850'.
  Set init value: \csr_bankarray_csrbank4_en0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:865$1849'.
  Set init value: \csr_bankarray_csrbank4_en0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:862$1848'.
  Set init value: \csr_bankarray_csrbank3_phy_clk_divisor0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:860$1847'.
  Set init value: \csr_bankarray_csrbank3_phy_clk_divisor0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:858$1846'.
  Set init value: \csr_bankarray_csrbank3_mmap_dummy_bits0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:856$1845'.
  Set init value: \csr_bankarray_csrbank3_mmap_dummy_bits0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:854$1844'.
  Set init value: \csr_bankarray_csrbank3_master_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:852$1843'.
  Set init value: \csr_bankarray_csrbank3_master_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:850$1842'.
  Set init value: \csr_bankarray_csrbank3_master_phyconfig0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:848$1841'.
  Set init value: \csr_bankarray_csrbank3_master_phyconfig0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:846$1840'.
  Set init value: \csr_bankarray_csrbank3_master_cs0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:844$1839'.
  Set init value: \csr_bankarray_csrbank3_master_cs0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:841$1838'.
  Set init value: \csr_bankarray_csrbank2_dfii_pi0_wrdata0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:839$1837'.
  Set init value: \csr_bankarray_csrbank2_dfii_pi0_wrdata0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:837$1836'.
  Set init value: \csr_bankarray_csrbank2_dfii_pi0_rddata_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:835$1835'.
  Set init value: \csr_bankarray_csrbank2_dfii_pi0_rddata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:833$1834'.
  Set init value: \csr_bankarray_csrbank2_dfii_pi0_command0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:831$1833'.
  Set init value: \csr_bankarray_csrbank2_dfii_pi0_command0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:829$1832'.
  Set init value: \csr_bankarray_csrbank2_dfii_pi0_baddress0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:827$1831'.
  Set init value: \csr_bankarray_csrbank2_dfii_pi0_baddress0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:825$1830'.
  Set init value: \csr_bankarray_csrbank2_dfii_pi0_address0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:823$1829'.
  Set init value: \csr_bankarray_csrbank2_dfii_pi0_address0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:821$1828'.
  Set init value: \csr_bankarray_csrbank2_dfii_control0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:819$1827'.
  Set init value: \csr_bankarray_csrbank2_dfii_control0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:816$1826'.
  Set init value: \csr_bankarray_csrbank1_out0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:814$1825'.
  Set init value: \csr_bankarray_csrbank1_out0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:811$1824'.
  Set init value: \csr_bankarray_csrbank0_scratch0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:809$1823'.
  Set init value: \csr_bankarray_csrbank0_scratch0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:807$1822'.
  Set init value: \csr_bankarray_csrbank0_reset0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:805$1821'.
  Set init value: \csr_bankarray_csrbank0_reset0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:803$1820'.
  Set init value: \csr_bankarray_csrbank0_bus_errors_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:801$1819'.
  Set init value: \csr_bankarray_csrbank0_bus_errors_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:785$1818'.
  Set init value: \crossbar_cs = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:781$1817'.
  Set init value: \basesoc_wishbone2csr_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:780$1816'.
  Set init value: \basesoc_wishbone2csr_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:767$1815'.
  Set init value: \basesoc_uart_txfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:764$1814'.
  Set init value: \basesoc_uart_txempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:757$1813'.
  Set init value: \basesoc_uart_tx_fifo_wrport_adr = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:739$1809'.
  Set init value: \basesoc_uart_tx_fifo_readable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:734$1808'.
  Set init value: \basesoc_uart_tx_fifo_produce = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:732$1807'.
  Set init value: \basesoc_uart_tx_fifo_level0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:724$1806'.
  Set init value: \basesoc_uart_tx_fifo_consume = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:723$1805'.
  Set init value: \basesoc_uart_tx_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:718$1804'.
  Set init value: \basesoc_uart_status_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:717$1803'.
  Set init value: \basesoc_uart_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:716$1802'.
  Set init value: \basesoc_uart_rxtx_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:714$1801'.
  Set init value: \basesoc_uart_rxtx_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:710$1800'.
  Set init value: \basesoc_uart_rxfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:707$1799'.
  Set init value: \basesoc_uart_rxempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:700$1798'.
  Set init value: \basesoc_uart_rx_fifo_wrport_adr = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:682$1796'.
  Set init value: \basesoc_uart_rx_fifo_readable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:677$1795'.
  Set init value: \basesoc_uart_rx_fifo_produce = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:675$1794'.
  Set init value: \basesoc_uart_rx_fifo_level0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:667$1793'.
  Set init value: \basesoc_uart_rx_fifo_consume = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:666$1792'.
  Set init value: \basesoc_uart_rx_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:661$1791'.
  Set init value: \basesoc_uart_pending_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:660$1790'.
  Set init value: \basesoc_uart_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:659$1789'.
  Set init value: \basesoc_uart_pending_r = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:657$1788'.
  Set init value: \basesoc_uart_enable_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:656$1787'.
  Set init value: \basesoc_uart_enable_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:655$1786'.
  Set init value: \basesoc_tx_tick = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:653$1785'.
  Set init value: \basesoc_tx_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:649$1784'.
  Set init value: \basesoc_tx_phase = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:648$1783'.
  Set init value: \basesoc_tx_mux_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:646$1782'.
  Set init value: \basesoc_tx_mux_source_payload_width = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:645$1781'.
  Set init value: \basesoc_tx_mux_source_payload_mask = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:644$1780'.
  Set init value: \basesoc_tx_mux_source_payload_len = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:643$1779'.
  Set init value: \basesoc_tx_mux_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:642$1778'.
  Set init value: \basesoc_tx_mux_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:641$1777'.
  Set init value: \basesoc_tx_mux_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:638$1776'.
  Set init value: \basesoc_tx_mux_endpoint1_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:630$1775'.
  Set init value: \basesoc_tx_mux_endpoint0_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:623$1774'.
  Set init value: \basesoc_tx_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:622$1773'.
  Set init value: \basesoc_tx_data_rs232phytx_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:621$1772'.
  Set init value: \basesoc_tx_data_rs232phytx_next_value2 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:620$1771'.
  Set init value: \basesoc_tx_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:619$1770'.
  Set init value: \basesoc_tx_count_rs232phytx_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:618$1769'.
  Set init value: \basesoc_tx_count_rs232phytx_next_value0 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:617$1768'.
  Set init value: \basesoc_tx_count = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:616$1767'.
  Set init value: \basesoc_timer_zero_trigger_d = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:613$1766'.
  Set init value: \basesoc_timer_zero_pending = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:612$1765'.
  Set init value: \basesoc_timer_zero_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:607$1764'.
  Set init value: \basesoc_timer_value_status = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:606$1763'.
  Set init value: \basesoc_timer_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:605$1762'.
  Set init value: \basesoc_timer_value = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:604$1761'.
  Set init value: \basesoc_timer_update_value_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:603$1760'.
  Set init value: \basesoc_timer_update_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:600$1759'.
  Set init value: \basesoc_timer_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:599$1758'.
  Set init value: \basesoc_timer_reload_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:598$1757'.
  Set init value: \basesoc_timer_reload_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:595$1756'.
  Set init value: \basesoc_timer_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:594$1755'.
  Set init value: \basesoc_timer_pending_r = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:593$1754'.
  Set init value: \basesoc_timer_load_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:592$1753'.
  Set init value: \basesoc_timer_load_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:590$1752'.
  Set init value: \basesoc_timer_enable_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:589$1751'.
  Set init value: \basesoc_timer_enable_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:588$1750'.
  Set init value: \basesoc_timer_en_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:587$1749'.
  Set init value: \basesoc_timer_en_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:586$1748'.
  Set init value: \basesoc_soc_rst = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:585$1747'.
  Set init value: \basesoc_serial_tx_rs232phytx_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:584$1746'.
  Set init value: \basesoc_serial_tx_rs232phytx_next_value1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:583$1745'.
  Set init value: \basesoc_scratch_storage = 305419896
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:582$1744'.
  Set init value: \basesoc_scratch_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:581$1743'.
  Set init value: \basesoc_rx_tick = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:580$1742'.
  Set init value: \basesoc_rx_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:578$1741'.
  Set init value: \basesoc_rx_source_payload_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:575$1738'.
  Set init value: \basesoc_rx_rx_d = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:573$1737'.
  Set init value: \basesoc_rx_phase = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:572$1736'.
  Set init value: \basesoc_rx_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:570$1735'.
  Set init value: \basesoc_rx_demux_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:565$1734'.
  Set init value: \basesoc_rx_demux_endpoint1_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:563$1733'.
  Set init value: \basesoc_rx_demux_endpoint1_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:562$1732'.
  Set init value: \basesoc_rx_demux_endpoint1_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:561$1731'.
  Set init value: \basesoc_rx_demux_endpoint1_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:560$1730'.
  Set init value: \basesoc_rx_demux_endpoint0_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:558$1729'.
  Set init value: \basesoc_rx_demux_endpoint0_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:557$1728'.
  Set init value: \basesoc_rx_demux_endpoint0_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:556$1727'.
  Set init value: \basesoc_rx_demux_endpoint0_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:555$1726'.
  Set init value: \basesoc_rx_data_rs232phyrx_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:554$1725'.
  Set init value: \basesoc_rx_data_rs232phyrx_next_value1 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:553$1724'.
  Set init value: \basesoc_rx_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:552$1723'.
  Set init value: \basesoc_rx_count_rs232phyrx_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:551$1722'.
  Set init value: \basesoc_rx_count_rs232phyrx_next_value0 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:550$1721'.
  Set init value: \basesoc_rx_count = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:549$1720'.
  Set init value: \basesoc_rs232phytx_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:548$1719'.
  Set init value: \basesoc_rs232phytx_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:547$1718'.
  Set init value: \basesoc_rs232phyrx_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:546$1717'.
  Set init value: \basesoc_rs232phyrx_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:545$1716'.
  Set init value: \basesoc_reset_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:544$1715'.
  Set init value: \basesoc_reset_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:542$1714'.
  Set init value: \basesoc_ram_we = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:529$1712'.
  Set init value: \basesoc_ram_bus_ram_bus_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:517$1710'.
  Set init value: \basesoc_picorv32_interrupt = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:516$1709'.
  Set init value: \basesoc_picorv32_idbus_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:514$1708'.
  Set init value: \basesoc_picorv32_idbus_sel = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:495$1707'.
  Set init value: \basesoc_litespiphy_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:494$1706'.
  Set init value: \basesoc_litespiphy_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:493$1705'.
  Set init value: \basesoc_litespimmap_state = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:492$1704'.
  Set init value: \basesoc_litespimmap_next_state = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:491$1703'.
  Set init value: \basesoc_litedramnativeportconverter_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:490$1702'.
  Set init value: \basesoc_litedramnativeportconverter_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:477$1701'.
  Set init value: \basesoc_litedramcore_refresher_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:476$1700'.
  Set init value: \basesoc_litedramcore_refresher_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:475$1699'.
  Set init value: \basesoc_litedramcore_new_master_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:474$1698'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:473$1697'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:472$1696'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:471$1695'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:470$1694'.
  Set init value: \basesoc_litedramcore_multiplexer_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:469$1693'.
  Set init value: \basesoc_litedramcore_multiplexer_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:464$1688'.
  Set init value: \basesoc_litedramcore_bankmachine3_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:463$1687'.
  Set init value: \basesoc_litedramcore_bankmachine3_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:462$1686'.
  Set init value: \basesoc_litedramcore_bankmachine2_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:461$1685'.
  Set init value: \basesoc_litedramcore_bankmachine2_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:460$1684'.
  Set init value: \basesoc_litedramcore_bankmachine1_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:459$1683'.
  Set init value: \basesoc_litedramcore_bankmachine1_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:458$1682'.
  Set init value: \basesoc_litedramcore_bankmachine0_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:457$1681'.
  Set init value: \basesoc_litedramcore_bankmachine0_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:456$1680'.
  Set init value: \basesoc_interface1_we_next_value_ce3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:455$1679'.
  Set init value: \basesoc_interface1_we_next_value3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:454$1678'.
  Set init value: \basesoc_interface1_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:453$1677'.
  Set init value: \basesoc_interface1_re_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:452$1676'.
  Set init value: \basesoc_interface1_re_next_value2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:451$1675'.
  Set init value: \basesoc_interface1_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:450$1674'.
  Set init value: \basesoc_interface1_dat_w_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:449$1673'.
  Set init value: \basesoc_interface1_dat_w_next_value0 = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:448$1672'.
  Set init value: \basesoc_interface1_dat_w = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:446$1671'.
  Set init value: \basesoc_interface1_adr_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:445$1670'.
  Set init value: \basesoc_interface1_adr_next_value1 = 14'00000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:444$1669'.
  Set init value: \basesoc_interface1_adr = 14'00000000000000
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:438$1667'.
  Set init value: \basesoc_interface0_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:433$1666'.
  Set init value: \basesoc_interface0_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:432$1665'.
  Set init value: \basesoc_grant = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:431$1664'.
  Set init value: \basesoc_fullmemorywe_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:430$1663'.
  Set init value: \basesoc_fullmemorywe_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:429$1662'.
  Set init value: \basesoc_fsm_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:428$1661'.
  Set init value: \basesoc_fsm_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:422$1660'.
  Set init value: \basesoc_bus_errors_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:421$1659'.
  Set init value: \basesoc_bus_errors = 0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:409$1657'.
  Set init value: \basesoc_basesoc_ram_bus_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:394$1655'.
  Set init value: \adr_offset_r = 2'00
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2147$2333'.
  Set init value: \write_from_slave = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2146$2332'.
  Set init value: \word_inc = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2145$2331'.
  Set init value: \word_clr = 1'0
Found init rule in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2144$2330'.
  Set init value: \wishbone_bridge_wdata_valid = 1'0

4.5.5. Executing PROC_ARST pass (detect async resets in processes).

4.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~701 debug messages>

4.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2307$3134'.
     1/3: $0\pcpi_ready[0:0]
     2/3: $0\pcpi_wr[0:0]
     3/3: $0\pcpi_rd[31:0]
Creating decoders for process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3129'.
     1/7: $0\mul_finish[0:0]
     2/7: $0\mul_waiting[0:0]
     3/7: $0\mul_counter[6:0]
     4/7: $0\rdx[63:0]
     5/7: $0\rd[63:0]
     6/7: $0\rs2[63:0]
     7/7: $0\rs1[63:0]
Creating decoders for process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3091'.
Creating decoders for process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3085'.
     1/4: $0\instr_mulhu[0:0]
     2/4: $0\instr_mulhsu[0:0]
     3/4: $0\instr_mulh[0:0]
     4/4: $0\instr_mul[0:0]
Creating decoders for process `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3048'.
     1/9: $0\pcpi_rd[31:0]
     2/9: $0\pcpi_wr[0:0]
     3/9: $0\pcpi_ready[0:0]
     4/9: $0\outsign[0:0]
     5/9: $0\running[0:0]
     6/9: $0\quotient_msk[31:0]
     7/9: $0\quotient[31:0]
     8/9: $0\divisor[62:0]
     9/9: $0\dividend[31:0]
Creating decoders for process `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3038'.
     1/4: $0\instr_remu[0:0]
     2/4: $0\instr_rem[0:0]
     3/4: $0\instr_divu[0:0]
     4/4: $0\instr_div[0:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
     1/86: $23\next_irq_pending[2:2]
     2/86: $22\next_irq_pending[2:2]
     3/86: $21\next_irq_pending[2:2]
     4/86: $20\next_irq_pending[2:2]
     5/86: $19\next_irq_pending[2:2]
     6/86: $18\next_irq_pending[2:2]
     7/86: $17\next_irq_pending[2:2]
     8/86: $16\next_irq_pending[0:0]
     9/86: $15\next_irq_pending[0:0]
    10/86: $14\next_irq_pending[31:0] [0]
    11/86: $14\next_irq_pending[31:0] [31:1]
    12/86: $2\next_irq_pending[31:0] [31:2]
    13/86: $3\set_mem_do_rdata[0:0]
    14/86: $2\next_irq_pending[31:0] [1]
    15/86: $3\set_mem_do_wdata[0:0]
    16/86: $2\next_irq_pending[31:0] [0]
    17/86: $4\set_mem_do_rinst[0:0]
    18/86: $3\set_mem_do_rinst[0:0]
    19/86: $4\set_mem_do_wdata[0:0]
    20/86: $12\next_irq_pending[1:1]
    21/86: $11\next_irq_pending[1:1]
    22/86: $10\next_irq_pending[1:1]
    23/86: $4\set_mem_do_rdata[0:0]
    24/86: $8\next_irq_pending[1:1]
    25/86: $7\next_irq_pending[1:1]
    26/86: $6\next_irq_pending[1:1]
    27/86: $5\next_irq_pending[1:1]
    28/86: $4\next_irq_pending[1:1]
    29/86: $13\next_irq_pending[1:1]
    30/86: $5\set_mem_do_rinst[0:0]
    31/86: $9\next_irq_pending[1:1]
    32/86: $3\next_irq_pending[31:0]
    33/86: $3\current_pc[31:0]
    34/86: $2\current_pc[31:0]
    35/86: $2\set_mem_do_wdata[0:0]
    36/86: $2\set_mem_do_rdata[0:0]
    37/86: $2\set_mem_do_rinst[0:0]
    38/86: $1\next_irq_pending[31:0]
    39/86: $1\current_pc[31:0]
    40/86: $1\set_mem_do_wdata[0:0]
    41/86: $1\set_mem_do_rdata[0:0]
    42/86: $1\set_mem_do_rinst[0:0]
    43/86: $0\trace_data[35:0]
    44/86: $0\count_cycle[63:0]
    45/86: $0\pcpi_timeout[0:0]
    46/86: $0\trace_valid[0:0]
    47/86: $0\do_waitirq[0:0]
    48/86: $0\decoder_pseudo_trigger[0:0]
    49/86: $0\decoder_trigger[0:0]
    50/86: $0\alu_wait_2[0:0]
    51/86: $0\alu_wait[0:0]
    52/86: $0\reg_out[31:0]
    53/86: $0\reg_sh[4:0]
    54/86: $0\trap[0:0]
    55/86: $0\pcpi_timeout_counter[3:0]
    56/86: $0\latched_rd[5:0]
    57/86: $0\latched_is_lb[0:0]
    58/86: $0\latched_is_lh[0:0]
    59/86: $0\latched_is_lu[0:0]
    60/86: $0\latched_trace[0:0]
    61/86: $0\latched_compr[0:0]
    62/86: $0\latched_branch[0:0]
    63/86: $0\latched_stalu[0:0]
    64/86: $0\latched_store[0:0]
    65/86: $0\irq_state[1:0]
    66/86: $0\cpu_state[7:0]
    67/86: $0\dbg_rs2val_valid[0:0]
    68/86: $0\dbg_rs1val_valid[0:0]
    69/86: $0\dbg_rs2val[31:0]
    70/86: $0\dbg_rs1val[31:0]
    71/86: $0\mem_do_wdata[0:0]
    72/86: $0\mem_do_rdata[0:0]
    73/86: $0\mem_do_rinst[0:0]
    74/86: $0\mem_do_prefetch[0:0]
    75/86: $0\mem_wordsize[1:0]
    76/86: $0\timer[31:0]
    77/86: $0\irq_mask[31:0]
    78/86: $0\irq_active[0:0]
    79/86: $0\irq_delay[0:0]
    80/86: $0\reg_op2[31:0]
    81/86: $0\reg_op1[31:0]
    82/86: $0\reg_next_pc[31:0]
    83/86: $0\reg_pc[31:0]
    84/86: $0\count_instr[63:0]
    85/86: $0\pcpi_valid[0:0]
    86/86: $0\eoi[31:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1348$2826'.
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1337$2817'.
     1/3: $1$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2825
     2/3: $1$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_DATA[31:0]$2824
     3/3: $1$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_ADDR[5:0]$2823
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1309$2805'.
     1/4: $2\cpuregs_write[0:0]
     2/4: $2\cpuregs_wrdata[31:0]
     3/4: $1\cpuregs_wrdata[31:0]
     4/4: $1\cpuregs_write[0:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1295$2800'.
     1/2: $2\clear_prefetched_high_word[0:0]
     2/2: $1\clear_prefetched_high_word[0:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1293$2799'.
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1249$2777'.
     1/2: $1\alu_out[31:0]
     2/2: $1\alu_out_0[0:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1186$2765'.
     1/8: $8\dbg_ascii_state[127:0]
     2/8: $7\dbg_ascii_state[127:0]
     3/8: $6\dbg_ascii_state[127:0]
     4/8: $5\dbg_ascii_state[127:0]
     5/8: $4\dbg_ascii_state[127:0]
     6/8: $3\dbg_ascii_state[127:0]
     7/8: $2\dbg_ascii_state[127:0]
     8/8: $1\dbg_ascii_state[127:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
     1/77: $0\decoded_rs1[5:0] [5]
     2/77: $0\decoded_imm_j[31:0] [10]
     3/77: $0\decoded_imm_j[31:0] [7]
     4/77: $0\decoded_imm_j[31:0] [6]
     5/77: $0\decoded_imm_j[31:0] [3:1]
     6/77: $0\decoded_imm_j[31:0] [5]
     7/77: $0\decoded_imm_j[31:0] [9:8]
     8/77: $0\decoded_imm_j[31:0] [31:20]
     9/77: $0\decoded_imm_j[31:0] [4]
    10/77: $0\decoded_imm_j[31:0] [11]
    11/77: $0\decoded_imm_j[31:0] [0]
    12/77: $0\decoded_rs1[5:0] [4:0]
    13/77: $0\is_lui_auipc_jal_jalr_addi_add_sub[0:0]
    14/77: $0\is_alu_reg_reg[0:0]
    15/77: $0\is_alu_reg_imm[0:0]
    16/77: $0\is_beq_bne_blt_bge_bltu_bgeu[0:0]
    17/77: $0\is_sll_srl_sra[0:0]
    18/77: $0\is_sb_sh_sw[0:0]
    19/77: $0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0]
    20/77: $0\is_slli_srli_srai[0:0]
    21/77: $0\is_lb_lh_lw_lbu_lhu[0:0]
    22/77: $0\compressed_instr[0:0]
    23/77: $0\is_compare[0:0]
    24/77: $0\decoded_imm[31:0]
    25/77: $0\decoded_rs2[4:0]
    26/77: $0\decoded_imm_j[31:0] [19:12]
    27/77: $0\decoded_rd[5:0]
    28/77: $0\instr_timer[0:0]
    29/77: $0\instr_waitirq[0:0]
    30/77: $0\instr_maskirq[0:0]
    31/77: $0\instr_retirq[0:0]
    32/77: $0\instr_setq[0:0]
    33/77: $0\instr_getq[0:0]
    34/77: $0\instr_fence[0:0]
    35/77: $0\instr_ecall_ebreak[0:0]
    36/77: $0\instr_rdinstrh[0:0]
    37/77: $0\instr_rdinstr[0:0]
    38/77: $0\instr_rdcycleh[0:0]
    39/77: $0\instr_rdcycle[0:0]
    40/77: $0\instr_and[0:0]
    41/77: $0\instr_or[0:0]
    42/77: $0\instr_sra[0:0]
    43/77: $0\instr_srl[0:0]
    44/77: $0\instr_xor[0:0]
    45/77: $0\instr_sltu[0:0]
    46/77: $0\instr_slt[0:0]
    47/77: $0\instr_sll[0:0]
    48/77: $0\instr_sub[0:0]
    49/77: $0\instr_add[0:0]
    50/77: $0\instr_srai[0:0]
    51/77: $0\instr_srli[0:0]
    52/77: $0\instr_slli[0:0]
    53/77: $0\instr_andi[0:0]
    54/77: $0\instr_ori[0:0]
    55/77: $0\instr_xori[0:0]
    56/77: $0\instr_sltiu[0:0]
    57/77: $0\instr_slti[0:0]
    58/77: $0\instr_addi[0:0]
    59/77: $0\instr_sw[0:0]
    60/77: $0\instr_sh[0:0]
    61/77: $0\instr_sb[0:0]
    62/77: $0\instr_lhu[0:0]
    63/77: $0\instr_lbu[0:0]
    64/77: $0\instr_lw[0:0]
    65/77: $0\instr_lh[0:0]
    66/77: $0\instr_lb[0:0]
    67/77: $0\instr_bgeu[0:0]
    68/77: $0\instr_bltu[0:0]
    69/77: $0\instr_bge[0:0]
    70/77: $0\instr_blt[0:0]
    71/77: $0\instr_bne[0:0]
    72/77: $0\instr_beq[0:0]
    73/77: $0\instr_jalr[0:0]
    74/77: $0\instr_jal[0:0]
    75/77: $0\instr_auipc[0:0]
    76/77: $0\instr_lui[0:0]
    77/77: $0\pcpi_insn[31:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2500'.
     1/13: $3\dbg_insn_opcode[31:0]
     2/13: $2\dbg_insn_rd[4:0]
     3/13: $2\dbg_insn_rs2[4:0]
     4/13: $2\dbg_insn_rs1[4:0]
     5/13: $2\dbg_insn_opcode[31:0]
     6/13: $2\dbg_insn_imm[31:0]
     7/13: $2\dbg_ascii_instr[63:0]
     8/13: $1\dbg_insn_rd[4:0]
     9/13: $1\dbg_insn_rs2[4:0]
    10/13: $1\dbg_insn_rs1[4:0]
    11/13: $1\dbg_insn_imm[31:0]
    12/13: $1\dbg_ascii_instr[63:0]
    13/13: $1\dbg_insn_opcode[31:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2496'.
     1/8: $0\cached_insn_rd[4:0]
     2/8: $0\cached_insn_rs2[4:0]
     3/8: $0\cached_insn_rs1[4:0]
     4/8: $0\cached_insn_opcode[31:0]
     5/8: $0\cached_insn_imm[31:0]
     6/8: $0\cached_ascii_instr[63:0]
     7/8: $0\dbg_valid_insn[0:0]
     8/8: $0\dbg_insn_addr[31:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:701$2495'.
     1/48: $48\new_ascii_instr[63:0]
     2/48: $47\new_ascii_instr[63:0]
     3/48: $46\new_ascii_instr[63:0]
     4/48: $45\new_ascii_instr[63:0]
     5/48: $44\new_ascii_instr[63:0]
     6/48: $43\new_ascii_instr[63:0]
     7/48: $42\new_ascii_instr[63:0]
     8/48: $41\new_ascii_instr[63:0]
     9/48: $40\new_ascii_instr[63:0]
    10/48: $39\new_ascii_instr[63:0]
    11/48: $38\new_ascii_instr[63:0]
    12/48: $37\new_ascii_instr[63:0]
    13/48: $36\new_ascii_instr[63:0]
    14/48: $35\new_ascii_instr[63:0]
    15/48: $34\new_ascii_instr[63:0]
    16/48: $33\new_ascii_instr[63:0]
    17/48: $32\new_ascii_instr[63:0]
    18/48: $31\new_ascii_instr[63:0]
    19/48: $30\new_ascii_instr[63:0]
    20/48: $29\new_ascii_instr[63:0]
    21/48: $28\new_ascii_instr[63:0]
    22/48: $27\new_ascii_instr[63:0]
    23/48: $26\new_ascii_instr[63:0]
    24/48: $25\new_ascii_instr[63:0]
    25/48: $24\new_ascii_instr[63:0]
    26/48: $23\new_ascii_instr[63:0]
    27/48: $22\new_ascii_instr[63:0]
    28/48: $21\new_ascii_instr[63:0]
    29/48: $20\new_ascii_instr[63:0]
    30/48: $19\new_ascii_instr[63:0]
    31/48: $18\new_ascii_instr[63:0]
    32/48: $17\new_ascii_instr[63:0]
    33/48: $16\new_ascii_instr[63:0]
    34/48: $15\new_ascii_instr[63:0]
    35/48: $14\new_ascii_instr[63:0]
    36/48: $13\new_ascii_instr[63:0]
    37/48: $12\new_ascii_instr[63:0]
    38/48: $11\new_ascii_instr[63:0]
    39/48: $10\new_ascii_instr[63:0]
    40/48: $9\new_ascii_instr[63:0]
    41/48: $8\new_ascii_instr[63:0]
    42/48: $7\new_ascii_instr[63:0]
    43/48: $6\new_ascii_instr[63:0]
    44/48: $5\new_ascii_instr[63:0]
    45/48: $4\new_ascii_instr[63:0]
    46/48: $3\new_ascii_instr[63:0]
    47/48: $2\new_ascii_instr[63:0]
    48/48: $1\new_ascii_instr[63:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2471'.
     1/9: $0\mem_16bit_buffer[15:0]
     2/9: $0\prefetched_high_word[0:0]
     3/9: $0\mem_la_secondword[0:0]
     4/9: $0\mem_state[1:0]
     5/9: $0\mem_wstrb[3:0]
     6/9: $0\mem_wdata[31:0]
     7/9: $0\mem_valid[0:0]
     8/9: $0\mem_instr[0:0]
     9/9: $0\mem_addr[31:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1239$3023'.
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:430$2433'.
     1/9: $0\mem_rdata_q[31:0] [31]
     2/9: $0\mem_rdata_q[31:0] [7]
     3/9: $0\mem_rdata_q[31:0] [24:20]
     4/9: $0\mem_rdata_q[31:0] [19:15]
     5/9: $0\mem_rdata_q[31:0] [6:0]
     6/9: $0\mem_rdata_q[31:0] [14:12]
     7/9: $0\mem_rdata_q[31:0] [11:8]
     8/9: $0\mem_rdata_q[31:0] [30:25]
     9/9: $0\next_insn_opcode[31:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:401$2430'.
     1/5: $3\mem_rdata_word[31:0]
     2/5: $2\mem_rdata_word[31:0]
     3/5: $1\mem_rdata_word[31:0]
     4/5: $1\mem_la_wstrb[3:0]
     5/5: $1\mem_la_wdata[31:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:390$2425'.
     1/2: $0\last_mem_valid[0:0]
     2/2: $0\mem_la_firstword_reg[0:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:325$2351'.
     1/2: $1\pcpi_int_rd[31:0]
     2/2: $1\pcpi_int_wr[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2140$2329'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2139$2328'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2118$2327'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2113$2326'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2110$2325'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2095$2324'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2087$2323'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2084$2322'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2083$2321'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2082$2320'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2081$2319'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2074$2318'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2073$2317'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2071$2316'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2070$2315'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2069$2314'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2068$2313'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2067$2312'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2063$2311'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2062$2310'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2061$2309'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2060$2308'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2059$2307'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2058$2306'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2057$2305'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2056$2304'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2055$2303'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2051$2302'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2049$2301'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2044$2300'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2043$2299'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2036$2298'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2035$2297'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2034$2296'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2033$2295'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2032$2294'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2031$2293'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2030$2292'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2025$2291'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2024$2290'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2022$2289'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2021$2288'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2020$2287'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2019$2286'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2018$2285'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2017$2284'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2016$2283'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2015$2282'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2014$2281'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2013$2280'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2012$2279'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2011$2278'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2009$2277'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2006$2276'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2005$2275'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2003$2274'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1996$2273'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1994$2272'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1990$2271'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1989$2270'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1988$2269'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1987$2268'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1986$2267'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1985$2266'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1982$2265'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1979$2264'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1978$2263'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1977$2262'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1976$2261'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1974$2260'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1968$2259'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1963$2258'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1961$2257'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1959$2256'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1957$2255'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1945$2254'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1944$2253'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1943$2252'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1942$2251'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1941$2250'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1940$2249'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1939$2248'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1937$2247'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1936$2246'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1933$2245'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1932$2244'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1930$2243'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1929$2242'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1925$2241'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1923$2240'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1922$2239'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1920$2238'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1918$2237'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1917$2236'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1916$2235'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1915$2234'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1914$2233'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1913$2232'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1907$2231'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1905$2230'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1896$2229'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1894$2228'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1893$2227'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1891$2226'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1887$2225'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1885$2224'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1884$2223'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1882$2222'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1880$2221'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1878$2220'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1877$2219'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1874$2218'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1873$2217'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1872$2216'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1871$2215'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1870$2214'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1868$2213'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1866$2212'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1865$2211'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1864$2210'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1863$2209'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1862$2208'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1861$2207'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1860$2206'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1859$2205'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1858$2204'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1857$2203'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1826$2202'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1825$2201'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1824$2200'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1823$2199'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1822$2198'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1821$2197'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1820$2196'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1819$2195'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1818$2194'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1817$2193'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1816$2192'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1815$2191'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1814$2190'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1813$2189'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1812$2188'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1811$2187'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1810$2186'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1809$2185'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1808$2184'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1806$2183'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1804$2182'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1801$2181'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1799$2180'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1797$2179'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1795$2178'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1794$2177'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1793$2176'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1792$2175'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1780$2174'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1778$2173'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1776$2172'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1775$2171'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1773$2170'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1771$2169'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1768$2168'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1767$2167'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1766$2166'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1765$2165'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1764$2164'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1763$2163'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1761$2162'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1760$2161'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1759$2160'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1758$2159'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1757$2158'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1756$2157'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1755$2156'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1754$2155'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1753$2154'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1752$2153'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1750$2152'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1749$2151'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1747$2150'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1746$2149'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1744$2148'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1742$2147'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1741$2146'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1740$2145'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1736$2144'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1732$2143'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1731$2142'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1730$2141'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1729$2140'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1728$2139'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1726$2138'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1724$2137'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1723$2136'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1722$2135'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1718$2134'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1710$2133'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1708$2132'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1707$2131'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1705$2130'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1704$2129'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1702$2128'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1701$2127'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1672$2126'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1671$2125'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1670$2124'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1669$2123'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1667$2122'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1666$2121'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1665$2120'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1663$2119'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1660$2118'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1657$2117'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1655$2116'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1652$2115'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1651$2114'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1649$2113'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1648$2112'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1647$2111'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1646$2110'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1639$2109'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1629$2108'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1628$2107'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1627$2106'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1626$2105'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1625$2104'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1624$2103'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1623$2102'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1622$2101'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1621$2100'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1619$2099'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1618$2098'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1614$2097'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1612$2096'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1611$2095'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1609$2094'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1608$2093'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1606$2092'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1605$2091'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1576$2090'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1575$2089'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1574$2088'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1573$2087'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1571$2086'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1570$2085'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1569$2084'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1567$2083'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1564$2082'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1561$2081'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1559$2080'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1556$2079'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1555$2078'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1553$2077'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1552$2076'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1551$2075'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1550$2074'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1543$2073'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1533$2072'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1532$2071'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1531$2070'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1530$2069'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1529$2068'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1528$2067'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1527$2066'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1526$2065'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1525$2064'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1523$2063'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1522$2062'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1518$2061'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1516$2060'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1515$2059'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1513$2058'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1512$2057'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1510$2056'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1509$2055'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1480$2054'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1479$2053'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1478$2052'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1477$2051'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1475$2050'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1474$2049'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1473$2048'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1471$2047'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1468$2046'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1465$2045'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1463$2044'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1460$2043'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1459$2042'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1457$2041'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1456$2040'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1455$2039'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1454$2038'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1447$2037'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1437$2036'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1436$2035'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1435$2034'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1434$2033'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1433$2032'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1432$2031'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1431$2030'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1430$2029'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1429$2028'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1427$2027'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1426$2026'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1422$2025'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1420$2024'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1419$2023'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1417$2022'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1416$2021'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1414$2020'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1413$2019'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1384$2018'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1383$2017'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1382$2016'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1381$2015'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1379$2014'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1378$2013'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1377$2012'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1375$2011'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1372$2010'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1369$2009'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1367$2008'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1364$2007'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1363$2006'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1361$2005'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1360$2004'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1359$2003'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1358$2002'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1351$2001'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1341$2000'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1340$1999'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1339$1998'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1338$1997'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1337$1996'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1336$1995'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1335$1994'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1334$1993'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1333$1992'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1331$1991'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1330$1990'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1329$1989'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1328$1988'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1327$1987'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1326$1986'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1323$1985'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1322$1984'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1321$1983'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1320$1982'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1319$1981'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1318$1980'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1317$1979'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1316$1978'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1315$1977'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1314$1976'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1313$1975'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1312$1974'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1311$1973'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1310$1972'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1309$1971'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1308$1970'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1307$1969'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1306$1968'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1305$1967'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1304$1966'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1303$1965'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1302$1964'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1301$1963'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1300$1962'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1299$1961'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1298$1960'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1297$1959'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1296$1958'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1295$1957'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1294$1956'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1293$1955'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1292$1954'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1291$1953'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1289$1952'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1288$1951'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1287$1950'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1286$1949'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1276$1948'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1275$1947'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1221$1946'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1219$1945'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1218$1944'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1217$1943'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1216$1942'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1214$1941'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1212$1940'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1211$1939'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1210$1938'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1209$1937'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1208$1936'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1207$1935'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1205$1934'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1201$1933'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1200$1932'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1199$1931'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1197$1930'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1196$1929'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1195$1928'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1194$1927'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1193$1926'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1189$1925'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1187$1924'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1183$1923'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1182$1922'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1181$1921'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1180$1920'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1179$1919'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1178$1918'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1177$1917'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1176$1916'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1159$1915'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1158$1914'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1157$1913'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1155$1912'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1154$1911'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1153$1910'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1152$1909'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1151$1908'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1150$1907'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1140$1906'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1139$1905'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1125$1904'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1123$1903'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1110$1902'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1108$1901'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1107$1900'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1106$1899'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1100$1898'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1099$1897'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1096$1896'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1095$1895'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:996$1894'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:995$1893'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:992$1892'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:991$1891'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:989$1890'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:983$1889'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:972$1888'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:971$1887'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:960$1886'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:958$1885'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:953$1884'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:948$1883'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:943$1882'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:938$1881'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:933$1880'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:928$1879'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:925$1878'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:923$1877'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:921$1876'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:919$1875'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:916$1874'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:914$1873'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:912$1872'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:910$1871'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:908$1870'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:906$1869'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:904$1868'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:902$1867'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:900$1866'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:898$1865'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:896$1864'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:894$1863'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:892$1862'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:890$1861'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:887$1860'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:885$1859'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:883$1858'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:881$1857'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:879$1856'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:877$1855'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:875$1854'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:873$1853'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:871$1852'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:869$1851'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:867$1850'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:865$1849'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:862$1848'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:860$1847'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:858$1846'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:856$1845'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:854$1844'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:852$1843'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:850$1842'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:848$1841'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:846$1840'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:844$1839'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:841$1838'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:839$1837'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:837$1836'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:835$1835'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:833$1834'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:831$1833'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:829$1832'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:827$1831'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:825$1830'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:823$1829'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:821$1828'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:819$1827'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:816$1826'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:814$1825'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:811$1824'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:809$1823'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:807$1822'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:805$1821'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:803$1820'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:801$1819'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:785$1818'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:781$1817'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:780$1816'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:767$1815'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:764$1814'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:757$1813'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:742$1812'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:741$1811'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:740$1810'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:739$1809'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:734$1808'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:732$1807'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:724$1806'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:723$1805'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:718$1804'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:717$1803'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:716$1802'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:714$1801'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:710$1800'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:707$1799'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:700$1798'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:683$1797'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:682$1796'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:677$1795'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:675$1794'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:667$1793'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:666$1792'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:661$1791'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:660$1790'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:659$1789'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:657$1788'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:656$1787'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:655$1786'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:653$1785'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:649$1784'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:648$1783'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:646$1782'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:645$1781'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:644$1780'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:643$1779'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:642$1778'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:641$1777'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:638$1776'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:630$1775'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:623$1774'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:622$1773'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:621$1772'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:620$1771'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:619$1770'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:618$1769'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:617$1768'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:616$1767'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:613$1766'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:612$1765'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:607$1764'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:606$1763'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:605$1762'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:604$1761'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:603$1760'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:600$1759'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:599$1758'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:598$1757'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:595$1756'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:594$1755'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:593$1754'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:592$1753'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:590$1752'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:589$1751'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:588$1750'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:587$1749'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:586$1748'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:585$1747'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:584$1746'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:583$1745'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:582$1744'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:581$1743'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:580$1742'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:578$1741'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:577$1740'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:576$1739'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:575$1738'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:573$1737'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:572$1736'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:570$1735'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:565$1734'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:563$1733'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:562$1732'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:561$1731'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:560$1730'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:558$1729'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:557$1728'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:556$1727'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:555$1726'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:554$1725'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:553$1724'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:552$1723'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:551$1722'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:550$1721'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:549$1720'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:548$1719'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:547$1718'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:546$1717'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:545$1716'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:544$1715'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:542$1714'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:536$1713'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:529$1712'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:528$1711'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:517$1710'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:516$1709'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:514$1708'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:495$1707'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:494$1706'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:493$1705'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:492$1704'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:491$1703'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:490$1702'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:477$1701'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:476$1700'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:475$1699'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:474$1698'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:473$1697'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:472$1696'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:471$1695'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:470$1694'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:469$1693'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:468$1692'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:467$1691'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:466$1690'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:465$1689'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:464$1688'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:463$1687'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:462$1686'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:461$1685'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:460$1684'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:459$1683'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:458$1682'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:457$1681'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:456$1680'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:455$1679'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:454$1678'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:453$1677'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:452$1676'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:451$1675'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:450$1674'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:449$1673'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:448$1672'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:446$1671'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:445$1670'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:444$1669'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:440$1668'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:438$1667'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:433$1666'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:432$1665'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:431$1664'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:430$1663'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:429$1662'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:428$1661'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:422$1660'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:421$1659'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:416$1658'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:409$1657'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:407$1656'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:394$1655'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7226$1609'.
     1/3: $1$memwr$\data_mem_grain15$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7228$256_EN[7:0]$1615
     2/3: $1$memwr$\data_mem_grain15$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7228$256_DATA[7:0]$1614
     3/3: $1$memwr$\data_mem_grain15$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7228$256_ADDR[8:0]$1613
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7212$1601'.
     1/3: $1$memwr$\data_mem_grain14$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7214$255_EN[7:0]$1607
     2/3: $1$memwr$\data_mem_grain14$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7214$255_DATA[7:0]$1606
     3/3: $1$memwr$\data_mem_grain14$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7214$255_ADDR[8:0]$1605
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7198$1593'.
     1/3: $1$memwr$\data_mem_grain13$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7200$254_EN[7:0]$1599
     2/3: $1$memwr$\data_mem_grain13$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7200$254_DATA[7:0]$1598
     3/3: $1$memwr$\data_mem_grain13$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7200$254_ADDR[8:0]$1597
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7184$1585'.
     1/3: $1$memwr$\data_mem_grain12$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7186$253_EN[7:0]$1591
     2/3: $1$memwr$\data_mem_grain12$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7186$253_DATA[7:0]$1590
     3/3: $1$memwr$\data_mem_grain12$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7186$253_ADDR[8:0]$1589
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7170$1577'.
     1/3: $1$memwr$\data_mem_grain11$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7172$252_EN[7:0]$1583
     2/3: $1$memwr$\data_mem_grain11$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7172$252_DATA[7:0]$1582
     3/3: $1$memwr$\data_mem_grain11$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7172$252_ADDR[8:0]$1581
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$1569'.
     1/3: $1$memwr$\data_mem_grain10$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7158$251_EN[7:0]$1575
     2/3: $1$memwr$\data_mem_grain10$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7158$251_DATA[7:0]$1574
     3/3: $1$memwr$\data_mem_grain10$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7158$251_ADDR[8:0]$1573
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7142$1561'.
     1/3: $1$memwr$\data_mem_grain9$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7144$250_EN[7:0]$1567
     2/3: $1$memwr$\data_mem_grain9$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7144$250_DATA[7:0]$1566
     3/3: $1$memwr$\data_mem_grain9$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7144$250_ADDR[8:0]$1565
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7128$1553'.
     1/3: $1$memwr$\data_mem_grain8$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7130$249_EN[7:0]$1559
     2/3: $1$memwr$\data_mem_grain8$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7130$249_DATA[7:0]$1558
     3/3: $1$memwr$\data_mem_grain8$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7130$249_ADDR[8:0]$1557
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7114$1545'.
     1/3: $1$memwr$\data_mem_grain7$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7116$248_EN[7:0]$1551
     2/3: $1$memwr$\data_mem_grain7$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7116$248_DATA[7:0]$1550
     3/3: $1$memwr$\data_mem_grain7$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7116$248_ADDR[8:0]$1549
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7100$1537'.
     1/3: $1$memwr$\data_mem_grain6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7102$247_EN[7:0]$1543
     2/3: $1$memwr$\data_mem_grain6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7102$247_DATA[7:0]$1542
     3/3: $1$memwr$\data_mem_grain6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7102$247_ADDR[8:0]$1541
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7086$1529'.
     1/3: $1$memwr$\data_mem_grain5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7088$246_EN[7:0]$1535
     2/3: $1$memwr$\data_mem_grain5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7088$246_DATA[7:0]$1534
     3/3: $1$memwr$\data_mem_grain5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7088$246_ADDR[8:0]$1533
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7072$1521'.
     1/3: $1$memwr$\data_mem_grain4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7074$245_EN[7:0]$1527
     2/3: $1$memwr$\data_mem_grain4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7074$245_DATA[7:0]$1526
     3/3: $1$memwr$\data_mem_grain4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7074$245_ADDR[8:0]$1525
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7058$1513'.
     1/3: $1$memwr$\data_mem_grain3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7060$244_EN[7:0]$1519
     2/3: $1$memwr$\data_mem_grain3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7060$244_DATA[7:0]$1518
     3/3: $1$memwr$\data_mem_grain3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7060$244_ADDR[8:0]$1517
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7044$1505'.
     1/3: $1$memwr$\data_mem_grain2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7046$243_EN[7:0]$1511
     2/3: $1$memwr$\data_mem_grain2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7046$243_DATA[7:0]$1510
     3/3: $1$memwr$\data_mem_grain2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7046$243_ADDR[8:0]$1509
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7030$1497'.
     1/3: $1$memwr$\data_mem_grain1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7032$242_EN[7:0]$1503
     2/3: $1$memwr$\data_mem_grain1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7032$242_DATA[7:0]$1502
     3/3: $1$memwr$\data_mem_grain1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7032$242_ADDR[8:0]$1501
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7016$1489'.
     1/3: $1$memwr$\data_mem_grain0$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7018$241_EN[7:0]$1495
     2/3: $1$memwr$\data_mem_grain0$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7018$241_DATA[7:0]$1494
     3/3: $1$memwr$\data_mem_grain0$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7018$241_ADDR[8:0]$1493
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6909$1479'.
     1/3: $1$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6911$240_EN[21:0]$1485
     2/3: $1$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6911$240_DATA[21:0]$1484
     3/3: $1$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6911$240_ADDR[8:0]$1483
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2147$2333'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$1469'.
     1/3: $1$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6894$239_EN[21:0]$1475
     2/3: $1$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6894$239_DATA[21:0]$1474
     3/3: $1$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6894$239_ADDR[2:0]$1473
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2146$2332'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$1459'.
     1/3: $1$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6876$238_EN[21:0]$1465
     2/3: $1$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6876$238_DATA[21:0]$1464
     3/3: $1$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6876$238_ADDR[2:0]$1463
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2145$2331'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6856$1449'.
     1/3: $1$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6858$237_EN[21:0]$1455
     2/3: $1$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6858$237_DATA[21:0]$1454
     3/3: $1$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6858$237_ADDR[2:0]$1453
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2144$2330'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6838$1439'.
     1/3: $1$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6840$236_EN[21:0]$1445
     2/3: $1$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6840$236_DATA[21:0]$1444
     3/3: $1$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6840$236_ADDR[2:0]$1443
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6814$1437'.
     1/1: $0\storage_2_dat1[9:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6809$1429'.
     1/3: $1$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6811$235_EN[9:0]$1435
     2/3: $1$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6811$235_DATA[9:0]$1434
     3/3: $1$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6811$235_ADDR[3:0]$1433
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$1427'.
     1/1: $0\storage_1_dat1[9:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6788$1419'.
     1/3: $1$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6790$234_EN[9:0]$1425
     2/3: $1$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6790$234_DATA[9:0]$1424
     3/3: $1$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6790$234_ADDR[3:0]$1423
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6774$1417'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6755$1391'.
     1/12: $1$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$233_EN[31:0]$1415
     2/12: $1$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$233_DATA[31:0]$1414
     3/12: $1$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$233_ADDR[10:0]$1413
     4/12: $1$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$232_EN[31:0]$1412
     5/12: $1$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$232_DATA[31:0]$1411
     6/12: $1$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$232_ADDR[10:0]$1410
     7/12: $1$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$231_EN[31:0]$1409
     8/12: $1$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$231_DATA[31:0]$1408
     9/12: $1$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$231_ADDR[10:0]$1407
    10/12: $1$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$230_EN[31:0]$1406
    11/12: $1$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$230_DATA[31:0]$1405
    12/12: $1$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$230_ADDR[10:0]$1404
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6740$1389'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
     1/244: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [127:96]
     2/244: $0\basesoc_rx_phase[31:0]
     3/244: $0\basesoc_tx_phase[31:0]
     4/244: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [63:32]
     5/244: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [31:0]
     6/244: $0\basesoc_rx_tick[0:0]
     7/244: $0\spiflash_phy_cnt[7:0]
     8/244: $0\basesoc_timer_value[31:0]
     9/244: $0\basesoc_uart_rxfull_re[0:0]
    10/244: $0\basesoc_uart_txempty_re[0:0]
    11/244: $0\basesoc_uart_enable_re[0:0]
    12/244: $0\basesoc_uart_pending_re[0:0]
    13/244: $0\basesoc_uart_status_re[0:0]
    14/244: $0\basesoc_uart_rxempty_re[0:0]
    15/244: $0\basesoc_uart_txfull_re[0:0]
    16/244: $0\csr_bankarray_interface5_bank_bus_dat_r[31:0]
    17/244: $0\basesoc_timer_enable_re[0:0]
    18/244: $0\basesoc_timer_pending_re[0:0]
    19/244: $0\basesoc_timer_status_re[0:0]
    20/244: $0\basesoc_timer_value_re[0:0]
    21/244: $0\basesoc_timer_update_value_re[0:0]
    22/244: $0\basesoc_timer_en_re[0:0]
    23/244: $0\basesoc_timer_reload_re[0:0]
    24/244: $0\basesoc_timer_load_re[0:0]
    25/244: $0\csr_bankarray_interface4_bank_bus_dat_r[31:0]
    26/244: $0\master_status_re[0:0]
    27/244: $0\master_phyconfig_re[0:0]
    28/244: $0\master_cs_re[0:0]
    29/244: $0\mmap_re[0:0]
    30/244: $0\spiflash_phy_re[0:0]
    31/244: $0\csr_bankarray_interface3_bank_bus_dat_r[31:0]
    32/244: $0\sdram_rddata_re[0:0]
    33/244: $0\sdram_wrdata_re[0:0]
    34/244: $0\sdram_baddress_re[0:0]
    35/244: $0\sdram_address_re[0:0]
    36/244: $0\sdram_command_re[0:0]
    37/244: $0\sdram_re[0:0]
    38/244: $0\csr_bankarray_interface2_bank_bus_dat_r[31:0]
    39/244: $0\re[0:0]
    40/244: $0\csr_bankarray_interface1_bank_bus_dat_r[31:0]
    41/244: $0\csr_bankarray_sel_r[0:0]
    42/244: $0\basesoc_bus_errors_re[0:0]
    43/244: $0\basesoc_scratch_re[0:0]
    44/244: $0\basesoc_reset_re[0:0]
    45/244: $0\csr_bankarray_interface0_bank_bus_dat_r[31:0]
    46/244: $0\basesoc_wishbone2csr_state[1:0]
    47/244: $0\basesoc_fsm_state[1:0]
    48/244: $0\basesoc_litedramnativeportconverter_state[0:0]
    49/244: $0\basesoc_fullmemorywe_state[1:0]
    50/244: $0\basesoc_litedramcore_new_master_rdata_valid3[0:0]
    51/244: $0\basesoc_litedramcore_new_master_rdata_valid2[0:0]
    52/244: $0\basesoc_litedramcore_new_master_rdata_valid1[0:0]
    53/244: $0\basesoc_litedramcore_new_master_rdata_valid0[0:0]
    54/244: $0\basesoc_litedramcore_new_master_wdata_ready[0:0]
    55/244: $0\basesoc_litedramcore_multiplexer_state[2:0]
    56/244: $0\sdram_dfi_p0_wrdata_en[0:0]
    57/244: $0\sdram_dfi_p0_rddata_en[0:0]
    58/244: $0\sdram_dfi_p0_we_n[0:0]
    59/244: $0\sdram_dfi_p0_ras_n[0:0]
    60/244: $0\sdram_dfi_p0_cas_n[0:0]
    61/244: $0\sdram_dfi_p0_address[10:0]
    62/244: $0\sdram_dfi_p0_bank[1:0]
    63/244: $0\sdram_dfi_p0_cs_n[0:0]
    64/244: $0\basesoc_litedramcore_bankmachine3_state[2:0]
    65/244: $0\basesoc_litedramcore_bankmachine2_state[2:0]
    66/244: $0\basesoc_litedramcore_bankmachine1_state[2:0]
    67/244: $0\basesoc_litedramcore_bankmachine0_state[2:0]
    68/244: $0\basesoc_litedramcore_refresher_state[1:0]
    69/244: $0\sdram_sequencer_done1[0:0]
    70/244: $0\sdram_cmd_payload_we[0:0]
    71/244: $0\sdram_cmd_payload_ras[0:0]
    72/244: $0\sdram_cmd_payload_cas[0:0]
    73/244: $0\sdram_cmd_payload_ba[1:0]
    74/244: $0\sdram_cmd_payload_a[10:0]
    75/244: $0\sdram_postponer_req_o[0:0]
    76/244: $0\dfi_p0_rddata_valid[0:0]
    77/244: $0\rddata_en[2:0]
    78/244: $0\basesoc_litespiphy_state[1:0]
    79/244: $0\spiflash_phy_clk_reg[0:0]
    80/244: $0\spiflash_phy_posedge_reg[1:0]
    81/244: $0\basesoc_litespimmap_state[3:0]
    82/244: $0\basesoc_timer_zero_trigger_d[0:0]
    83/244: $0\basesoc_rs232phyrx_state[0:0]
    84/244: $0\basesoc_tx_tick[0:0]
    85/244: $0\basesoc_rx_rx_d[0:0]
    86/244: $0\basesoc_rs232phytx_state[0:0]
    87/244: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [95:64]
    88/244: $0\basesoc_ram_bus_ram_bus_ack[0:0]
    89/244: $0\basesoc_basesoc_ram_bus_ack[0:0]
    90/244: $0\socbushandler_slaves[4:0]
    91/244: $0\wishbone_bridge_wdata_converter_converter_mux[1:0]
    92/244: $0\wishbone_bridge_rdata_converter_converter_strobe_all[0:0]
    93/244: $0\wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count[2:0]
    94/244: $0\sdram_timer_count1[9:0]
    95/244: $0\wishbone_bridge_rdata_converter_converter_source_last[0:0]
    96/244: $0\wishbone_bridge_rdata_converter_converter_source_first[0:0]
    97/244: $0\wishbone_bridge_rdata_converter_converter_demux[1:0]
    98/244: $0\wishbone_bridge_cmd_we[0:0]
    99/244: $0\wishbone_bridge_cmd_count[1:0]
   100/244: $0\wishbone_bridge_cmd_addr[18:0]
   101/244: $0\wishbone_bridge_aborted[0:0]
   102/244: $0\storage[7:0]
   103/244: $0\spiflash_phy_storage[7:0]
   104/244: $0\spiflash_phy_sr_out_cnt[5:0]
   105/244: $0\spiflash_phy_sr_out[31:0]
   106/244: $0\spiflash_phy_sr_in_cnt[5:0]
   107/244: $0\spiflash_phy_sr_in[31:0]
   108/244: $0\spiflash_phy_dq_oe[0:0]
   109/244: $0\spiflash_phy_div[7:0]
   110/244: $0\spiflash_phy_count[3:0]
   111/244: $0\spiflash_phy_clk[0:0]
   112/244: $0\socbushandler_count[19:0]
   113/244: $0\sdram_wrdata_storage[31:0]
   114/244: $0\sdram_twtrcon_ready[0:0]
   115/244: $0\sdram_twtrcon_count[2:0]
   116/244: $0\sdram_trrdcon_ready[0:0]
   117/244: $0\sdram_trrdcon_count[0:0]
   118/244: $0\sdram_time1[3:0]
   119/244: $0\sdram_time0[4:0]
   120/244: $0\sdram_tccdcon_ready[0:0]
   121/244: $0\sdram_tccdcon_count[0:0]
   122/244: $0\sdram_storage[3:0]
   123/244: $0\sdram_sequencer_trigger[2:0]
   124/244: $0\sdram_sequencer_count[0:0]
   125/244: $0\sdram_rddata_status[31:0]
   126/244: $0\sdram_postponer_count[0:0]
   127/244: $0\sdram_command_storage[7:0]
   128/244: $0\sdram_choose_req_grant[1:0]
   129/244: $0\sdram_choose_cmd_grant[1:0]
   130/244: $0\sdram_bankmachine3_twtpcon_ready[0:0]
   131/244: $0\sdram_bankmachine3_twtpcon_count[1:0]
   132/244: $0\sdram_bankmachine3_trccon_ready[0:0]
   133/244: $0\sdram_bankmachine3_trccon_count[1:0]
   134/244: $0\sdram_bankmachine3_trascon_ready[0:0]
   135/244: $0\sdram_bankmachine3_trascon_count[1:0]
   136/244: $0\sdram_bankmachine3_row_opened[0:0]
   137/244: $0\sdram_bankmachine3_row[10:0]
   138/244: $0\sdram_bankmachine3_produce[2:0]
   139/244: $0\sdram_bankmachine3_pipe_valid_source_valid[0:0]
   140/244: $0\sdram_bankmachine3_pipe_valid_source_payload_we[0:0]
   141/244: $0\sdram_bankmachine3_pipe_valid_source_payload_addr[18:0]
   142/244: $0\sdram_bankmachine3_pipe_valid_source_last[0:0]
   143/244: $0\sdram_bankmachine3_pipe_valid_source_first[0:0]
   144/244: $0\sdram_bankmachine3_level[3:0]
   145/244: $0\sdram_bankmachine3_consume[2:0]
   146/244: $0\sdram_bankmachine2_twtpcon_ready[0:0]
   147/244: $0\sdram_bankmachine2_twtpcon_count[1:0]
   148/244: $0\sdram_bankmachine2_trccon_ready[0:0]
   149/244: $0\sdram_bankmachine2_trccon_count[1:0]
   150/244: $0\sdram_bankmachine2_trascon_ready[0:0]
   151/244: $0\sdram_bankmachine2_trascon_count[1:0]
   152/244: $0\sdram_bankmachine2_row_opened[0:0]
   153/244: $0\sdram_bankmachine2_row[10:0]
   154/244: $0\sdram_bankmachine2_produce[2:0]
   155/244: $0\sdram_bankmachine2_pipe_valid_source_valid[0:0]
   156/244: $0\sdram_bankmachine2_pipe_valid_source_payload_we[0:0]
   157/244: $0\sdram_bankmachine2_pipe_valid_source_payload_addr[18:0]
   158/244: $0\sdram_bankmachine2_pipe_valid_source_last[0:0]
   159/244: $0\sdram_bankmachine2_pipe_valid_source_first[0:0]
   160/244: $0\sdram_bankmachine2_level[3:0]
   161/244: $0\sdram_bankmachine2_consume[2:0]
   162/244: $0\sdram_bankmachine1_twtpcon_ready[0:0]
   163/244: $0\sdram_bankmachine1_twtpcon_count[1:0]
   164/244: $0\sdram_bankmachine1_trccon_ready[0:0]
   165/244: $0\sdram_bankmachine1_trccon_count[1:0]
   166/244: $0\sdram_bankmachine1_trascon_ready[0:0]
   167/244: $0\sdram_bankmachine1_trascon_count[1:0]
   168/244: $0\sdram_bankmachine1_row_opened[0:0]
   169/244: $0\sdram_bankmachine1_row[10:0]
   170/244: $0\sdram_bankmachine1_produce[2:0]
   171/244: $0\sdram_bankmachine1_pipe_valid_source_valid[0:0]
   172/244: $0\sdram_bankmachine1_pipe_valid_source_payload_we[0:0]
   173/244: $0\sdram_bankmachine1_pipe_valid_source_payload_addr[18:0]
   174/244: $0\sdram_bankmachine1_pipe_valid_source_last[0:0]
   175/244: $0\sdram_bankmachine1_pipe_valid_source_first[0:0]
   176/244: $0\sdram_bankmachine1_level[3:0]
   177/244: $0\sdram_bankmachine1_consume[2:0]
   178/244: $0\sdram_bankmachine0_twtpcon_ready[0:0]
   179/244: $0\sdram_bankmachine0_twtpcon_count[1:0]
   180/244: $0\sdram_bankmachine0_trccon_ready[0:0]
   181/244: $0\sdram_bankmachine0_trccon_count[1:0]
   182/244: $0\sdram_bankmachine0_trascon_ready[0:0]
   183/244: $0\sdram_bankmachine0_trascon_count[1:0]
   184/244: $0\sdram_bankmachine0_row_opened[0:0]
   185/244: $0\sdram_bankmachine0_row[10:0]
   186/244: $0\sdram_bankmachine0_produce[2:0]
   187/244: $0\sdram_bankmachine0_pipe_valid_source_valid[0:0]
   188/244: $0\sdram_bankmachine0_pipe_valid_source_payload_we[0:0]
   189/244: $0\sdram_bankmachine0_pipe_valid_source_payload_addr[18:0]
   190/244: $0\sdram_bankmachine0_pipe_valid_source_last[0:0]
   191/244: $0\sdram_bankmachine0_pipe_valid_source_first[0:0]
   192/244: $0\sdram_bankmachine0_level[3:0]
   193/244: $0\sdram_bankmachine0_consume[2:0]
   194/244: $0\sdram_baddress_storage[1:0]
   195/244: $0\sdram_address_storage[10:0]
   196/244: $0\mmap_storage[7:0]
   197/244: $0\mmap_count[8:0]
   198/244: $0\mmap_byte_count[1:0]
   199/244: $0\mmap_burst_cs[0:0]
   200/244: $0\mmap_burst_adr[29:0]
   201/244: $0\master_tx_fifo_pipe_valid_source_valid[0:0]
   202/244: $0\master_tx_fifo_pipe_valid_source_payload_width[3:0]
   203/244: $0\master_tx_fifo_pipe_valid_source_payload_mask[7:0]
   204/244: $0\master_tx_fifo_pipe_valid_source_payload_len[5:0]
   205/244: $0\master_tx_fifo_pipe_valid_source_payload_data[31:0]
   206/244: $0\master_tx_fifo_pipe_valid_source_last[0:0]
   207/244: $0\master_tx_fifo_pipe_valid_source_first[0:0]
   208/244: $0\master_rx_fifo_pipe_valid_source_valid[0:0]
   209/244: $0\master_rx_fifo_pipe_valid_source_payload_data[31:0]
   210/244: $0\master_rx_fifo_pipe_valid_source_last[0:0]
   211/244: $0\master_rx_fifo_pipe_valid_source_first[0:0]
   212/244: $0\master_phyconfig_storage[23:0]
   213/244: $0\master_cs_storage[0:0]
   214/244: $0\basesoc_uart_tx_fifo_readable[0:0]
   215/244: $0\basesoc_uart_tx_fifo_produce[3:0]
   216/244: $0\basesoc_uart_tx_fifo_level0[4:0]
   217/244: $0\basesoc_uart_tx_fifo_consume[3:0]
   218/244: $0\basesoc_uart_rx_fifo_readable[0:0]
   219/244: $0\basesoc_uart_rx_fifo_produce[3:0]
   220/244: $0\basesoc_uart_rx_fifo_level0[4:0]
   221/244: $0\basesoc_uart_rx_fifo_consume[3:0]
   222/244: $0\basesoc_uart_pending_r[1:0]
   223/244: $0\basesoc_uart_enable_storage[1:0]
   224/244: $0\basesoc_tx_data[7:0]
   225/244: $0\basesoc_tx_count[3:0]
   226/244: $0\basesoc_timer_zero_pending[0:0]
   227/244: $0\basesoc_timer_value_status[31:0]
   228/244: $0\basesoc_timer_update_value_storage[0:0]
   229/244: $0\basesoc_timer_reload_storage[31:0]
   230/244: $0\basesoc_timer_pending_r[0:0]
   231/244: $0\basesoc_timer_load_storage[31:0]
   232/244: $0\basesoc_timer_enable_storage[0:0]
   233/244: $0\basesoc_timer_en_storage[0:0]
   234/244: $0\basesoc_scratch_storage[31:0]
   235/244: $0\basesoc_rx_data[7:0]
   236/244: $0\basesoc_rx_count[3:0]
   237/244: $0\basesoc_reset_storage[1:0]
   238/244: $0\basesoc_interface1_we[0:0]
   239/244: $0\basesoc_interface1_re[0:0]
   240/244: $0\basesoc_interface1_dat_w[31:0]
   241/244: $0\basesoc_interface1_adr[13:0]
   242/244: $0\basesoc_grant[0:0]
   243/244: $0\basesoc_bus_errors[31:0]
   244/244: $0\serial_tx[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5419$1168'.
     1/1: $0\self6[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1161'.
     1/1: $0\self5[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5385$1154'.
     1/1: $0\self4[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5368$1147'.
     1/1: $0\self3[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5351$1140'.
     1/1: $0\self2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5334$1139'.
     1/1: $0\self1[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5317$1138'.
     1/1: $0\self0[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5309$1124'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5301$1123'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5293$1122'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5285$1108'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5277$1107'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5269$1106'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5261$1092'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5253$1091'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5245$1090'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5237$1076'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5229$1075'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5221$1074'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5204$1073'.
     1/1: $0\t_self5[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5187$1072'.
     1/1: $0\t_self4[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5170$1071'.
     1/1: $0\t_self3[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5153$1070'.
     1/1: $0\rhs_self19[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5136$1069'.
     1/1: $0\rhs_self18[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5119$1068'.
     1/1: $0\rhs_self17[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5102$1067'.
     1/1: $0\rhs_self16[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5085$1066'.
     1/1: $0\rhs_self15[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5068$1065'.
     1/1: $0\rhs_self14[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5051$1064'.
     1/1: $0\t_self2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5034$1063'.
     1/1: $0\t_self1[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5017$1062'.
     1/1: $0\t_self0[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5000$1061'.
     1/1: $0\rhs_self13[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4983$1060'.
     1/1: $0\rhs_self12[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4966$1059'.
     1/1: $0\rhs_self11[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4949$1058'.
     1/1: $0\rhs_self10[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4932$1057'.
     1/1: $0\rhs_self9[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4915$1056'.
     1/1: $0\rhs_self8[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4907$1055'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4899$1054'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4891$1053'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4883$1052'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4875$1051'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4867$1050'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4851$1048'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4803$1041'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4796$1040'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4784$1037'.
     1/2: $0\csr_bankarray_csrbank5_rxfull_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_rxfull_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4775$1034'.
     1/2: $0\csr_bankarray_csrbank5_txempty_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_txempty_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4766$1031'.
     1/2: $0\csr_bankarray_csrbank5_ev_enable0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_ev_enable0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4757$1028'.
     1/2: $0\csr_bankarray_csrbank5_ev_pending_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_ev_pending_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4748$1025'.
     1/2: $0\csr_bankarray_csrbank5_ev_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_ev_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4739$1022'.
     1/2: $0\csr_bankarray_csrbank5_rxempty_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_rxempty_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4730$1019'.
     1/2: $0\csr_bankarray_csrbank5_txfull_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_txfull_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4721$1016'.
     1/2: $0\basesoc_uart_rxtx_we[0:0]
     2/2: $0\basesoc_uart_rxtx_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4697$1012'.
     1/2: $0\csr_bankarray_csrbank4_ev_enable0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_ev_enable0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4688$1009'.
     1/2: $0\csr_bankarray_csrbank4_ev_pending_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_ev_pending_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4679$1006'.
     1/2: $0\csr_bankarray_csrbank4_ev_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_ev_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4670$1003'.
     1/2: $0\csr_bankarray_csrbank4_value_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_value_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4661$1000'.
     1/2: $0\csr_bankarray_csrbank4_update_value0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_update_value0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4652$997'.
     1/2: $0\csr_bankarray_csrbank4_en0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_en0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4643$994'.
     1/2: $0\csr_bankarray_csrbank4_reload0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_reload0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4634$991'.
     1/2: $0\csr_bankarray_csrbank4_load0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_load0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4625$989'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4610$986'.
     1/2: $0\csr_bankarray_csrbank3_master_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_master_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4601$983'.
     1/2: $0\master_rxtx_we[0:0]
     2/2: $0\master_rxtx_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4592$980'.
     1/2: $0\csr_bankarray_csrbank3_master_phyconfig0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_master_phyconfig0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$977'.
     1/2: $0\csr_bankarray_csrbank3_master_cs0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_master_cs0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4574$974'.
     1/2: $0\csr_bankarray_csrbank3_mmap_dummy_bits0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_mmap_dummy_bits0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4565$971'.
     1/2: $0\csr_bankarray_csrbank3_phy_clk_divisor0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_phy_clk_divisor0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4536$967'.
     1/2: $0\csr_bankarray_csrbank2_dfii_pi0_rddata_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_dfii_pi0_rddata_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4527$964'.
     1/2: $0\csr_bankarray_csrbank2_dfii_pi0_wrdata0_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_dfii_pi0_wrdata0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4518$961'.
     1/2: $0\csr_bankarray_csrbank2_dfii_pi0_baddress0_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_dfii_pi0_baddress0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4509$958'.
     1/2: $0\csr_bankarray_csrbank2_dfii_pi0_address0_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_dfii_pi0_address0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4500$955'.
     1/2: $0\sdram_command_issue_we[0:0]
     2/2: $0\sdram_command_issue_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4491$952'.
     1/2: $0\csr_bankarray_csrbank2_dfii_pi0_command0_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_dfii_pi0_command0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4482$949'.
     1/2: $0\csr_bankarray_csrbank2_dfii_control0_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_dfii_control0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4471$945'.
     1/2: $0\csr_bankarray_csrbank1_out0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_out0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943'.
     1/1: $0\csr_bankarray_sram_bus_dat_r[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4450$941'.
     1/1: $0\basesoc_soc_rst[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4442$938'.
     1/2: $0\csr_bankarray_csrbank0_bus_errors_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_bus_errors_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4433$935'.
     1/2: $0\csr_bankarray_csrbank0_scratch0_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_scratch0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4424$932'.
     1/2: $0\csr_bankarray_csrbank0_reset0_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_reset0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924'.
     1/11: $0\basesoc_wishbone2csr_next_state[1:0]
     2/11: $0\basesoc_interface1_we_next_value_ce3[0:0]
     3/11: $0\basesoc_interface1_we_next_value3[0:0]
     4/11: $0\basesoc_interface1_re_next_value_ce2[0:0]
     5/11: $0\basesoc_interface1_re_next_value2[0:0]
     6/11: $0\basesoc_interface1_dat_w_next_value_ce0[0:0]
     7/11: $0\basesoc_interface1_dat_w_next_value0[31:0]
     8/11: $0\basesoc_interface1_adr_next_value_ce1[0:0]
     9/11: $0\basesoc_interface1_adr_next_value1[13:0]
    10/11: $0\basesoc_interface0_dat_r[31:0]
    11/11: $0\basesoc_interface0_ack[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908'.
     1/7: $0\wishbone_bridge_aborted_fsm_next_value_ce[0:0]
     2/7: $0\wishbone_bridge_aborted_fsm_next_value[0:0]
     3/7: $0\basesoc_fsm_next_state[1:0]
     4/7: $0\wishbone_bridge_is_ongoing[0:0]
     5/7: $0\wishbone_bridge_cmd_valid[0:0]
     6/7: $0\interface_dat_r[127:0]
     7/7: $0\interface_ack[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903'.
     1/1: $0\wishbone_bridge_wdata_converter_converter_source_payload_data[35:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892'.
     1/11: $0\basesoc_litedramnativeportconverter_next_state[0:0]
     2/11: $0\wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2[0:0]
     3/11: $0\wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2[0:0]
     4/11: $0\wishbone_bridge_cmd_ready[0:0]
     5/11: $0\wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0[0:0]
     6/11: $0\wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0[1:0]
     7/11: $0\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1[0:0]
     8/11: $0\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[18:0]
     9/11: $0\port_cmd_valid[0:0]
    10/11: $0\port_cmd_payload_we[0:0]
    11/11: $0\port_cmd_payload_addr[20:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4190$890'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4120$884'.
     1/10: $0\basesoc_fullmemorywe_next_state[1:0]
     2/10: $0\write_from_slave[0:0]
     3/10: $0\word_inc[0:0]
     4/10: $0\word_clr[0:0]
     5/10: $0\wb_sdram_ack[0:0]
     6/10: $0\tag_port_we[0:0]
     7/10: $0\tag_di_dirty[0:0]
     8/10: $0\interface_we[0:0]
     9/10: $0\interface_stb[0:0]
    10/10: $0\interface_cyc[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883'.
     1/1: $0\wb_sdram_dat_r[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871'.
     1/2: $0\data_port_dat_w[127:0]
     2/2: $0\data_port_we[15:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870'.
     1/2: $0\sdram_interface_wdata_we[3:0]
     2/2: $0\sdram_interface_wdata[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3955$723'.
     1/8: $0\basesoc_litedramcore_multiplexer_next_state[2:0]
     2/8: $0\sdram_steerer_sel[1:0]
     3/8: $0\sdram_en1[0:0]
     4/8: $0\sdram_en0[0:0]
     5/8: $0\sdram_cmd_ready[0:0]
     6/8: $0\sdram_choose_req_want_writes[0:0]
     7/8: $0\sdram_choose_req_want_reads[0:0]
     8/8: $0\sdram_choose_req_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3942$714'.
     1/1: $0\sdram_bankmachine3_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3933$707'.
     1/1: $0\sdram_bankmachine2_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3924$700'.
     1/1: $0\sdram_bankmachine1_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3915$693'.
     1/1: $0\sdram_bankmachine0_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3909$692'.
     1/1: $0\sdram_choose_req_cmd_payload_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3903$691'.
     1/1: $0\sdram_choose_req_cmd_payload_ras[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3897$690'.
     1/1: $0\sdram_choose_req_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3883$637'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3876$634'.
     1/1: $0\sdram_choose_cmd_cmd_payload_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3870$633'.
     1/1: $0\sdram_choose_cmd_cmd_payload_ras[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3864$632'.
     1/1: $0\sdram_choose_cmd_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3850$579'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3743$536'.
     1/14: $0\basesoc_litedramcore_bankmachine3_next_state[2:0]
     2/14: $0\sdram_bankmachine3_row_open[0:0]
     3/14: $0\sdram_bankmachine3_row_col_n_addr_sel[0:0]
     4/14: $0\sdram_bankmachine3_row_close[0:0]
     5/14: $0\sdram_bankmachine3_req_wdata_ready[0:0]
     6/14: $0\sdram_bankmachine3_req_rdata_valid[0:0]
     7/14: $0\sdram_bankmachine3_refresh_gnt[0:0]
     8/14: $0\sdram_bankmachine3_cmd_valid[0:0]
     9/14: $0\sdram_bankmachine3_cmd_payload_we[0:0]
    10/14: $0\sdram_bankmachine3_cmd_payload_ras[0:0]
    11/14: $0\sdram_bankmachine3_cmd_payload_is_write[0:0]
    12/14: $0\sdram_bankmachine3_cmd_payload_is_read[0:0]
    13/14: $0\sdram_bankmachine3_cmd_payload_is_cmd[0:0]
    14/14: $0\sdram_bankmachine3_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3715$527'.
     1/1: $0\sdram_bankmachine3_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3693$523'.
     1/1: $0\sdram_bankmachine3_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3682$514'.
     1/1: $0\sdram_bankmachine3_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3580$506'.
     1/14: $0\basesoc_litedramcore_bankmachine2_next_state[2:0]
     2/14: $0\sdram_bankmachine2_row_open[0:0]
     3/14: $0\sdram_bankmachine2_row_col_n_addr_sel[0:0]
     4/14: $0\sdram_bankmachine2_row_close[0:0]
     5/14: $0\sdram_bankmachine2_req_wdata_ready[0:0]
     6/14: $0\sdram_bankmachine2_req_rdata_valid[0:0]
     7/14: $0\sdram_bankmachine2_refresh_gnt[0:0]
     8/14: $0\sdram_bankmachine2_cmd_valid[0:0]
     9/14: $0\sdram_bankmachine2_cmd_payload_we[0:0]
    10/14: $0\sdram_bankmachine2_cmd_payload_ras[0:0]
    11/14: $0\sdram_bankmachine2_cmd_payload_is_write[0:0]
    12/14: $0\sdram_bankmachine2_cmd_payload_is_read[0:0]
    13/14: $0\sdram_bankmachine2_cmd_payload_is_cmd[0:0]
    14/14: $0\sdram_bankmachine2_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3552$497'.
     1/1: $0\sdram_bankmachine2_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3530$493'.
     1/1: $0\sdram_bankmachine2_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3519$484'.
     1/1: $0\sdram_bankmachine2_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3417$476'.
     1/14: $0\basesoc_litedramcore_bankmachine1_next_state[2:0]
     2/14: $0\sdram_bankmachine1_row_open[0:0]
     3/14: $0\sdram_bankmachine1_row_col_n_addr_sel[0:0]
     4/14: $0\sdram_bankmachine1_row_close[0:0]
     5/14: $0\sdram_bankmachine1_req_wdata_ready[0:0]
     6/14: $0\sdram_bankmachine1_req_rdata_valid[0:0]
     7/14: $0\sdram_bankmachine1_refresh_gnt[0:0]
     8/14: $0\sdram_bankmachine1_cmd_valid[0:0]
     9/14: $0\sdram_bankmachine1_cmd_payload_we[0:0]
    10/14: $0\sdram_bankmachine1_cmd_payload_ras[0:0]
    11/14: $0\sdram_bankmachine1_cmd_payload_is_write[0:0]
    12/14: $0\sdram_bankmachine1_cmd_payload_is_read[0:0]
    13/14: $0\sdram_bankmachine1_cmd_payload_is_cmd[0:0]
    14/14: $0\sdram_bankmachine1_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3389$467'.
     1/1: $0\sdram_bankmachine1_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3367$463'.
     1/1: $0\sdram_bankmachine1_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3356$454'.
     1/1: $0\sdram_bankmachine1_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3254$446'.
     1/14: $0\basesoc_litedramcore_bankmachine0_next_state[2:0]
     2/14: $0\sdram_bankmachine0_row_open[0:0]
     3/14: $0\sdram_bankmachine0_row_col_n_addr_sel[0:0]
     4/14: $0\sdram_bankmachine0_row_close[0:0]
     5/14: $0\sdram_bankmachine0_req_wdata_ready[0:0]
     6/14: $0\sdram_bankmachine0_req_rdata_valid[0:0]
     7/14: $0\sdram_bankmachine0_refresh_gnt[0:0]
     8/14: $0\sdram_bankmachine0_cmd_valid[0:0]
     9/14: $0\sdram_bankmachine0_cmd_payload_we[0:0]
    10/14: $0\sdram_bankmachine0_cmd_payload_ras[0:0]
    11/14: $0\sdram_bankmachine0_cmd_payload_is_write[0:0]
    12/14: $0\sdram_bankmachine0_cmd_payload_is_read[0:0]
    13/14: $0\sdram_bankmachine0_cmd_payload_is_cmd[0:0]
    14/14: $0\sdram_bankmachine0_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3226$437'.
     1/1: $0\sdram_bankmachine0_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3204$433'.
     1/1: $0\sdram_bankmachine0_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3193$424'.
     1/1: $0\sdram_bankmachine0_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3148$420'.
     1/4: $0\basesoc_litedramcore_refresher_next_state[1:0]
     2/4: $0\sdram_sequencer_start0[0:0]
     3/4: $0\sdram_cmd_valid[0:0]
     4/4: $0\sdram_cmd_last[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3081$407'.
     1/4: $0\sdram_csr_dfi_p0_cs_n[0:0]
     2/4: $0\sdram_csr_dfi_p0_ras_n[0:0]
     3/4: $0\sdram_csr_dfi_p0_cas_n[0:0]
     4/4: $0\sdram_csr_dfi_p0_we_n[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406'.
     1/20: $0\sdram_master_p0_rddata_en[0:0]
     2/20: $0\sdram_master_p0_wrdata_mask[3:0]
     3/20: $0\sdram_master_p0_wrdata_en[0:0]
     4/20: $0\sdram_master_p0_wrdata[31:0]
     5/20: $0\sdram_master_p0_act_n[0:0]
     6/20: $0\sdram_master_p0_reset_n[0:0]
     7/20: $0\sdram_master_p0_odt[0:0]
     8/20: $0\sdram_master_p0_cke[0:0]
     9/20: $0\sdram_master_p0_we_n[0:0]
    10/20: $0\sdram_master_p0_ras_n[0:0]
    11/20: $0\sdram_master_p0_cs_n[0:0]
    12/20: $0\sdram_master_p0_cas_n[0:0]
    13/20: $0\sdram_master_p0_bank[1:0]
    14/20: $0\sdram_master_p0_address[10:0]
    15/20: $0\sdram_slave_p0_rddata_valid[0:0]
    16/20: $0\sdram_slave_p0_rddata[31:0]
    17/20: $0\sdram_ext_dfi_p0_rddata_valid[0:0]
    18/20: $0\sdram_ext_dfi_p0_rddata[31:0]
    19/20: $0\sdram_csr_dfi_p0_rddata_valid[0:0]
    20/20: $0\sdram_csr_dfi_p0_rddata[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397'.
     1/13: $0\basesoc_litespiphy_next_state[1:0]
     2/13: $0\spiflash_phy_sr_out_shift[0:0]
     3/13: $0\spiflash_phy_sr_out_load[0:0]
     4/13: $0\spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0[0:0]
     5/13: $0\spiflash_phy_sr_out_cnt_litespiphy_next_value0[5:0]
     6/13: $0\spiflash_phy_sr_in_shift[0:0]
     7/13: $0\spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1[0:0]
     8/13: $0\spiflash_phy_sr_in_cnt_litespiphy_next_value1[5:0]
     9/13: $0\spiflash_phy_source_valid[0:0]
    10/13: $0\spiflash_phy_sink_ready[0:0]
    11/13: $0\spiflash_phy_en[0:0]
    12/13: $0\spiflash_phy_dq_oe_litespiphy_next_value_ce2[0:0]
    13/13: $0\spiflash_phy_dq_oe_litespiphy_next_value2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2867$385'.
     1/1: $0\spiflash_phy_dq_o[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371'.
     1/17: $0\mmap_request[0:0]
     2/17: $0\basesoc_litespimmap_next_state[3:0]
     3/17: $0\mmap_wait[0:0]
     4/17: $0\mmap_source_valid[0:0]
     5/17: $0\mmap_source_payload_width[3:0]
     6/17: $0\mmap_source_payload_mask[7:0]
     7/17: $0\mmap_source_payload_len[5:0]
     8/17: $0\mmap_source_payload_data[31:0]
     9/17: $0\mmap_sink_ready[0:0]
    10/17: $0\mmap_byte_count_litespimmap_next_value_ce1[0:0]
    11/17: $0\mmap_byte_count_litespimmap_next_value1[1:0]
    12/17: $0\mmap_bus_dat_r[31:0]
    13/17: $0\mmap_bus_ack[0:0]
    14/17: $0\mmap_burst_cs_litespimmap_next_value_ce0[0:0]
    15/17: $0\mmap_burst_cs_litespimmap_next_value0[0:0]
    16/17: $0\mmap_burst_adr_litespimmap_next_value_ce2[0:0]
    17/17: $0\mmap_burst_adr_litespimmap_next_value2[29:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2684$369'.
     1/1: $0\mmap_cs[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368'.
     1/9: $0\basesoc_rx_demux_sink_ready[0:0]
     2/9: $0\basesoc_rx_demux_endpoint1_source_valid[0:0]
     3/9: $0\basesoc_rx_demux_endpoint1_source_payload_data[31:0]
     4/9: $0\basesoc_rx_demux_endpoint1_source_last[0:0]
     5/9: $0\basesoc_rx_demux_endpoint1_source_first[0:0]
     6/9: $0\basesoc_rx_demux_endpoint0_source_valid[0:0]
     7/9: $0\basesoc_rx_demux_endpoint0_source_payload_data[31:0]
     8/9: $0\basesoc_rx_demux_endpoint0_source_last[0:0]
     9/9: $0\basesoc_rx_demux_endpoint0_source_first[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367'.
     1/9: $0\basesoc_tx_mux_source_payload_mask[7:0]
     2/9: $0\basesoc_tx_mux_source_payload_width[3:0]
     3/9: $0\basesoc_tx_mux_source_payload_len[5:0]
     4/9: $0\basesoc_tx_mux_source_payload_data[31:0]
     5/9: $0\basesoc_tx_mux_source_last[0:0]
     6/9: $0\basesoc_tx_mux_source_first[0:0]
     7/9: $0\basesoc_tx_mux_source_valid[0:0]
     8/9: $0\basesoc_tx_mux_endpoint1_sink_ready[0:0]
     9/9: $0\basesoc_tx_mux_endpoint0_sink_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2612$366'.
     1/1: $0\crossbar_cs[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2495$362'.
     1/1: $0\basesoc_timer_zero_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2476$354'.
     1/1: $0\basesoc_uart_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2446$343'.
     1/1: $0\basesoc_uart_tx_fifo_wrport_adr[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2421$334'.
     1/1: $0\basesoc_uart_rx_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2413$332'.
     1/1: $0\basesoc_uart_tx_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321'.
     1/8: $0\basesoc_rs232phyrx_next_state[0:0]
     2/8: $0\basesoc_rx_source_valid[0:0]
     3/8: $0\basesoc_rx_source_payload_data[7:0]
     4/8: $0\basesoc_rx_enable[0:0]
     5/8: $0\basesoc_rx_data_rs232phyrx_next_value_ce1[0:0]
     6/8: $0\basesoc_rx_data_rs232phyrx_next_value1[7:0]
     7/8: $0\basesoc_rx_count_rs232phyrx_next_value_ce0[0:0]
     8/8: $0\basesoc_rx_count_rs232phyrx_next_value0[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$318'.
     1/9: $0\basesoc_rs232phytx_next_state[0:0]
     2/9: $0\basesoc_tx_sink_ready[0:0]
     3/9: $0\basesoc_tx_enable[0:0]
     4/9: $0\basesoc_tx_data_rs232phytx_next_value_ce2[0:0]
     5/9: $0\basesoc_tx_data_rs232phytx_next_value2[7:0]
     6/9: $0\basesoc_tx_count_rs232phytx_next_value_ce0[0:0]
     7/9: $0\basesoc_tx_count_rs232phytx_next_value0[3:0]
     8/9: $0\basesoc_serial_tx_rs232phytx_next_value_ce1[0:0]
     9/9: $0\basesoc_serial_tx_rs232phytx_next_value1[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2295$305'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2276$303'.
     1/2: $0\basesoc_picorv32_idbus_sel[3:0]
     2/2: $0\basesoc_picorv32_idbus_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288'.
     1/3: $0\socbushandler_shared_dat_r[31:0]
     2/3: $0\socbushandler_shared_ack[0:0]
     3/3: $0\socbushandler_error[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2210$270'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$264'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259'.
Creating decoders for process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2154$258'.
     1/1: $0\rst[0:0]

4.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\picorv32_pcpi_mul.\i' from process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3091'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rs1' from process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3091'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rs2' from process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3091'.
No latch inferred for signal `\picorv32_pcpi_mul.\this_rs2' from process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3091'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rd' from process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3091'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rdx' from process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3091'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rdt' from process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3091'.
No latch inferred for signal `\picorv32_pcpi_mul.\j' from process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3091'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cpuregs_rs1' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1348$2826'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cpuregs_rs2' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1348$2826'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoded_rs' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1348$2826'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cpuregs_write' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1309$2805'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cpuregs_wrdata' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1309$2805'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\clear_prefetched_high_word' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1295$2800'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_out' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1249$2777'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_out_0' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1249$2777'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_ascii_state' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1186$2765'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_insn_opcode' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2500'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_ascii_instr' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2500'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_insn_imm' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2500'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_insn_rs1' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2500'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_insn_rs2' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2500'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_insn_rd' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2500'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\new_ascii_instr' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:701$2495'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_add_sub' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1239$3023'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_shl' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1239$3023'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_shr' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1239$3023'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_eq' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1239$3023'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_ltu' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1239$3023'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_lts' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1239$3023'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_la_wdata' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:401$2430'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_la_wstrb' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:401$2430'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_rdata_word' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:401$2430'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_int_wr' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:325$2351'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_int_rd' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:325$2351'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_int_wait' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:325$2351'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_int_ready' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:325$2351'.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_wdata_last' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2140$2329'.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_wdata_first' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2139$2328'.
No latch inferred for signal `\colorlight_i5.\wb_sdram_err' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2051$2302'.
No latch inferred for signal `\colorlight_i5.\stdby' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2024$2290'.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_source_last' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2006$2276'.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_source_first' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2005$2275'.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_en_int' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1990$2271'.
No latch inferred for signal `\colorlight_i5.\sdram_tfawcon_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1920$2238'.
No latch inferred for signal `\colorlight_i5.\sdram_steerer1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1914$2233'.
No latch inferred for signal `\colorlight_i5.\sdram_steerer0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1913$2232'.
No latch inferred for signal `\colorlight_i5.\sdram_nop_ba' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1878$2220'.
No latch inferred for signal `\colorlight_i5.\sdram_nop_a' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1877$2219'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_sel' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1826$2202'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_wrdata_mask' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1825$2201'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_wrdata_en' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1824$2200'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_wrdata' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1823$2199'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_we_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1822$2198'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_reset_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1821$2197'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_rddata_en' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1819$2195'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_ras_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1817$2193'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_odt' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1816$2192'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_cs_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1815$2191'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_cke' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1814$2190'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_cas_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1813$2189'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_bank' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1812$2188'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_address' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1811$2187'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1810$2186'.
No latch inferred for signal `\colorlight_i5.\sdram_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1792$2175'.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1768$2168'.
No latch inferred for signal `\colorlight_i5.\sdram_command_issue_w' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1764$2164'.
No latch inferred for signal `\colorlight_i5.\sdram_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1757$2158'.
No latch inferred for signal `\colorlight_i5.\sdram_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1756$2157'.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_want_writes' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1732$2143'.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_want_reads' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1731$2142'.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_want_cmds' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1730$2141'.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_want_activates' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1729$2140'.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_cmd_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1724$2137'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_sink_last' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1672$2126'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_sink_first' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1671$2125'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_replace' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1657$2117'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_sink_last' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1576$2090'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_sink_first' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1575$2089'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_replace' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1561$2081'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_sink_last' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1480$2054'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_sink_first' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1479$2053'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_replace' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1465$2045'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_sink_last' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1384$2018'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_sink_first' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1383$2017'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_replace' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1369$2009'.
No latch inferred for signal `\colorlight_i5.\port_rdata_last' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1276$1948'.
No latch inferred for signal `\colorlight_i5.\port_rdata_first' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1275$1947'.
No latch inferred for signal `\colorlight_i5.\mmap_source_last' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1208$1936'.
No latch inferred for signal `\colorlight_i5.\mmap_source_first' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1207$1935'.
No latch inferred for signal `\colorlight_i5.\mmap_dummy' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1199$1931'.
No latch inferred for signal `\colorlight_i5.\mmap_bus_err' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1189$1925'.
No latch inferred for signal `\colorlight_i5.\master_tx_fifo_sink_sink_last' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1159$1915'.
No latch inferred for signal `\colorlight_i5.\master_tx_fifo_sink_sink_first' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1158$1914'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_sink_last' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:742$1812'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_sink_first' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:741$1811'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_replace' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:740$1810'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rx_fifo_replace' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:683$1797'.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_last' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:577$1740'.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_first' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:576$1739'.
No latch inferred for signal `\colorlight_i5.\basesoc_ram_bus_ram_bus_err' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:536$1713'.
No latch inferred for signal `\colorlight_i5.\basesoc_ram_adr_burst' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:528$1711'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked3' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:468$1692'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked2' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:467$1691'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:466$1690'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:465$1689'.
No latch inferred for signal `\colorlight_i5.\basesoc_interface0_err' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:440$1668'.
No latch inferred for signal `\colorlight_i5.\basesoc_basesoc_ram_bus_err' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:416$1658'.
No latch inferred for signal `\colorlight_i5.\basesoc_basesoc_adr_burst' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:407$1656'.
No latch inferred for signal `\colorlight_i5.\self6' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5419$1168'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self6` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5419$1168`.
No latch inferred for signal `\colorlight_i5.\self5' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1161'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self5` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1161`.
No latch inferred for signal `\colorlight_i5.\self4' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5385$1154'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self4` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5385$1154`.
No latch inferred for signal `\colorlight_i5.\self3' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5368$1147'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self3` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5368$1147`.
No latch inferred for signal `\colorlight_i5.\self2' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5351$1140'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self2` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5351$1140`.
No latch inferred for signal `\colorlight_i5.\self1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5334$1139'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5334$1139`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5334$1139`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5334$1139`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5334$1139`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5334$1139`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5334$1139`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5334$1139`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5334$1139`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5334$1139`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5334$1139`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5334$1139`.
No latch inferred for signal `\colorlight_i5.\self0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5317$1138'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self0 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5317$1138`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self0 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5317$1138`.
No latch inferred for signal `\colorlight_i5.\rhs_self31' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5309$1124'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self31` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5309$1124`.
No latch inferred for signal `\colorlight_i5.\rhs_self30' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5301$1123'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self30` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5301$1123`.
No latch inferred for signal `\colorlight_i5.\rhs_self29' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5293$1122'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5293$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5293$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5293$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5293$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5293$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5293$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5293$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5293$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5293$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5293$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5293$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5293$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5293$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5293$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5293$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5293$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5293$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5293$1122`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5293$1122`.
No latch inferred for signal `\colorlight_i5.\rhs_self28' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5285$1108'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self28` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5285$1108`.
No latch inferred for signal `\colorlight_i5.\rhs_self27' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5277$1107'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self27` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5277$1107`.
No latch inferred for signal `\colorlight_i5.\rhs_self26' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5269$1106'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5269$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5269$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5269$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5269$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5269$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5269$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5269$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5269$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5269$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5269$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5269$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5269$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5269$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5269$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5269$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5269$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5269$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5269$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5269$1106`.
No latch inferred for signal `\colorlight_i5.\rhs_self25' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5261$1092'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self25` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5261$1092`.
No latch inferred for signal `\colorlight_i5.\rhs_self24' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5253$1091'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self24` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5253$1091`.
No latch inferred for signal `\colorlight_i5.\rhs_self23' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5245$1090'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5245$1090`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5245$1090`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5245$1090`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5245$1090`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5245$1090`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5245$1090`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5245$1090`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5245$1090`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5245$1090`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5245$1090`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5245$1090`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5245$1090`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5245$1090`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5245$1090`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5245$1090`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5245$1090`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5245$1090`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5245$1090`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5245$1090`.
No latch inferred for signal `\colorlight_i5.\rhs_self22' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5237$1076'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self22` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5237$1076`.
No latch inferred for signal `\colorlight_i5.\rhs_self21' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5229$1075'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self21` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5229$1075`.
No latch inferred for signal `\colorlight_i5.\rhs_self20' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5221$1074'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5221$1074`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5221$1074`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5221$1074`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5221$1074`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5221$1074`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5221$1074`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5221$1074`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5221$1074`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5221$1074`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5221$1074`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5221$1074`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5221$1074`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5221$1074`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5221$1074`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5221$1074`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5221$1074`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5221$1074`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5221$1074`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5221$1074`.
No latch inferred for signal `\colorlight_i5.\t_self5' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5204$1073'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\t_self5` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5204$1073`.
No latch inferred for signal `\colorlight_i5.\t_self4' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5187$1072'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\t_self4` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5187$1072`.
No latch inferred for signal `\colorlight_i5.\t_self3' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5170$1071'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\t_self3` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5170$1071`.
No latch inferred for signal `\colorlight_i5.\rhs_self19' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5153$1070'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self19` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5153$1070`.
No latch inferred for signal `\colorlight_i5.\rhs_self18' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5136$1069'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self18` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5136$1069`.
No latch inferred for signal `\colorlight_i5.\rhs_self17' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5119$1068'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self17` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5119$1068`.
No latch inferred for signal `\colorlight_i5.\rhs_self16' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5102$1067'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self16 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5102$1067`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self16 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5102$1067`.
No latch inferred for signal `\colorlight_i5.\rhs_self15' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5085$1066'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5085$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5085$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5085$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5085$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5085$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5085$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5085$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5085$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5085$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5085$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5085$1066`.
No latch inferred for signal `\colorlight_i5.\rhs_self14' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5068$1065'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self14` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5068$1065`.
No latch inferred for signal `\colorlight_i5.\t_self2' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5051$1064'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\t_self2` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5051$1064`.
No latch inferred for signal `\colorlight_i5.\t_self1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5034$1063'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\t_self1` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5034$1063`.
No latch inferred for signal `\colorlight_i5.\t_self0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5017$1062'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\t_self0` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5017$1062`.
No latch inferred for signal `\colorlight_i5.\rhs_self13' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5000$1061'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self13` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5000$1061`.
No latch inferred for signal `\colorlight_i5.\rhs_self12' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4983$1060'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self12` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4983$1060`.
No latch inferred for signal `\colorlight_i5.\rhs_self11' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4966$1059'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self11` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4966$1059`.
No latch inferred for signal `\colorlight_i5.\rhs_self10' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4949$1058'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self10 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4949$1058`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self10 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4949$1058`.
No latch inferred for signal `\colorlight_i5.\rhs_self9' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4932$1057'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4932$1057`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4932$1057`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4932$1057`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4932$1057`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4932$1057`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4932$1057`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4932$1057`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4932$1057`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4932$1057`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4932$1057`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4932$1057`.
No latch inferred for signal `\colorlight_i5.\rhs_self8' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4915$1056'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self8` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4915$1056`.
No latch inferred for signal `\colorlight_i5.\rhs_self7' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4907$1055'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self7 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4907$1055`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self7 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4907$1055`.
No latch inferred for signal `\colorlight_i5.\rhs_self6' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4899$1054'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self6 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4899$1054`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self6 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4899$1054`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self6 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4899$1054`.
No latch inferred for signal `\colorlight_i5.\rhs_self5' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4891$1053'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self5` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4891$1053`.
No latch inferred for signal `\colorlight_i5.\rhs_self4' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4883$1052'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self4` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4883$1052`.
No latch inferred for signal `\colorlight_i5.\rhs_self3' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4875$1051'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self3` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4875$1051`.
No latch inferred for signal `\colorlight_i5.\rhs_self2' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4867$1050'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self2 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4867$1050`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self2 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4867$1050`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self2 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4867$1050`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self2 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4867$1050`.
No latch inferred for signal `\colorlight_i5.\rhs_self1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049`.
No latch inferred for signal `\colorlight_i5.\rhs_self0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4851$1048'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4851$1048`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4851$1048`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4851$1048`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4851$1048`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4851$1048`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4851$1048`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4851$1048`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4851$1048`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4851$1048`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4851$1048`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4851$1048`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4851$1048`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4851$1048`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4851$1048`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4851$1048`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4851$1048`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4851$1048`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4851$1048`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4851$1048`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4851$1048`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4851$1048`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4851$1048`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4851$1048`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4851$1048`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4851$1048`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4851$1048`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4851$1048`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4851$1048`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4851$1048`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4851$1048`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_pending_status' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4803$1041'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_pending_status [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4803$1041`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_pending_status [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4803$1041`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_status_status' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4796$1040'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_status_status [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4796$1040`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_status_status [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4796$1040`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_rxfull_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4784$1037'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_rxfull_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4784$1037`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_rxfull_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4784$1037'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_rxfull_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4784$1037`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_txempty_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4775$1034'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_txempty_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4775$1034`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_txempty_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4775$1034'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_txempty_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4775$1034`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_enable0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4766$1031'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_enable0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4766$1031`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_enable0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4766$1031'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_enable0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4766$1031`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_pending_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4757$1028'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_pending_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4757$1028`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_pending_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4757$1028'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_pending_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4757$1028`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_status_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4748$1025'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_status_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4748$1025`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_status_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4748$1025'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_status_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4748$1025`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_rxempty_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4739$1022'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_rxempty_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4739$1022`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_rxempty_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4739$1022'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_rxempty_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4739$1022`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_txfull_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4730$1019'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_txfull_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4730$1019`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_txfull_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4730$1019'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_txfull_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4730$1019`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rxtx_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4721$1016'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rxtx_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4721$1016`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rxtx_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4721$1016'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rxtx_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4721$1016`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_ev_enable0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4697$1012'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_ev_enable0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4697$1012`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_ev_enable0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4697$1012'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_ev_enable0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4697$1012`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_ev_pending_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4688$1009'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_ev_pending_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4688$1009`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_ev_pending_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4688$1009'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_ev_pending_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4688$1009`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_ev_status_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4679$1006'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_ev_status_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4679$1006`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_ev_status_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4679$1006'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_ev_status_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4679$1006`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_value_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4670$1003'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_value_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4670$1003`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_value_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4670$1003'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_value_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4670$1003`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_update_value0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4661$1000'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_update_value0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4661$1000`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_update_value0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4661$1000'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_update_value0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4661$1000`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_en0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4652$997'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_en0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4652$997`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_en0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4652$997'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_en0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4652$997`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_reload0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4643$994'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_reload0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4643$994`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_reload0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4643$994'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_reload0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4643$994`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_load0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4634$991'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_load0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4634$991`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_load0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4634$991'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_load0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4634$991`.
No latch inferred for signal `\colorlight_i5.\master_status_status' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4625$989'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\master_status_status [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4625$989`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\master_status_status [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4625$989`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_master_status_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4610$986'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_master_status_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4610$986`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_master_status_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4610$986'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_master_status_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4610$986`.
No latch inferred for signal `\colorlight_i5.\master_rxtx_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4601$983'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\master_rxtx_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4601$983`.
No latch inferred for signal `\colorlight_i5.\master_rxtx_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4601$983'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\master_rxtx_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4601$983`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_master_phyconfig0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4592$980'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_master_phyconfig0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4592$980`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_master_phyconfig0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4592$980'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_master_phyconfig0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4592$980`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_master_cs0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$977'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_master_cs0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$977`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_master_cs0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$977'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_master_cs0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$977`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_mmap_dummy_bits0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4574$974'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_mmap_dummy_bits0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4574$974`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_mmap_dummy_bits0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4574$974'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_mmap_dummy_bits0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4574$974`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_phy_clk_divisor0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4565$971'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_phy_clk_divisor0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4565$971`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_phy_clk_divisor0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4565$971'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_phy_clk_divisor0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4565$971`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_rddata_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4536$967'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_rddata_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4536$967`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_rddata_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4536$967'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_rddata_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4536$967`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_wrdata0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4527$964'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_wrdata0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4527$964`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_wrdata0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4527$964'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_wrdata0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4527$964`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_baddress0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4518$961'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_baddress0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4518$961`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_baddress0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4518$961'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_baddress0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4518$961`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_address0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4509$958'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_address0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4509$958`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_address0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4509$958'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_address0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4509$958`.
No latch inferred for signal `\colorlight_i5.\sdram_command_issue_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4500$955'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_command_issue_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4500$955`.
No latch inferred for signal `\colorlight_i5.\sdram_command_issue_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4500$955'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_command_issue_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4500$955`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_command0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4491$952'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_command0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4491$952`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_command0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4491$952'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_command0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4491$952`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_control0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4482$949'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_control0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4482$949`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_control0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4482$949'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_control0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4482$949`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_out0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4471$945'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_out0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4471$945`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_out0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4471$945'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_out0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4471$945`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943`.
No latch inferred for signal `\colorlight_i5.\basesoc_soc_rst' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4450$941'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_soc_rst` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4450$941`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4442$938'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4442$938`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4442$938'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4442$938`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4433$935'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4433$935`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4433$935'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4433$935`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_re' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4424$932'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_re` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4424$932`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4424$932'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4424$932`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface0_ack' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_ack` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface0_dat_r' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_adr_next_value1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_adr_next_value_ce1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value_ce1` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_dat_w_next_value_ce0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value_ce0` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_re_next_value2' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_re_next_value2` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_re_next_value_ce2' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_re_next_value_ce2` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_we_next_value3' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_we_next_value3` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_we_next_value_ce3' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_we_next_value_ce3` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone2csr_next_state' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone2csr_next_state [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone2csr_next_state [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924`.
No latch inferred for signal `\colorlight_i5.\basesoc_fsm_next_state' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fsm_next_state [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fsm_next_state [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
No latch inferred for signal `\colorlight_i5.\interface_ack' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_ack` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
No latch inferred for signal `\colorlight_i5.\interface_dat_r' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [32]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [33]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [34]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [35]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [36]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [37]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [38]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [39]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [40]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [41]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [42]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [43]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [44]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [45]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [46]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [47]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [48]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [49]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [50]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [51]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [52]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [53]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [54]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [55]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [56]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [57]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [58]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [59]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [60]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [61]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [62]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [63]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [64]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [65]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [66]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [67]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [68]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [69]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [70]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [71]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [72]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [73]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [74]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [75]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [76]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [77]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [78]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [79]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [80]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [81]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [82]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [83]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [84]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [85]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [86]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [87]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [88]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [89]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [90]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [91]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [92]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [93]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [94]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [95]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [96]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [97]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [98]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [99]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [100]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [101]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [102]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [103]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [104]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [105]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [106]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [107]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [108]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [109]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [110]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [111]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [112]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [113]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [114]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [115]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [116]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [117]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [118]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [119]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [120]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [121]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [122]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [123]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [124]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [125]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [126]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [127]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_aborted_fsm_next_value' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_aborted_fsm_next_value` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_aborted_fsm_next_value_ce' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_aborted_fsm_next_value_ce` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_is_ongoing' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_is_ongoing` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [32]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [33]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [34]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [35]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [36]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [37]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [38]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [39]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [40]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [41]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [42]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [43]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [44]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [45]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [46]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [47]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [48]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [49]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [50]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [51]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [52]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [53]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [54]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [55]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [56]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [57]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [58]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [59]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [60]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [61]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [62]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [63]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [64]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [65]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [66]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [67]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [68]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [69]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [70]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [71]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [72]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [73]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [74]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [75]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [76]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [77]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [78]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [79]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [80]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [81]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [82]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [83]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [84]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [85]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [86]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [87]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [88]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [89]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [90]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [91]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [92]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [93]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [94]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [95]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [96]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [97]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [98]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [99]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [100]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [101]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [102]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [103]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [104]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [105]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [106]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [107]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [108]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [109]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [110]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [111]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [112]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [113]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [114]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [115]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [116]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [117]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [118]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [119]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [120]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [121]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [122]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [123]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [124]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [125]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [126]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [127]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [32]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [33]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [34]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [35]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [32]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [33]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [34]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [35]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [36]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [37]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [38]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [39]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [40]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [41]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [42]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [43]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [44]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [45]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [46]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [47]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [48]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [49]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [50]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [51]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [52]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [53]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [54]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [55]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [56]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [57]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [58]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [59]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [60]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [61]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [62]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [63]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [64]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [65]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [66]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [67]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [68]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [69]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [70]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [71]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [72]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [73]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [74]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [75]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [76]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [77]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [78]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [79]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [80]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [81]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [82]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [83]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [84]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [85]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [86]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [87]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [88]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [89]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [90]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [91]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [92]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [93]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [94]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [95]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [96]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [97]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [98]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [99]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [100]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [101]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [102]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [103]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [104]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [105]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [106]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [107]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [108]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [109]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [110]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [111]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [112]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [113]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [114]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [115]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [116]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [117]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [118]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [119]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [120]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [121]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [122]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [123]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [124]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [125]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [126]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [127]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [128]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [129]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [130]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [131]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [132]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [133]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [134]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [135]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [136]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [137]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [138]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [139]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [140]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [141]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [142]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [143]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramnativeportconverter_next_state' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramnativeportconverter_next_state` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
No latch inferred for signal `\colorlight_i5.\port_cmd_payload_addr' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
No latch inferred for signal `\colorlight_i5.\port_cmd_payload_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
No latch inferred for signal `\colorlight_i5.\port_cmd_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_ready` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_wdata_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4190$890'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4190$890`.
No latch inferred for signal `\colorlight_i5.\basesoc_fullmemorywe_next_state' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4120$884'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fullmemorywe_next_state [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4120$884`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fullmemorywe_next_state [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4120$884`.
No latch inferred for signal `\colorlight_i5.\interface_cyc' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4120$884'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_cyc` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4120$884`.
No latch inferred for signal `\colorlight_i5.\interface_stb' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4120$884'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_stb` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4120$884`.
No latch inferred for signal `\colorlight_i5.\interface_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4120$884'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4120$884`.
No latch inferred for signal `\colorlight_i5.\tag_di_dirty' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4120$884'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\tag_di_dirty` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4120$884`.
No latch inferred for signal `\colorlight_i5.\tag_port_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4120$884'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\tag_port_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4120$884`.
No latch inferred for signal `\colorlight_i5.\wb_sdram_ack' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4120$884'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_ack` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4120$884`.
No latch inferred for signal `\colorlight_i5.\word_clr' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4120$884'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\word_clr` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4120$884`.
No latch inferred for signal `\colorlight_i5.\word_inc' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4120$884'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\word_inc` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4120$884`.
No latch inferred for signal `\colorlight_i5.\write_from_slave' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4120$884'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\write_from_slave` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4120$884`.
No latch inferred for signal `\colorlight_i5.\wb_sdram_dat_r' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883`.
No latch inferred for signal `\colorlight_i5.\data_port_dat_w' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [32]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [33]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [34]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [35]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [36]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [37]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [38]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [39]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [40]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [41]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [42]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [43]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [44]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [45]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [46]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [47]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [48]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [49]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [50]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [51]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [52]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [53]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [54]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [55]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [56]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [57]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [58]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [59]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [60]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [61]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [62]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [63]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [64]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [65]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [66]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [67]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [68]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [69]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [70]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [71]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [72]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [73]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [74]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [75]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [76]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [77]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [78]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [79]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [80]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [81]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [82]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [83]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [84]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [85]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [86]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [87]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [88]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [89]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [90]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [91]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [92]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [93]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [94]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [95]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [96]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [97]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [98]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [99]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [100]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [101]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [102]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [103]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [104]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [105]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [106]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [107]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [108]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [109]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [110]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [111]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [112]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [113]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [114]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [115]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [116]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [117]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [118]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [119]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [120]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [121]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [122]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [123]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [124]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [125]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [126]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [127]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
No latch inferred for signal `\colorlight_i5.\data_port_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871`.
No latch inferred for signal `\colorlight_i5.\sdram_interface_wdata' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
No latch inferred for signal `\colorlight_i5.\sdram_interface_wdata_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata_we [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata_we [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata_we [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata_we [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3955$723'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3955$723`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3955$723`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3955$723`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_cmd_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3955$723'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_cmd_ready` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3955$723`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_want_activates' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3955$723'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_want_activates` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3955$723`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_want_reads' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3955$723'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_want_reads` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3955$723`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_want_writes' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3955$723'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_want_writes` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3955$723`.
No latch inferred for signal `\colorlight_i5.\sdram_cmd_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3955$723'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_cmd_ready` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3955$723`.
No latch inferred for signal `\colorlight_i5.\sdram_en0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3955$723'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_en0` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3955$723`.
No latch inferred for signal `\colorlight_i5.\sdram_en1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3955$723'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_en1` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3955$723`.
No latch inferred for signal `\colorlight_i5.\sdram_steerer_sel' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3955$723'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_steerer_sel [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3955$723`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_steerer_sel [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3955$723`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3942$714'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_ready` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3942$714`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3933$707'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_ready` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3933$707`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3924$700'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_ready` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3924$700`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3915$693'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_ready` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3915$693`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_cmd_payload_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3909$692'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_cmd_payload_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3909$692`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3903$691'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3903$691`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3897$690'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3897$690`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_valids' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3883$637'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_valids [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3883$637`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_valids [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3883$637`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_valids [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3883$637`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_valids [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3883$637`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_cmd_payload_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3876$634'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_cmd_payload_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3876$634`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3870$633'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3870$633`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3864$632'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3864$632`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_valids' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3850$579'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_valids [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3850$579`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_valids [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3850$579`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_valids [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3850$579`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_valids [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3850$579`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3743$536'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3743$536`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3743$536`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3743$536`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3743$536'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3743$536`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3743$536'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3743$536`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3743$536'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3743$536`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3743$536'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3743$536`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3743$536'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3743$536`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3743$536'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3743$536`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3743$536'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3743$536`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_refresh_gnt' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3743$536'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_refresh_gnt` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3743$536`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_req_rdata_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3743$536'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_req_rdata_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3743$536`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_req_wdata_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3743$536'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_req_wdata_ready` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3743$536`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_row_close' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3743$536'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_row_close` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3743$536`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3743$536'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3743$536`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_row_open' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3743$536'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_row_open` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3743$536`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_wrport_adr' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3715$527'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3715$527`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3715$527`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3715$527`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_auto_precharge' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3693$523'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_auto_precharge` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3693$523`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3682$514'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3682$514`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3682$514`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3682$514`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3682$514`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3682$514`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3682$514`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3682$514`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3682$514`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3682$514`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3682$514`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3682$514`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3580$506'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3580$506`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3580$506`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3580$506`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3580$506'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3580$506`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3580$506'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3580$506`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3580$506'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3580$506`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3580$506'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3580$506`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3580$506'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3580$506`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3580$506'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3580$506`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3580$506'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3580$506`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_refresh_gnt' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3580$506'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_refresh_gnt` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3580$506`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_req_rdata_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3580$506'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_req_rdata_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3580$506`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_req_wdata_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3580$506'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_req_wdata_ready` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3580$506`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_row_close' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3580$506'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_row_close` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3580$506`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3580$506'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3580$506`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_row_open' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3580$506'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_row_open` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3580$506`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_wrport_adr' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3552$497'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3552$497`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3552$497`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3552$497`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_auto_precharge' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3530$493'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_auto_precharge` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3530$493`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3519$484'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3519$484`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3519$484`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3519$484`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3519$484`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3519$484`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3519$484`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3519$484`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3519$484`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3519$484`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3519$484`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3519$484`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3417$476'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3417$476`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3417$476`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3417$476`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3417$476'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3417$476`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3417$476'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3417$476`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3417$476'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3417$476`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3417$476'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3417$476`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3417$476'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3417$476`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3417$476'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3417$476`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3417$476'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3417$476`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_refresh_gnt' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3417$476'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_refresh_gnt` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3417$476`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_req_rdata_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3417$476'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_req_rdata_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3417$476`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_req_wdata_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3417$476'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_req_wdata_ready` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3417$476`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_row_close' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3417$476'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_row_close` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3417$476`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3417$476'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3417$476`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_row_open' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3417$476'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_row_open` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3417$476`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_wrport_adr' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3389$467'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3389$467`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3389$467`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3389$467`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_auto_precharge' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3367$463'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_auto_precharge` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3367$463`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3356$454'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3356$454`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3356$454`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3356$454`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3356$454`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3356$454`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3356$454`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3356$454`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3356$454`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3356$454`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3356$454`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3356$454`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3254$446'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3254$446`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3254$446`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3254$446`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3254$446'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3254$446`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3254$446'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3254$446`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3254$446'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3254$446`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3254$446'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3254$446`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3254$446'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3254$446`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3254$446'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3254$446`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3254$446'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3254$446`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_refresh_gnt' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3254$446'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_refresh_gnt` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3254$446`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_req_rdata_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3254$446'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_req_rdata_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3254$446`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_req_wdata_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3254$446'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_req_wdata_ready` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3254$446`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_row_close' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3254$446'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_row_close` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3254$446`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3254$446'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3254$446`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_row_open' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3254$446'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_row_open` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3254$446`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_wrport_adr' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3226$437'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3226$437`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3226$437`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3226$437`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_auto_precharge' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3204$433'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_auto_precharge` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3204$433`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3193$424'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3193$424`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3193$424`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3193$424`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3193$424`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3193$424`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3193$424`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3193$424`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3193$424`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3193$424`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3193$424`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3193$424`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_refresher_next_state' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3148$420'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_refresher_next_state [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3148$420`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_refresher_next_state [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3148$420`.
No latch inferred for signal `\colorlight_i5.\sdram_cmd_last' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3148$420'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_cmd_last` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3148$420`.
No latch inferred for signal `\colorlight_i5.\sdram_cmd_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3148$420'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_cmd_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3148$420`.
No latch inferred for signal `\colorlight_i5.\sdram_sequencer_start0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3148$420'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_sequencer_start0` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3148$420`.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_cas_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3081$407'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_cas_n` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3081$407`.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_cs_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3081$407'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_cs_n` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3081$407`.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_ras_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3081$407'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_ras_n` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3081$407`.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_we_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3081$407'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_we_n` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3081$407`.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_rddata' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_rddata' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_act_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_master_p0_act_n` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_address' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_bank' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_bank [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_bank [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_cas_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_master_p0_cas_n` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_cke' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_cke` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_cs_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_master_p0_cs_n` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_odt' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_odt` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_ras_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_master_p0_ras_n` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_rddata_en' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_rddata_en` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_reset_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_reset_n` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_we_n' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_master_p0_we_n` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_wrdata' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_wrdata_en' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata_en` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_wrdata_mask' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata_mask [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata_mask [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata_mask [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata_mask [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
No latch inferred for signal `\colorlight_i5.\sdram_slave_p0_rddata' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
No latch inferred for signal `\colorlight_i5.\sdram_slave_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406`.
No latch inferred for signal `\colorlight_i5.\basesoc_litespiphy_next_state' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespiphy_next_state [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespiphy_next_state [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_dq_oe_litespiphy_next_value2' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_dq_oe_litespiphy_next_value2` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_dq_oe_litespiphy_next_value_ce2' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_dq_oe_litespiphy_next_value_ce2` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_en' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_en` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sink_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sink_ready` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_source_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_source_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1 [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1 [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_in_shift' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_shift` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0 [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0 [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_out_load' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_load` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_out_shift' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_shift` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_dq_o' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2867$385'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_dq_o` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2867$385`.
No latch inferred for signal `\colorlight_i5.\basesoc_litespimmap_next_state' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
No latch inferred for signal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
No latch inferred for signal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value_ce2' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value_ce2` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
No latch inferred for signal `\colorlight_i5.\mmap_burst_cs_litespimmap_next_value0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_cs_litespimmap_next_value0` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
No latch inferred for signal `\colorlight_i5.\mmap_burst_cs_litespimmap_next_value_ce0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_cs_litespimmap_next_value_ce0` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
No latch inferred for signal `\colorlight_i5.\mmap_bus_ack' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_ack` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
No latch inferred for signal `\colorlight_i5.\mmap_bus_dat_r' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
No latch inferred for signal `\colorlight_i5.\mmap_byte_count_litespimmap_next_value1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_byte_count_litespimmap_next_value1 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_byte_count_litespimmap_next_value1 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
No latch inferred for signal `\colorlight_i5.\mmap_byte_count_litespimmap_next_value_ce1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_byte_count_litespimmap_next_value_ce1` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
No latch inferred for signal `\colorlight_i5.\mmap_request' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_request` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
No latch inferred for signal `\colorlight_i5.\mmap_sink_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_sink_ready` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
No latch inferred for signal `\colorlight_i5.\mmap_source_payload_data' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
No latch inferred for signal `\colorlight_i5.\mmap_source_payload_len' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_len [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_len [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_len [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_len [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_len [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_len [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
No latch inferred for signal `\colorlight_i5.\mmap_source_payload_mask' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
No latch inferred for signal `\colorlight_i5.\mmap_source_payload_width' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_width [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_width [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_width [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_width [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
No latch inferred for signal `\colorlight_i5.\mmap_source_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
No latch inferred for signal `\colorlight_i5.\mmap_wait' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_wait` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371`.
No latch inferred for signal `\colorlight_i5.\mmap_cs' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2684$369'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_cs` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2684$369`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_first' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_first` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_last' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_last` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_first' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_first` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_last' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_last` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_sink_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_sink_ready` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_endpoint0_sink_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_endpoint0_sink_ready` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_endpoint1_sink_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_endpoint1_sink_ready` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_first' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_first` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_last' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_last` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_data' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_len' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_width' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367`.
No latch inferred for signal `\colorlight_i5.\crossbar_cs' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2612$366'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\crossbar_cs` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2612$366`.
No latch inferred for signal `\colorlight_i5.\basesoc_timer_zero_clear' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2495$362'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_timer_zero_clear` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2495$362`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2476$354'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2476$354`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2476$354`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2476$354`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2476$354`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2446$343'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2446$343`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2446$343`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2446$343`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2446$343`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rx_clear' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2421$334'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_clear` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2421$334`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_clear' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2413$332'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_clear` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2413$332`.
No latch inferred for signal `\colorlight_i5.\basesoc_rs232phyrx_next_state' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rs232phyrx_next_state` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value_ce0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value_ce0` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value_ce1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value_ce1` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_enable' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_enable` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_payload_data' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_valid' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_valid` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321`.
No latch inferred for signal `\colorlight_i5.\basesoc_rs232phytx_next_state' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rs232phytx_next_state` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value1` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value_ce1' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value_ce1` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value_ce0' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value_ce0` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value_ce2' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value_ce2` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_enable' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_enable` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_sink_ready' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_sink_ready` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_ram_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2295$305'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2295$305`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2295$305`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2295$305`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2295$305`.
No latch inferred for signal `\colorlight_i5.\basesoc_picorv32_idbus_sel' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2276$303'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_idbus_sel [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2276$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_idbus_sel [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2276$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_idbus_sel [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2276$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_idbus_sel [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2276$303`.
No latch inferred for signal `\colorlight_i5.\basesoc_picorv32_idbus_we' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2276$303'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_idbus_we` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2276$303`.
No latch inferred for signal `\colorlight_i5.\socbushandler_error' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_error` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288`.
No latch inferred for signal `\colorlight_i5.\socbushandler_shared_ack' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_ack` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288`.
No latch inferred for signal `\colorlight_i5.\socbushandler_shared_dat_r' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288`.
No latch inferred for signal `\colorlight_i5.\socbushandler_master' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2210$270'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2210$270`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2210$270`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2210$270`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2210$270`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2210$270`.
No latch inferred for signal `\colorlight_i5.\mmap_bus_adr' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$264'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$264`.
No latch inferred for signal `\colorlight_i5.\basesoc_picorv32_interrupt' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [0]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [1]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [2]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [3]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [4]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [5]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [6]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [7]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [8]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [9]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [10]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [11]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [12]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [13]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [14]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [15]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [16]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [17]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [18]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [19]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [20]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [21]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [22]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [23]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [24]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [25]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [26]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [27]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [28]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [29]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [30]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [31]` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259`.
No latch inferred for signal `\colorlight_i5.\rst' from process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2154$258'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rst` in process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2154$258`.

4.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\picorv32_pcpi_mul.\pcpi_rd' using process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2307$3134'.
  created $dff cell `$procdff$9756' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_ready' using process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2307$3134'.
  created $dff cell `$procdff$9757' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_wr' using process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2307$3134'.
  created $dff cell `$procdff$9758' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rs1' using process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3129'.
  created $dff cell `$procdff$9759' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rs2' using process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3129'.
  created $dff cell `$procdff$9760' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rd' using process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3129'.
  created $dff cell `$procdff$9761' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rdx' using process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3129'.
  created $dff cell `$procdff$9762' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\mul_counter' using process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3129'.
  created $dff cell `$procdff$9763' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\mul_waiting' using process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3129'.
  created $dff cell `$procdff$9764' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\mul_finish' using process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3129'.
  created $dff cell `$procdff$9765' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_wait' using process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3085'.
  created $dff cell `$procdff$9766' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_wait_q' using process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3085'.
  created $dff cell `$procdff$9767' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mul' using process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3085'.
  created $dff cell `$procdff$9768' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mulh' using process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3085'.
  created $dff cell `$procdff$9769' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mulhsu' using process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3085'.
  created $dff cell `$procdff$9770' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mulhu' using process `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3085'.
  created $dff cell `$procdff$9771' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_rd' using process `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3048'.
  created $dff cell `$procdff$9772' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_ready' using process `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3048'.
  created $dff cell `$procdff$9773' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_wr' using process `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3048'.
  created $dff cell `$procdff$9774' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\dividend' using process `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3048'.
  created $dff cell `$procdff$9775' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\divisor' using process `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3048'.
  created $dff cell `$procdff$9776' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\quotient' using process `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3048'.
  created $dff cell `$procdff$9777' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\quotient_msk' using process `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3048'.
  created $dff cell `$procdff$9778' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\running' using process `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3048'.
  created $dff cell `$procdff$9779' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\outsign' using process `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3048'.
  created $dff cell `$procdff$9780' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_wait' using process `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3038'.
  created $dff cell `$procdff$9781' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_div' using process `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3038'.
  created $dff cell `$procdff$9782' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_divu' using process `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3038'.
  created $dff cell `$procdff$9783' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_rem' using process `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3038'.
  created $dff cell `$procdff$9784' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_remu' using process `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3038'.
  created $dff cell `$procdff$9785' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_wait_q' using process `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3038'.
  created $dff cell `$procdff$9786' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\eoi' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9787' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_valid' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9788' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\trap' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9789' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\trace_valid' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9790' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\trace_data' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9791' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\count_cycle' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9792' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\count_instr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9793' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\reg_pc' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9794' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\reg_next_pc' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9795' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\reg_op1' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9796' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\reg_op2' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9797' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\reg_out' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9798' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\reg_sh' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9799' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\irq_delay' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9800' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\irq_active' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9801' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\irq_mask' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9802' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\irq_pending' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9803' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\timer' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9804' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_wordsize' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9805' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_do_prefetch' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9806' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_do_rinst' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9807' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_do_rdata' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9808' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_do_wdata' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9809' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoder_trigger' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9810' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoder_trigger_q' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9811' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoder_pseudo_trigger' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9812' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoder_pseudo_trigger_q' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9813' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_rs1val' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9814' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_rs2val' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9815' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_rs1val_valid' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9816' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_rs2val_valid' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9817' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cpu_state' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9818' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\irq_state' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9819' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\set_mem_do_rinst' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9820' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\set_mem_do_rdata' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9821' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\set_mem_do_wdata' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9822' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_store' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9823' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_stalu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9824' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_branch' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9825' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_compr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9826' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_trace' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9827' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_is_lu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9828' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_is_lh' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9829' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_is_lb' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9830' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_rd' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9831' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\current_pc' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9832' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_timeout_counter' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9833' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_timeout' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9834' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\next_irq_pending' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9835' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\do_waitirq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9836' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_out_q' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9837' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_out_0_q' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9838' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_wait' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9839' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_wait_2' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
  created $dff cell `$procdff$9840' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_ADDR' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1337$2817'.
  created $dff cell `$procdff$9841' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_DATA' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1337$2817'.
  created $dff cell `$procdff$9842' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1337$2817'.
  created $dff cell `$procdff$9843' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\clear_prefetched_high_word_q' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1293$2799'.
  created $dff cell `$procdff$9844' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_insn' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9845' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_lui' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9846' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_auipc' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9847' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_jal' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9848' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_jalr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9849' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_beq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9850' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_bne' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9851' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_blt' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9852' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_bge' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9853' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_bltu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9854' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_bgeu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9855' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_lb' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9856' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_lh' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9857' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_lw' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9858' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_lbu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9859' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_lhu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9860' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sb' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9861' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sh' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9862' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sw' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9863' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_addi' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9864' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_slti' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9865' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sltiu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9866' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_xori' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9867' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_ori' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9868' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_andi' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9869' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_slli' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9870' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_srli' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9871' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_srai' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9872' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_add' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9873' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sub' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9874' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sll' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9875' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_slt' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9876' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sltu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9877' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_xor' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9878' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_srl' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9879' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sra' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9880' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_or' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9881' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_and' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9882' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_rdcycle' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9883' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_rdcycleh' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9884' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_rdinstr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9885' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_rdinstrh' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9886' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_ecall_ebreak' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9887' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_fence' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9888' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_getq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9889' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_setq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9890' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_retirq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9891' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_maskirq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9892' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_waitirq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9893' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_timer' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9894' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoded_rd' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9895' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoded_rs1' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9896' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoded_rs2' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9897' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoded_imm' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9898' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoded_imm_j' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9899' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\compressed_instr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9900' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_lui_auipc_jal' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9901' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_lb_lh_lw_lbu_lhu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9902' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_slli_srli_srai' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9903' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_jalr_addi_slti_sltiu_xori_ori_andi' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9904' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_sb_sh_sw' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9905' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_sll_srl_sra' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9906' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_lui_auipc_jal_jalr_addi_add_sub' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9907' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_slti_blt_slt' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9908' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_sltiu_bltu_sltu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9909' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_beq_bne_blt_bge_bltu_bgeu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9910' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_lbu_lhu_lw' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9911' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_alu_reg_imm' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9912' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_alu_reg_reg' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9913' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_compare' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
  created $dff cell `$procdff$9914' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_insn_addr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2496'.
  created $dff cell `$procdff$9915' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\q_ascii_instr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2496'.
  created $dff cell `$procdff$9916' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\q_insn_imm' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2496'.
  created $dff cell `$procdff$9917' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\q_insn_opcode' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2496'.
  created $dff cell `$procdff$9918' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\q_insn_rs1' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2496'.
  created $dff cell `$procdff$9919' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\q_insn_rs2' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2496'.
  created $dff cell `$procdff$9920' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\q_insn_rd' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2496'.
  created $dff cell `$procdff$9921' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_next' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2496'.
  created $dff cell `$procdff$9922' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_valid_insn' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2496'.
  created $dff cell `$procdff$9923' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cached_ascii_instr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2496'.
  created $dff cell `$procdff$9924' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cached_insn_imm' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2496'.
  created $dff cell `$procdff$9925' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cached_insn_opcode' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2496'.
  created $dff cell `$procdff$9926' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cached_insn_rs1' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2496'.
  created $dff cell `$procdff$9927' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cached_insn_rs2' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2496'.
  created $dff cell `$procdff$9928' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cached_insn_rd' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2496'.
  created $dff cell `$procdff$9929' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_addr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2471'.
  created $dff cell `$procdff$9930' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_instr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2471'.
  created $dff cell `$procdff$9931' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_valid' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2471'.
  created $dff cell `$procdff$9932' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_wdata' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2471'.
  created $dff cell `$procdff$9933' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_wstrb' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2471'.
  created $dff cell `$procdff$9934' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_state' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2471'.
  created $dff cell `$procdff$9935' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_la_secondword' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2471'.
  created $dff cell `$procdff$9936' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\prefetched_high_word' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2471'.
  created $dff cell `$procdff$9937' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_16bit_buffer' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2471'.
  created $dff cell `$procdff$9938' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\next_insn_opcode' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:430$2433'.
  created $dff cell `$procdff$9939' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_rdata_q' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:430$2433'.
  created $dff cell `$procdff$9940' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_la_firstword_reg' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:390$2425'.
  created $dff cell `$procdff$9941' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\last_mem_valid' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:390$2425'.
  created $dff cell `$procdff$9942' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain15_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7226$1609'.
  created $dff cell `$procdff$9943' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7228$256_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7226$1609'.
  created $dff cell `$procdff$9944' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7228$256_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7226$1609'.
  created $dff cell `$procdff$9945' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7228$256_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7226$1609'.
  created $dff cell `$procdff$9946' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain14_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7212$1601'.
  created $dff cell `$procdff$9947' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7214$255_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7212$1601'.
  created $dff cell `$procdff$9948' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7214$255_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7212$1601'.
  created $dff cell `$procdff$9949' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7214$255_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7212$1601'.
  created $dff cell `$procdff$9950' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain13_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7198$1593'.
  created $dff cell `$procdff$9951' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7200$254_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7198$1593'.
  created $dff cell `$procdff$9952' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7200$254_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7198$1593'.
  created $dff cell `$procdff$9953' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7200$254_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7198$1593'.
  created $dff cell `$procdff$9954' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain12_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7184$1585'.
  created $dff cell `$procdff$9955' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7186$253_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7184$1585'.
  created $dff cell `$procdff$9956' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7186$253_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7184$1585'.
  created $dff cell `$procdff$9957' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7186$253_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7184$1585'.
  created $dff cell `$procdff$9958' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain11_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7170$1577'.
  created $dff cell `$procdff$9959' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7172$252_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7170$1577'.
  created $dff cell `$procdff$9960' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7172$252_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7170$1577'.
  created $dff cell `$procdff$9961' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7172$252_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7170$1577'.
  created $dff cell `$procdff$9962' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain10_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$1569'.
  created $dff cell `$procdff$9963' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7158$251_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$1569'.
  created $dff cell `$procdff$9964' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7158$251_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$1569'.
  created $dff cell `$procdff$9965' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7158$251_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$1569'.
  created $dff cell `$procdff$9966' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain9_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7142$1561'.
  created $dff cell `$procdff$9967' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7144$250_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7142$1561'.
  created $dff cell `$procdff$9968' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7144$250_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7142$1561'.
  created $dff cell `$procdff$9969' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7144$250_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7142$1561'.
  created $dff cell `$procdff$9970' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain8_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7128$1553'.
  created $dff cell `$procdff$9971' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7130$249_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7128$1553'.
  created $dff cell `$procdff$9972' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7130$249_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7128$1553'.
  created $dff cell `$procdff$9973' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7130$249_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7128$1553'.
  created $dff cell `$procdff$9974' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain7_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7114$1545'.
  created $dff cell `$procdff$9975' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7116$248_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7114$1545'.
  created $dff cell `$procdff$9976' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7116$248_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7114$1545'.
  created $dff cell `$procdff$9977' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7116$248_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7114$1545'.
  created $dff cell `$procdff$9978' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain6_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7100$1537'.
  created $dff cell `$procdff$9979' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7102$247_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7100$1537'.
  created $dff cell `$procdff$9980' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7102$247_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7100$1537'.
  created $dff cell `$procdff$9981' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7102$247_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7100$1537'.
  created $dff cell `$procdff$9982' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain5_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7086$1529'.
  created $dff cell `$procdff$9983' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7088$246_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7086$1529'.
  created $dff cell `$procdff$9984' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7088$246_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7086$1529'.
  created $dff cell `$procdff$9985' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7088$246_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7086$1529'.
  created $dff cell `$procdff$9986' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain4_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7072$1521'.
  created $dff cell `$procdff$9987' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7074$245_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7072$1521'.
  created $dff cell `$procdff$9988' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7074$245_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7072$1521'.
  created $dff cell `$procdff$9989' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7074$245_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7072$1521'.
  created $dff cell `$procdff$9990' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain3_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7058$1513'.
  created $dff cell `$procdff$9991' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7060$244_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7058$1513'.
  created $dff cell `$procdff$9992' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7060$244_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7058$1513'.
  created $dff cell `$procdff$9993' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7060$244_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7058$1513'.
  created $dff cell `$procdff$9994' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain2_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7044$1505'.
  created $dff cell `$procdff$9995' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7046$243_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7044$1505'.
  created $dff cell `$procdff$9996' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7046$243_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7044$1505'.
  created $dff cell `$procdff$9997' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7046$243_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7044$1505'.
  created $dff cell `$procdff$9998' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain1_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7030$1497'.
  created $dff cell `$procdff$9999' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7032$242_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7030$1497'.
  created $dff cell `$procdff$10000' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7032$242_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7030$1497'.
  created $dff cell `$procdff$10001' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7032$242_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7030$1497'.
  created $dff cell `$procdff$10002' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain0_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7016$1489'.
  created $dff cell `$procdff$10003' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7018$241_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7016$1489'.
  created $dff cell `$procdff$10004' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7018$241_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7016$1489'.
  created $dff cell `$procdff$10005' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7018$241_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7016$1489'.
  created $dff cell `$procdff$10006' with positive edge clock.
Creating register for signal `\colorlight_i5.\tag_mem_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6909$1479'.
  created $dff cell `$procdff$10007' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6911$240_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6909$1479'.
  created $dff cell `$procdff$10008' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6911$240_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6909$1479'.
  created $dff cell `$procdff$10009' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6911$240_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6909$1479'.
  created $dff cell `$procdff$10010' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_6_dat0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$1469'.
  created $dff cell `$procdff$10011' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6894$239_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$1469'.
  created $dff cell `$procdff$10012' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6894$239_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$1469'.
  created $dff cell `$procdff$10013' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6894$239_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$1469'.
  created $dff cell `$procdff$10014' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_5_dat0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$1459'.
  created $dff cell `$procdff$10015' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6876$238_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$1459'.
  created $dff cell `$procdff$10016' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6876$238_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$1459'.
  created $dff cell `$procdff$10017' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6876$238_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$1459'.
  created $dff cell `$procdff$10018' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_4_dat0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6856$1449'.
  created $dff cell `$procdff$10019' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6858$237_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6856$1449'.
  created $dff cell `$procdff$10020' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6858$237_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6856$1449'.
  created $dff cell `$procdff$10021' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6858$237_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6856$1449'.
  created $dff cell `$procdff$10022' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_3_dat0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6838$1439'.
  created $dff cell `$procdff$10023' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6840$236_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6838$1439'.
  created $dff cell `$procdff$10024' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6840$236_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6838$1439'.
  created $dff cell `$procdff$10025' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6840$236_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6838$1439'.
  created $dff cell `$procdff$10026' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_2_dat1' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6814$1437'.
  created $dff cell `$procdff$10027' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_2_dat0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6809$1429'.
  created $dff cell `$procdff$10028' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6811$235_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6809$1429'.
  created $dff cell `$procdff$10029' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6811$235_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6809$1429'.
  created $dff cell `$procdff$10030' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6811$235_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6809$1429'.
  created $dff cell `$procdff$10031' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_1_dat1' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$1427'.
  created $dff cell `$procdff$10032' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_1_dat0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6788$1419'.
  created $dff cell `$procdff$10033' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6790$234_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6788$1419'.
  created $dff cell `$procdff$10034' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6790$234_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6788$1419'.
  created $dff cell `$procdff$10035' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6790$234_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6788$1419'.
  created $dff cell `$procdff$10036' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6774$1417'.
  created $dff cell `$procdff$10037' with positive edge clock.
Creating register for signal `\colorlight_i5.\sram_adr0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6755$1391'.
  created $dff cell `$procdff$10038' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_write_block.we_index' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6755$1391'.
  created $dff cell `$procdff$10039' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$230_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6755$1391'.
  created $dff cell `$procdff$10040' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$230_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6755$1391'.
  created $dff cell `$procdff$10041' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$230_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6755$1391'.
  created $dff cell `$procdff$10042' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$231_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6755$1391'.
  created $dff cell `$procdff$10043' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$231_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6755$1391'.
  created $dff cell `$procdff$10044' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$231_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6755$1391'.
  created $dff cell `$procdff$10045' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$232_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6755$1391'.
  created $dff cell `$procdff$10046' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$232_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6755$1391'.
  created $dff cell `$procdff$10047' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$232_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6755$1391'.
  created $dff cell `$procdff$10048' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$233_ADDR' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6755$1391'.
  created $dff cell `$procdff$10049' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$233_DATA' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6755$1391'.
  created $dff cell `$procdff$10050' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$233_EN' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6755$1391'.
  created $dff cell `$procdff$10051' with positive edge clock.
Creating register for signal `\colorlight_i5.\rom_dat0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6740$1389'.
  created $dff cell `$procdff$10052' with positive edge clock.
Creating register for signal `\colorlight_i5.\serial_tx' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10053' with positive edge clock.
Creating register for signal `\colorlight_i5.\adr_offset_r' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10054' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_basesoc_ram_bus_ack' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10055' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_bus_errors' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10056' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_bus_errors_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10057' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_fsm_state' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10058' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_fullmemorywe_state' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10059' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_grant' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10060' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_adr' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10061' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_dat_w' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10062' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10063' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_we' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10064' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_state' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10065' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_state' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10066' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_state' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10067' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_state' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10068' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_multiplexer_state' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10069' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10070' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid1' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10071' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid2' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10072' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid3' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10073' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_wdata_ready' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10074' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_refresher_state' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10075' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramnativeportconverter_state' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10076' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litespimmap_state' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10077' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litespiphy_state' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10078' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_ram_bus_ram_bus_ack' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10079' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_reset_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10080' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_reset_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10081' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rs232phyrx_state' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10082' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rs232phytx_state' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10083' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10084' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_data' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10085' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_phase' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10086' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_rx_d' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10087' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_tick' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10088' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_scratch_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10089' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_scratch_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10090' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_en_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10091' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_en_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10092' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_enable_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10093' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_enable_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10094' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_load_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10095' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_load_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10096' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_pending_r' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10097' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_pending_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10098' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_reload_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10099' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_reload_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10100' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_status_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10101' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_update_value_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10102' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_update_value_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10103' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_value' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10104' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_value_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10105' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_value_status' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10106' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_zero_pending' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10107' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_zero_trigger_d' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10108' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10109' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_data' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10110' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_phase' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10111' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_tick' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10112' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_enable_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10113' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_enable_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10114' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_pending_r' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10115' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_pending_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10116' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_consume' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10117' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_level0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10118' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_produce' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10119' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_readable' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10120' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rxempty_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10121' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rxfull_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10122' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_status_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10123' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_consume' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10124' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_level0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10125' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_produce' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10126' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_readable' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10127' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_txempty_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10128' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_txfull_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10129' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone2csr_state' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10130' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface0_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10131' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface1_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10132' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface2_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10133' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface3_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10134' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface4_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10135' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface5_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10136' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_sel_r' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10137' with positive edge clock.
Creating register for signal `\colorlight_i5.\dfi_p0_rddata_valid' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10138' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_cs_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10139' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_cs_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10140' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_phyconfig_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10141' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_phyconfig_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10142' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_rx_fifo_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10143' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_rx_fifo_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10144' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_rx_fifo_pipe_valid_source_payload_data' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10145' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_rx_fifo_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10146' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_status_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10147' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10148' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10149' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_payload_data' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10150' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_payload_len' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10151' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_payload_mask' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10152' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_payload_width' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10153' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10154' with positive edge clock.
Creating register for signal `\colorlight_i5.\mmap_burst_adr' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10155' with positive edge clock.
Creating register for signal `\colorlight_i5.\mmap_burst_cs' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10156' with positive edge clock.
Creating register for signal `\colorlight_i5.\mmap_byte_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10157' with positive edge clock.
Creating register for signal `\colorlight_i5.\mmap_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10158' with positive edge clock.
Creating register for signal `\colorlight_i5.\mmap_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10159' with positive edge clock.
Creating register for signal `\colorlight_i5.\mmap_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10160' with positive edge clock.
Creating register for signal `\colorlight_i5.\rddata_en' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10161' with positive edge clock.
Creating register for signal `\colorlight_i5.\re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10162' with positive edge clock.
Creating register for signal `\colorlight_i5.\regs0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10163' with positive edge clock.
Creating register for signal `\colorlight_i5.\regs1' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10164' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_address_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10165' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_address_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10166' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_baddress_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10167' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_baddress_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10168' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_consume' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10169' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_level' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10170' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10171' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10172' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10173' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10174' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10175' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_produce' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10176' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_row' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10177' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_row_opened' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10178' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_trascon_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10179' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_trascon_ready' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10180' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_trccon_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10181' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_trccon_ready' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10182' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_twtpcon_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10183' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_twtpcon_ready' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10184' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_consume' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10185' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_level' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10186' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10187' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10188' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10189' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10190' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10191' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_produce' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10192' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_row' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10193' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_row_opened' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10194' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_trascon_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10195' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_trascon_ready' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10196' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_trccon_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10197' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_trccon_ready' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10198' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_twtpcon_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10199' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_twtpcon_ready' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10200' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_consume' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10201' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_level' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10202' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10203' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10204' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10205' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10206' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10207' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_produce' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10208' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_row' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10209' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_row_opened' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10210' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_trascon_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10211' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_trascon_ready' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10212' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_trccon_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10213' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_trccon_ready' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10214' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_twtpcon_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10215' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_twtpcon_ready' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10216' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_consume' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10217' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_level' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10218' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10219' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10220' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10221' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10222' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10223' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_produce' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10224' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_row' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10225' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_row_opened' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10226' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_trascon_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10227' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_trascon_ready' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10228' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_trccon_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10229' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_trccon_ready' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10230' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_twtpcon_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10231' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_twtpcon_ready' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10232' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_choose_cmd_grant' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10233' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_choose_req_grant' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10234' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_cmd_payload_a' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10235' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_cmd_payload_ba' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10236' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_cmd_payload_cas' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10237' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_cmd_payload_ras' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10238' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_cmd_payload_we' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10239' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_command_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10240' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_command_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10241' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_address' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10242' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_bank' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10243' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_cas_n' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10244' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_cs_n' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10245' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_ras_n' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10246' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_rddata_en' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10247' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_we_n' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10248' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_wrdata_en' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10249' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_postponer_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10250' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_postponer_req_o' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10251' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_rddata_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10252' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_rddata_status' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10253' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10254' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_sequencer_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10255' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_sequencer_done1' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10256' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_sequencer_trigger' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10257' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10258' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_tccdcon_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10259' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_tccdcon_ready' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10260' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_time0' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10261' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_time1' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10262' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_timer_count1' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10263' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_trrdcon_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10264' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_trrdcon_ready' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10265' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_twtrcon_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10266' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_twtrcon_ready' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10267' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_wrdata_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10268' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_wrdata_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10269' with positive edge clock.
Creating register for signal `\colorlight_i5.\socbushandler_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10270' with positive edge clock.
Creating register for signal `\colorlight_i5.\socbushandler_slaves' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10271' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_clk' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10272' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_clk_reg' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10273' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_cnt' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10274' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10275' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_div' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10276' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_dq_oe' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10277' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_posedge_reg' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10278' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_re' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10279' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_sr_in' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10280' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_sr_in_cnt' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10281' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_sr_out' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10282' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_sr_out_cnt' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10283' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10284' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10285' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_aborted' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10286' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_cmd_addr' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10287' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_cmd_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10288' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_cmd_we' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10289' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_converter_demux' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10290' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_converter_source_first' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10291' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_converter_source_last' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10292' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_converter_source_payload_data' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10293' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10294' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_converter_strobe_all' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10295' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_mux' using process `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
  created $dff cell `$procdff$10296' with positive edge clock.

4.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2307$3134'.
Removing empty process `picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2307$3134'.
Found and cleaned up 5 empty switches in `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3129'.
Removing empty process `picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3129'.
Removing empty process `picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3091'.
Found and cleaned up 2 empty switches in `\picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3085'.
Removing empty process `picorv32_pcpi_mul.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3085'.
Found and cleaned up 5 empty switches in `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3048'.
Removing empty process `picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3048'.
Found and cleaned up 2 empty switches in `\picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3038'.
Removing empty process `picorv32_pcpi_div.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3038'.
Found and cleaned up 61 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2842'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1348$2826'.
Found and cleaned up 1 empty switch in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1337$2817'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1337$2817'.
Found and cleaned up 2 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1309$2805'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1309$2805'.
Found and cleaned up 2 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1295$2800'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1295$2800'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1293$2799'.
Found and cleaned up 2 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1249$2777'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1249$2777'.
Found and cleaned up 8 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1186$2765'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1186$2765'.
Found and cleaned up 22 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2502'.
Found and cleaned up 3 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2500'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2500'.
Found and cleaned up 5 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2496'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2496'.
Found and cleaned up 48 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:701$2495'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:701$2495'.
Found and cleaned up 16 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2471'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2471'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1239$3023'.
Found and cleaned up 19 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:430$2433'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:430$2433'.
Found and cleaned up 3 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:401$2430'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:401$2430'.
Found and cleaned up 2 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:390$2425'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:390$2425'.
Found and cleaned up 1 empty switch in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:325$2351'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:325$2351'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2140$2329'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2139$2328'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2118$2327'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2113$2326'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2110$2325'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2095$2324'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2087$2323'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2084$2322'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2083$2321'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2082$2320'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2081$2319'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2074$2318'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2073$2317'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2071$2316'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2070$2315'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2069$2314'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2068$2313'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2067$2312'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2063$2311'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2062$2310'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2061$2309'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2060$2308'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2059$2307'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2058$2306'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2057$2305'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2056$2304'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2055$2303'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2051$2302'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2049$2301'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2044$2300'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2043$2299'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2036$2298'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2035$2297'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2034$2296'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2033$2295'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2032$2294'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2031$2293'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2030$2292'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2025$2291'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2024$2290'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2022$2289'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2021$2288'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2020$2287'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2019$2286'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2018$2285'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2017$2284'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2016$2283'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2015$2282'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2014$2281'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2013$2280'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2012$2279'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2011$2278'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2009$2277'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2006$2276'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2005$2275'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2003$2274'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1996$2273'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1994$2272'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1990$2271'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1989$2270'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1988$2269'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1987$2268'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1986$2267'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1985$2266'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1982$2265'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1979$2264'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1978$2263'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1977$2262'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1976$2261'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1974$2260'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1968$2259'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1963$2258'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1961$2257'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1959$2256'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1957$2255'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1945$2254'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1944$2253'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1943$2252'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1942$2251'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1941$2250'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1940$2249'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1939$2248'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1937$2247'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1936$2246'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1933$2245'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1932$2244'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1930$2243'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1929$2242'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1925$2241'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1923$2240'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1922$2239'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1920$2238'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1918$2237'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1917$2236'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1916$2235'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1915$2234'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1914$2233'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1913$2232'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1907$2231'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1905$2230'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1896$2229'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1894$2228'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1893$2227'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1891$2226'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1887$2225'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1885$2224'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1884$2223'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1882$2222'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1880$2221'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1878$2220'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1877$2219'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1874$2218'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1873$2217'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1872$2216'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1871$2215'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1870$2214'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1868$2213'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1866$2212'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1865$2211'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1864$2210'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1863$2209'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1862$2208'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1861$2207'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1860$2206'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1859$2205'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1858$2204'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1857$2203'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1826$2202'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1825$2201'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1824$2200'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1823$2199'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1822$2198'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1821$2197'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1820$2196'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1819$2195'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1818$2194'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1817$2193'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1816$2192'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1815$2191'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1814$2190'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1813$2189'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1812$2188'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1811$2187'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1810$2186'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1809$2185'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1808$2184'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1806$2183'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1804$2182'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1801$2181'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1799$2180'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1797$2179'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1795$2178'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1794$2177'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1793$2176'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1792$2175'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1780$2174'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1778$2173'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1776$2172'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1775$2171'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1773$2170'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1771$2169'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1768$2168'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1767$2167'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1766$2166'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1765$2165'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1764$2164'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1763$2163'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1761$2162'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1760$2161'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1759$2160'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1758$2159'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1757$2158'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1756$2157'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1755$2156'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1754$2155'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1753$2154'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1752$2153'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1750$2152'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1749$2151'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1747$2150'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1746$2149'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1744$2148'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1742$2147'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1741$2146'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1740$2145'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1736$2144'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1732$2143'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1731$2142'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1730$2141'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1729$2140'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1728$2139'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1726$2138'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1724$2137'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1723$2136'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1722$2135'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1718$2134'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1710$2133'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1708$2132'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1707$2131'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1705$2130'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1704$2129'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1702$2128'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1701$2127'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1672$2126'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1671$2125'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1670$2124'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1669$2123'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1667$2122'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1666$2121'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1665$2120'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1663$2119'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1660$2118'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1657$2117'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1655$2116'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1652$2115'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1651$2114'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1649$2113'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1648$2112'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1647$2111'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1646$2110'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1639$2109'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1629$2108'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1628$2107'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1627$2106'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1626$2105'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1625$2104'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1624$2103'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1623$2102'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1622$2101'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1621$2100'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1619$2099'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1618$2098'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1614$2097'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1612$2096'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1611$2095'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1609$2094'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1608$2093'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1606$2092'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1605$2091'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1576$2090'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1575$2089'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1574$2088'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1573$2087'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1571$2086'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1570$2085'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1569$2084'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1567$2083'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1564$2082'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1561$2081'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1559$2080'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1556$2079'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1555$2078'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1553$2077'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1552$2076'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1551$2075'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1550$2074'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1543$2073'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1533$2072'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1532$2071'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1531$2070'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1530$2069'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1529$2068'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1528$2067'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1527$2066'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1526$2065'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1525$2064'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1523$2063'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1522$2062'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1518$2061'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1516$2060'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1515$2059'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1513$2058'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1512$2057'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1510$2056'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1509$2055'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1480$2054'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1479$2053'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1478$2052'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1477$2051'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1475$2050'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1474$2049'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1473$2048'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1471$2047'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1468$2046'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1465$2045'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1463$2044'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1460$2043'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1459$2042'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1457$2041'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1456$2040'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1455$2039'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1454$2038'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1447$2037'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1437$2036'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1436$2035'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1435$2034'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1434$2033'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1433$2032'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1432$2031'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1431$2030'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1430$2029'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1429$2028'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1427$2027'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1426$2026'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1422$2025'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1420$2024'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1419$2023'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1417$2022'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1416$2021'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1414$2020'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1413$2019'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1384$2018'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1383$2017'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1382$2016'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1381$2015'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1379$2014'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1378$2013'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1377$2012'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1375$2011'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1372$2010'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1369$2009'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1367$2008'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1364$2007'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1363$2006'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1361$2005'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1360$2004'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1359$2003'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1358$2002'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1351$2001'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1341$2000'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1340$1999'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1339$1998'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1338$1997'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1337$1996'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1336$1995'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1335$1994'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1334$1993'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1333$1992'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1331$1991'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1330$1990'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1329$1989'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1328$1988'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1327$1987'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1326$1986'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1323$1985'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1322$1984'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1321$1983'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1320$1982'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1319$1981'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1318$1980'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1317$1979'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1316$1978'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1315$1977'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1314$1976'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1313$1975'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1312$1974'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1311$1973'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1310$1972'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1309$1971'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1308$1970'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1307$1969'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1306$1968'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1305$1967'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1304$1966'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1303$1965'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1302$1964'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1301$1963'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1300$1962'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1299$1961'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1298$1960'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1297$1959'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1296$1958'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1295$1957'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1294$1956'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1293$1955'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1292$1954'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1291$1953'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1289$1952'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1288$1951'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1287$1950'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1286$1949'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1276$1948'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1275$1947'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1221$1946'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1219$1945'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1218$1944'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1217$1943'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1216$1942'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1214$1941'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1212$1940'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1211$1939'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1210$1938'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1209$1937'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1208$1936'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1207$1935'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1205$1934'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1201$1933'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1200$1932'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1199$1931'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1197$1930'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1196$1929'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1195$1928'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1194$1927'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1193$1926'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1189$1925'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1187$1924'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1183$1923'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1182$1922'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1181$1921'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1180$1920'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1179$1919'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1178$1918'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1177$1917'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1176$1916'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1159$1915'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1158$1914'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1157$1913'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1155$1912'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1154$1911'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1153$1910'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1152$1909'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1151$1908'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1150$1907'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1140$1906'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1139$1905'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1125$1904'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1123$1903'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1110$1902'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1108$1901'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1107$1900'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1106$1899'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1100$1898'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1099$1897'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1096$1896'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:1095$1895'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:996$1894'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:995$1893'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:992$1892'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:991$1891'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:989$1890'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:983$1889'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:972$1888'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:971$1887'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:960$1886'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:958$1885'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:953$1884'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:948$1883'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:943$1882'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:938$1881'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:933$1880'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:928$1879'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:925$1878'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:923$1877'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:921$1876'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:919$1875'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:916$1874'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:914$1873'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:912$1872'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:910$1871'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:908$1870'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:906$1869'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:904$1868'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:902$1867'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:900$1866'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:898$1865'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:896$1864'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:894$1863'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:892$1862'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:890$1861'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:887$1860'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:885$1859'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:883$1858'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:881$1857'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:879$1856'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:877$1855'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:875$1854'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:873$1853'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:871$1852'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:869$1851'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:867$1850'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:865$1849'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:862$1848'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:860$1847'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:858$1846'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:856$1845'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:854$1844'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:852$1843'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:850$1842'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:848$1841'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:846$1840'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:844$1839'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:841$1838'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:839$1837'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:837$1836'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:835$1835'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:833$1834'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:831$1833'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:829$1832'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:827$1831'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:825$1830'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:823$1829'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:821$1828'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:819$1827'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:816$1826'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:814$1825'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:811$1824'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:809$1823'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:807$1822'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:805$1821'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:803$1820'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:801$1819'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:785$1818'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:781$1817'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:780$1816'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:767$1815'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:764$1814'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:757$1813'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:742$1812'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:741$1811'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:740$1810'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:739$1809'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:734$1808'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:732$1807'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:724$1806'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:723$1805'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:718$1804'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:717$1803'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:716$1802'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:714$1801'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:710$1800'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:707$1799'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:700$1798'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:683$1797'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:682$1796'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:677$1795'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:675$1794'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:667$1793'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:666$1792'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:661$1791'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:660$1790'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:659$1789'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:657$1788'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:656$1787'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:655$1786'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:653$1785'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:649$1784'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:648$1783'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:646$1782'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:645$1781'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:644$1780'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:643$1779'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:642$1778'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:641$1777'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:638$1776'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:630$1775'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:623$1774'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:622$1773'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:621$1772'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:620$1771'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:619$1770'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:618$1769'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:617$1768'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:616$1767'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:613$1766'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:612$1765'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:607$1764'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:606$1763'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:605$1762'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:604$1761'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:603$1760'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:600$1759'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:599$1758'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:598$1757'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:595$1756'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:594$1755'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:593$1754'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:592$1753'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:590$1752'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:589$1751'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:588$1750'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:587$1749'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:586$1748'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:585$1747'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:584$1746'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:583$1745'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:582$1744'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:581$1743'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:580$1742'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:578$1741'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:577$1740'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:576$1739'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:575$1738'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:573$1737'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:572$1736'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:570$1735'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:565$1734'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:563$1733'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:562$1732'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:561$1731'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:560$1730'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:558$1729'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:557$1728'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:556$1727'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:555$1726'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:554$1725'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:553$1724'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:552$1723'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:551$1722'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:550$1721'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:549$1720'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:548$1719'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:547$1718'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:546$1717'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:545$1716'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:544$1715'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:542$1714'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:536$1713'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:529$1712'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:528$1711'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:517$1710'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:516$1709'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:514$1708'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:495$1707'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:494$1706'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:493$1705'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:492$1704'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:491$1703'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:490$1702'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:477$1701'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:476$1700'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:475$1699'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:474$1698'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:473$1697'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:472$1696'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:471$1695'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:470$1694'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:469$1693'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:468$1692'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:467$1691'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:466$1690'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:465$1689'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:464$1688'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:463$1687'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:462$1686'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:461$1685'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:460$1684'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:459$1683'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:458$1682'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:457$1681'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:456$1680'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:455$1679'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:454$1678'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:453$1677'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:452$1676'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:451$1675'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:450$1674'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:449$1673'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:448$1672'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:446$1671'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:445$1670'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:444$1669'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:440$1668'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:438$1667'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:433$1666'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:432$1665'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:431$1664'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:430$1663'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:429$1662'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:428$1661'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:422$1660'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:421$1659'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:416$1658'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:409$1657'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:407$1656'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:394$1655'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7226$1609'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7226$1609'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7212$1601'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7212$1601'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7198$1593'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7198$1593'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7184$1585'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7184$1585'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7170$1577'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7170$1577'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$1569'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7156$1569'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7142$1561'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7142$1561'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7128$1553'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7128$1553'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7114$1545'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7114$1545'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7100$1537'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7100$1537'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7086$1529'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7086$1529'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7072$1521'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7072$1521'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7058$1513'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7058$1513'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7044$1505'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7044$1505'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7030$1497'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7030$1497'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7016$1489'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7016$1489'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6909$1479'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6909$1479'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2147$2333'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$1469'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6892$1469'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2146$2332'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$1459'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6874$1459'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2145$2331'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6856$1449'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6856$1449'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2144$2330'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6838$1439'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6838$1439'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6814$1437'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6814$1437'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6809$1429'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6809$1429'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$1427'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6793$1427'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6788$1419'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6788$1419'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6774$1417'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6755$1391'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6755$1391'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6740$1389'.
Found and cleaned up 230 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5443$1175'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5419$1168'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5419$1168'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1161'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1161'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5385$1154'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5385$1154'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5368$1147'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5368$1147'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5351$1140'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5351$1140'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5334$1139'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5334$1139'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5317$1138'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5317$1138'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5309$1124'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5301$1123'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5293$1122'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5285$1108'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5277$1107'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5269$1106'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5261$1092'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5253$1091'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5245$1090'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5237$1076'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5229$1075'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5221$1074'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5204$1073'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5204$1073'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5187$1072'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5187$1072'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5170$1071'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5170$1071'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5153$1070'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5153$1070'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5136$1069'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5136$1069'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5119$1068'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5119$1068'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5102$1067'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5102$1067'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5085$1066'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5085$1066'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5068$1065'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5068$1065'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5051$1064'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5051$1064'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5034$1063'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5034$1063'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5017$1062'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5017$1062'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5000$1061'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5000$1061'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4983$1060'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4983$1060'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4966$1059'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4966$1059'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4949$1058'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4949$1058'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4932$1057'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4932$1057'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4915$1056'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4915$1056'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4907$1055'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4899$1054'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4891$1053'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4883$1052'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4875$1051'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4867$1050'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4859$1049'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4851$1048'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4803$1041'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4796$1040'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4784$1037'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4784$1037'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4775$1034'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4775$1034'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4766$1031'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4766$1031'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4757$1028'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4757$1028'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4748$1025'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4748$1025'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4739$1022'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4739$1022'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4730$1019'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4730$1019'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4721$1016'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4721$1016'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4697$1012'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4697$1012'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4688$1009'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4688$1009'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4679$1006'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4679$1006'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4670$1003'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4670$1003'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4661$1000'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4661$1000'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4652$997'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4652$997'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4643$994'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4643$994'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4634$991'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4634$991'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4625$989'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4610$986'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4610$986'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4601$983'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4601$983'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4592$980'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4592$980'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$977'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4583$977'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4574$974'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4574$974'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4565$971'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4565$971'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4536$967'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4536$967'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4527$964'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4527$964'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4518$961'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4518$961'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4509$958'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4509$958'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4500$955'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4500$955'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4491$952'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4491$952'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4482$949'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4482$949'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4471$945'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4471$945'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4462$943'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4450$941'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4450$941'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4442$938'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4442$938'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4433$935'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4433$935'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4424$932'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4424$932'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4379$924'.
Found and cleaned up 5 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4337$908'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4312$904'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4273$903'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4246$897'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4202$892'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4190$890'.
Found and cleaned up 7 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4120$884'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4120$884'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4098$883'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4083$871'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$870'.
Found and cleaned up 9 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3955$723'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3955$723'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3942$714'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3942$714'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3933$707'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3933$707'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3924$700'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3924$700'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3915$693'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3915$693'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3909$692'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3909$692'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3903$691'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3903$691'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3897$690'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3897$690'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3883$637'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3876$634'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3876$634'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3870$633'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3870$633'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3864$632'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3864$632'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3850$579'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3743$536'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3743$536'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3715$527'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3715$527'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3693$523'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3693$523'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3682$514'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3682$514'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3580$506'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3580$506'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3552$497'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3552$497'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3530$493'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3530$493'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3519$484'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3519$484'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3417$476'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3417$476'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3389$467'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3389$467'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3367$463'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3367$463'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3356$454'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3356$454'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3254$446'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3254$446'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3226$437'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3226$437'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3204$433'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3204$433'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3193$424'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3193$424'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3148$420'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3148$420'.
Found and cleaned up 3 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3081$407'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3081$407'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2999$406'.
Found and cleaned up 11 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2893$397'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2867$385'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2867$385'.
Found and cleaned up 13 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2691$371'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2684$369'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2684$369'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2656$368'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2623$367'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2612$366'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2612$366'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2495$362'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2495$362'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2476$354'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2476$354'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2446$343'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2446$343'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2421$334'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2421$334'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2413$332'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2413$332'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2347$321'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$318'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2305$318'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2295$305'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2276$303'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2276$303'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2260$288'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2210$270'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$264'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$259'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2154$258'.
Removing empty process `colorlight_i5.$proc$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2154$258'.
Cleaned up 701 empty switches.

4.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_pcpi_mul.
<suppressed ~14 debug messages>
Optimizing module picorv32_pcpi_div.
<suppressed ~12 debug messages>
Optimizing module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
<suppressed ~648 debug messages>
Optimizing module colorlight_i5.
<suppressed ~460 debug messages>

4.6. Executing FLATTEN pass (flatten design).
Deleting now unused module picorv32_pcpi_mul.
Deleting now unused module picorv32_pcpi_div.
Deleting now unused module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
<suppressed ~3 debug messages>

4.7. Executing TRIBUF pass.

4.8. Executing DEMINOUT pass (demote inout ports to input or output).

4.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~128 debug messages>

4.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1132 unused cells and 5979 unused wires.
<suppressed ~1279 debug messages>

4.11. Executing CHECK pass (checking for obvious problems).
Checking module colorlight_i5...
Warning: Wire colorlight_i5.\spiflash_phy_dq_i [0] is used but has no driver.
Found and reported 1 problems.

4.12. Executing OPT pass (performing simple optimizations).

4.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~2478 debug messages>
Removed a total of 826 cells.

4.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3152: \picorv32.genblk1.genblk1.pcpi_mul.mul_waiting -> 1'0
      Replacing known input bits on port A of cell $procmux$7981: \basesoc_litedramnativeportconverter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$7979: \basesoc_litedramnativeportconverter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$7976: \basesoc_litedramnativeportconverter_state -> 1'0
      Replacing known input bits on port A of cell $procmux$9645: \basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9643: \basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9640: \basesoc_rs232phyrx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$9691: \basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9689: \basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9686: \basesoc_rs232phytx_state -> 1'0
      Replacing known input bits on port B of cell $procmux$6847: \sdram_twtrcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6845: \sdram_twtrcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$6863: \sdram_trrdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6861: \sdram_trrdcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$6893: \sdram_tccdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6891: \sdram_tccdcon_ready -> 1'0
      Replacing known input bits on port A of cell $procmux$6921: \sdram_sequencer_count -> 1'0
      Replacing known input bits on port B of cell $procmux$7028: \sdram_bankmachine3_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7026: \sdram_bankmachine3_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7044: \sdram_bankmachine3_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7042: \sdram_bankmachine3_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7060: \sdram_bankmachine3_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7058: \sdram_bankmachine3_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7123: \sdram_bankmachine2_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7121: \sdram_bankmachine2_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7139: \sdram_bankmachine2_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7137: \sdram_bankmachine2_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7155: \sdram_bankmachine2_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7153: \sdram_bankmachine2_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7218: \sdram_bankmachine1_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7216: \sdram_bankmachine1_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7234: \sdram_bankmachine1_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7232: \sdram_bankmachine1_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7250: \sdram_bankmachine1_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7248: \sdram_bankmachine1_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7313: \sdram_bankmachine0_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7311: \sdram_bankmachine0_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7329: \sdram_bankmachine0_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7327: \sdram_bankmachine0_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7345: \sdram_bankmachine0_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7343: \sdram_bankmachine0_trascon_ready -> 1'0
      Replacing known input bits on port A of cell $procmux$7595: \basesoc_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$7593: \basesoc_grant -> 1'1
      Replacing known input bits on port A of cell $procmux$7591: \basesoc_grant -> 1'1
      Replacing known input bits on port B of cell $procmux$7599: \basesoc_grant -> 1'0
      Replacing known input bits on port A of cell $procmux$7597: \basesoc_grant -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3329.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3339.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3341.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3347.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3354.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3356.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3362.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3371.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3391.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3397.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3400.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3413.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3420.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3423.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3436.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3448.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3451.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3460.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3463.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3471.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3473.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3476.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3490.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3492.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3494.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3497.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3510.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3512.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3515.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3527.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3530.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3537.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3539.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3542.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3565.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3567.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3569.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3572.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3594.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3596.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3599.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3618.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3620.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3623.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3642.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3644.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3647.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3668.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3671.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3685.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3688.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3690.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3692.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3695.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3705.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3710.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3713.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3736.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3739.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3741.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3743.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3746.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3758.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3761.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3804.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3817.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3830.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4987.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4996.
    dead port 1/8 on $pmux $flatten\picorv32.$procmux$5011.
    dead port 2/8 on $pmux $flatten\picorv32.$procmux$5011.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$6140.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$6147.
    dead port 3/4 on $pmux $flatten\picorv32.$procmux$6173.
Removed 74 multiplexer ports.
<suppressed ~2906 debug messages>

4.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New input vector for $reduce_or cell $flatten\picorv32.$reduce_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:329$2359: { \picorv32.genblk2.pcpi_div.pcpi_ready \picorv32.genblk1.genblk1.pcpi_mul.pcpi_ready }
    New input vector for $reduce_or cell $flatten\picorv32.$reduce_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:328$2355: { \picorv32.genblk2.pcpi_div.pcpi_wait \picorv32.genblk1.genblk1.pcpi_mul.pcpi_wait }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$3381: { $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2806_Y $auto$opt_reduce.cc:137:opt_pmux$10329 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$3403: { $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2806_Y $flatten\picorv32.$procmux$3387_CMP $flatten\picorv32.$procmux$3386_CMP $auto$opt_reduce.cc:137:opt_pmux$10331 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$3794: { $flatten\picorv32.$procmux$3383_CMP $auto$opt_reduce.cc:137:opt_pmux$10333 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$3807: { $auto$opt_reduce.cc:137:opt_pmux$10335 $flatten\picorv32.$procmux$3382_CMP }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$3820: { $flatten\picorv32.$procmux$3385_CMP $auto$opt_reduce.cc:137:opt_pmux$10337 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4061: { \picorv32.instr_trap \picorv32.is_rdcycle_rdcycleh_rdinstr_rdinstrh $auto$opt_reduce.cc:137:opt_pmux$10339 \picorv32.instr_retirq \picorv32.instr_maskirq \picorv32.instr_timer }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4105: { \picorv32.is_slli_srli_srai $auto$opt_reduce.cc:137:opt_pmux$10341 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4289: { $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2806_Y $flatten\picorv32.$procmux$3387_CMP $flatten\picorv32.$procmux$3386_CMP $flatten\picorv32.$procmux$3385_CMP $auto$opt_reduce.cc:137:opt_pmux$10343 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4312: { \picorv32.instr_trap $auto$opt_reduce.cc:137:opt_pmux$10345 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4399: { \picorv32.instr_trap $auto$opt_reduce.cc:137:opt_pmux$10349 $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1696$2928_Y \picorv32.is_slli_srli_srai $auto$opt_reduce.cc:137:opt_pmux$10347 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4573: { $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2806_Y $flatten\picorv32.$procmux$3387_CMP $flatten\picorv32.$procmux$3386_CMP $flatten\picorv32.$procmux$3384_CMP }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4599: { \picorv32.instr_trap $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1696$2928_Y $auto$opt_reduce.cc:137:opt_pmux$10353 $auto$opt_reduce.cc:137:opt_pmux$10351 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4785: { $auto$opt_reduce.cc:137:opt_pmux$10357 $auto$opt_reduce.cc:137:opt_pmux$10355 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4837: { \picorv32.is_lui_auipc_jal $auto$opt_reduce.cc:137:opt_pmux$10359 }
    Consolidated identical input bits for $mux cell $flatten\picorv32.$procmux$4972:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2820
      New ports: A=1'0, B=1'1, Y=$flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2820 [0]
      New connections: $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2820 [31:1] = { $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2820 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2820 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2820 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2820 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2820 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2820 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2820 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2820 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2820 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2820 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2820 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2820 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2820 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2820 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2820 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2820 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2820 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2820 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2820 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2820 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2820 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2820 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2820 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2820 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2820 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2820 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2820 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2820 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2820 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2820 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2350_EN[31:0]$2820 [0] }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4982: $auto$opt_reduce.cc:137:opt_pmux$10361
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$3426: { $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2806_Y $auto$opt_reduce.cc:137:opt_pmux$10363 }
    Consolidated identical input bits for $mux cell $procmux$6182:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain15$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7228$256_EN[7:0]$1612
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain15$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7228$256_EN[7:0]$1612 [0]
      New connections: $0$memwr$\data_mem_grain15$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7228$256_EN[7:0]$1612 [7:1] = { $0$memwr$\data_mem_grain15$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7228$256_EN[7:0]$1612 [0] $0$memwr$\data_mem_grain15$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7228$256_EN[7:0]$1612 [0] $0$memwr$\data_mem_grain15$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7228$256_EN[7:0]$1612 [0] $0$memwr$\data_mem_grain15$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7228$256_EN[7:0]$1612 [0] $0$memwr$\data_mem_grain15$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7228$256_EN[7:0]$1612 [0] $0$memwr$\data_mem_grain15$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7228$256_EN[7:0]$1612 [0] $0$memwr$\data_mem_grain15$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7228$256_EN[7:0]$1612 [0] }
    Consolidated identical input bits for $mux cell $procmux$6191:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain14$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7214$255_EN[7:0]$1604
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain14$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7214$255_EN[7:0]$1604 [0]
      New connections: $0$memwr$\data_mem_grain14$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7214$255_EN[7:0]$1604 [7:1] = { $0$memwr$\data_mem_grain14$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7214$255_EN[7:0]$1604 [0] $0$memwr$\data_mem_grain14$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7214$255_EN[7:0]$1604 [0] $0$memwr$\data_mem_grain14$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7214$255_EN[7:0]$1604 [0] $0$memwr$\data_mem_grain14$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7214$255_EN[7:0]$1604 [0] $0$memwr$\data_mem_grain14$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7214$255_EN[7:0]$1604 [0] $0$memwr$\data_mem_grain14$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7214$255_EN[7:0]$1604 [0] $0$memwr$\data_mem_grain14$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7214$255_EN[7:0]$1604 [0] }
    Consolidated identical input bits for $mux cell $procmux$6200:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain13$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7200$254_EN[7:0]$1596
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain13$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7200$254_EN[7:0]$1596 [0]
      New connections: $0$memwr$\data_mem_grain13$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7200$254_EN[7:0]$1596 [7:1] = { $0$memwr$\data_mem_grain13$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7200$254_EN[7:0]$1596 [0] $0$memwr$\data_mem_grain13$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7200$254_EN[7:0]$1596 [0] $0$memwr$\data_mem_grain13$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7200$254_EN[7:0]$1596 [0] $0$memwr$\data_mem_grain13$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7200$254_EN[7:0]$1596 [0] $0$memwr$\data_mem_grain13$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7200$254_EN[7:0]$1596 [0] $0$memwr$\data_mem_grain13$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7200$254_EN[7:0]$1596 [0] $0$memwr$\data_mem_grain13$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7200$254_EN[7:0]$1596 [0] }
    Consolidated identical input bits for $mux cell $procmux$6209:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain12$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7186$253_EN[7:0]$1588
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain12$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7186$253_EN[7:0]$1588 [0]
      New connections: $0$memwr$\data_mem_grain12$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7186$253_EN[7:0]$1588 [7:1] = { $0$memwr$\data_mem_grain12$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7186$253_EN[7:0]$1588 [0] $0$memwr$\data_mem_grain12$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7186$253_EN[7:0]$1588 [0] $0$memwr$\data_mem_grain12$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7186$253_EN[7:0]$1588 [0] $0$memwr$\data_mem_grain12$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7186$253_EN[7:0]$1588 [0] $0$memwr$\data_mem_grain12$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7186$253_EN[7:0]$1588 [0] $0$memwr$\data_mem_grain12$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7186$253_EN[7:0]$1588 [0] $0$memwr$\data_mem_grain12$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7186$253_EN[7:0]$1588 [0] }
    Consolidated identical input bits for $mux cell $procmux$6218:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain11$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7172$252_EN[7:0]$1580
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain11$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7172$252_EN[7:0]$1580 [0]
      New connections: $0$memwr$\data_mem_grain11$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7172$252_EN[7:0]$1580 [7:1] = { $0$memwr$\data_mem_grain11$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7172$252_EN[7:0]$1580 [0] $0$memwr$\data_mem_grain11$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7172$252_EN[7:0]$1580 [0] $0$memwr$\data_mem_grain11$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7172$252_EN[7:0]$1580 [0] $0$memwr$\data_mem_grain11$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7172$252_EN[7:0]$1580 [0] $0$memwr$\data_mem_grain11$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7172$252_EN[7:0]$1580 [0] $0$memwr$\data_mem_grain11$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7172$252_EN[7:0]$1580 [0] $0$memwr$\data_mem_grain11$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7172$252_EN[7:0]$1580 [0] }
    Consolidated identical input bits for $mux cell $procmux$6227:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain10$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7158$251_EN[7:0]$1572
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain10$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7158$251_EN[7:0]$1572 [0]
      New connections: $0$memwr$\data_mem_grain10$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7158$251_EN[7:0]$1572 [7:1] = { $0$memwr$\data_mem_grain10$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7158$251_EN[7:0]$1572 [0] $0$memwr$\data_mem_grain10$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7158$251_EN[7:0]$1572 [0] $0$memwr$\data_mem_grain10$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7158$251_EN[7:0]$1572 [0] $0$memwr$\data_mem_grain10$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7158$251_EN[7:0]$1572 [0] $0$memwr$\data_mem_grain10$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7158$251_EN[7:0]$1572 [0] $0$memwr$\data_mem_grain10$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7158$251_EN[7:0]$1572 [0] $0$memwr$\data_mem_grain10$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7158$251_EN[7:0]$1572 [0] }
    Consolidated identical input bits for $mux cell $procmux$6236:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain9$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7144$250_EN[7:0]$1564
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain9$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7144$250_EN[7:0]$1564 [0]
      New connections: $0$memwr$\data_mem_grain9$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7144$250_EN[7:0]$1564 [7:1] = { $0$memwr$\data_mem_grain9$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7144$250_EN[7:0]$1564 [0] $0$memwr$\data_mem_grain9$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7144$250_EN[7:0]$1564 [0] $0$memwr$\data_mem_grain9$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7144$250_EN[7:0]$1564 [0] $0$memwr$\data_mem_grain9$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7144$250_EN[7:0]$1564 [0] $0$memwr$\data_mem_grain9$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7144$250_EN[7:0]$1564 [0] $0$memwr$\data_mem_grain9$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7144$250_EN[7:0]$1564 [0] $0$memwr$\data_mem_grain9$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7144$250_EN[7:0]$1564 [0] }
    Consolidated identical input bits for $mux cell $procmux$6245:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain8$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7130$249_EN[7:0]$1556
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain8$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7130$249_EN[7:0]$1556 [0]
      New connections: $0$memwr$\data_mem_grain8$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7130$249_EN[7:0]$1556 [7:1] = { $0$memwr$\data_mem_grain8$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7130$249_EN[7:0]$1556 [0] $0$memwr$\data_mem_grain8$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7130$249_EN[7:0]$1556 [0] $0$memwr$\data_mem_grain8$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7130$249_EN[7:0]$1556 [0] $0$memwr$\data_mem_grain8$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7130$249_EN[7:0]$1556 [0] $0$memwr$\data_mem_grain8$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7130$249_EN[7:0]$1556 [0] $0$memwr$\data_mem_grain8$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7130$249_EN[7:0]$1556 [0] $0$memwr$\data_mem_grain8$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7130$249_EN[7:0]$1556 [0] }
    Consolidated identical input bits for $mux cell $procmux$6254:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain7$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7116$248_EN[7:0]$1548
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain7$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7116$248_EN[7:0]$1548 [0]
      New connections: $0$memwr$\data_mem_grain7$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7116$248_EN[7:0]$1548 [7:1] = { $0$memwr$\data_mem_grain7$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7116$248_EN[7:0]$1548 [0] $0$memwr$\data_mem_grain7$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7116$248_EN[7:0]$1548 [0] $0$memwr$\data_mem_grain7$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7116$248_EN[7:0]$1548 [0] $0$memwr$\data_mem_grain7$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7116$248_EN[7:0]$1548 [0] $0$memwr$\data_mem_grain7$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7116$248_EN[7:0]$1548 [0] $0$memwr$\data_mem_grain7$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7116$248_EN[7:0]$1548 [0] $0$memwr$\data_mem_grain7$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7116$248_EN[7:0]$1548 [0] }
    Consolidated identical input bits for $mux cell $procmux$6263:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7102$247_EN[7:0]$1540
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7102$247_EN[7:0]$1540 [0]
      New connections: $0$memwr$\data_mem_grain6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7102$247_EN[7:0]$1540 [7:1] = { $0$memwr$\data_mem_grain6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7102$247_EN[7:0]$1540 [0] $0$memwr$\data_mem_grain6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7102$247_EN[7:0]$1540 [0] $0$memwr$\data_mem_grain6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7102$247_EN[7:0]$1540 [0] $0$memwr$\data_mem_grain6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7102$247_EN[7:0]$1540 [0] $0$memwr$\data_mem_grain6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7102$247_EN[7:0]$1540 [0] $0$memwr$\data_mem_grain6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7102$247_EN[7:0]$1540 [0] $0$memwr$\data_mem_grain6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7102$247_EN[7:0]$1540 [0] }
    Consolidated identical input bits for $mux cell $procmux$6272:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7088$246_EN[7:0]$1532
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7088$246_EN[7:0]$1532 [0]
      New connections: $0$memwr$\data_mem_grain5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7088$246_EN[7:0]$1532 [7:1] = { $0$memwr$\data_mem_grain5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7088$246_EN[7:0]$1532 [0] $0$memwr$\data_mem_grain5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7088$246_EN[7:0]$1532 [0] $0$memwr$\data_mem_grain5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7088$246_EN[7:0]$1532 [0] $0$memwr$\data_mem_grain5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7088$246_EN[7:0]$1532 [0] $0$memwr$\data_mem_grain5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7088$246_EN[7:0]$1532 [0] $0$memwr$\data_mem_grain5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7088$246_EN[7:0]$1532 [0] $0$memwr$\data_mem_grain5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7088$246_EN[7:0]$1532 [0] }
    Consolidated identical input bits for $mux cell $procmux$6281:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7074$245_EN[7:0]$1524
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7074$245_EN[7:0]$1524 [0]
      New connections: $0$memwr$\data_mem_grain4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7074$245_EN[7:0]$1524 [7:1] = { $0$memwr$\data_mem_grain4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7074$245_EN[7:0]$1524 [0] $0$memwr$\data_mem_grain4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7074$245_EN[7:0]$1524 [0] $0$memwr$\data_mem_grain4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7074$245_EN[7:0]$1524 [0] $0$memwr$\data_mem_grain4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7074$245_EN[7:0]$1524 [0] $0$memwr$\data_mem_grain4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7074$245_EN[7:0]$1524 [0] $0$memwr$\data_mem_grain4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7074$245_EN[7:0]$1524 [0] $0$memwr$\data_mem_grain4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7074$245_EN[7:0]$1524 [0] }
    Consolidated identical input bits for $mux cell $procmux$6290:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7060$244_EN[7:0]$1516
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7060$244_EN[7:0]$1516 [0]
      New connections: $0$memwr$\data_mem_grain3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7060$244_EN[7:0]$1516 [7:1] = { $0$memwr$\data_mem_grain3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7060$244_EN[7:0]$1516 [0] $0$memwr$\data_mem_grain3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7060$244_EN[7:0]$1516 [0] $0$memwr$\data_mem_grain3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7060$244_EN[7:0]$1516 [0] $0$memwr$\data_mem_grain3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7060$244_EN[7:0]$1516 [0] $0$memwr$\data_mem_grain3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7060$244_EN[7:0]$1516 [0] $0$memwr$\data_mem_grain3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7060$244_EN[7:0]$1516 [0] $0$memwr$\data_mem_grain3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7060$244_EN[7:0]$1516 [0] }
    Consolidated identical input bits for $mux cell $procmux$6299:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7046$243_EN[7:0]$1508
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7046$243_EN[7:0]$1508 [0]
      New connections: $0$memwr$\data_mem_grain2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7046$243_EN[7:0]$1508 [7:1] = { $0$memwr$\data_mem_grain2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7046$243_EN[7:0]$1508 [0] $0$memwr$\data_mem_grain2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7046$243_EN[7:0]$1508 [0] $0$memwr$\data_mem_grain2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7046$243_EN[7:0]$1508 [0] $0$memwr$\data_mem_grain2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7046$243_EN[7:0]$1508 [0] $0$memwr$\data_mem_grain2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7046$243_EN[7:0]$1508 [0] $0$memwr$\data_mem_grain2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7046$243_EN[7:0]$1508 [0] $0$memwr$\data_mem_grain2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7046$243_EN[7:0]$1508 [0] }
    Consolidated identical input bits for $mux cell $procmux$6308:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7032$242_EN[7:0]$1500
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7032$242_EN[7:0]$1500 [0]
      New connections: $0$memwr$\data_mem_grain1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7032$242_EN[7:0]$1500 [7:1] = { $0$memwr$\data_mem_grain1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7032$242_EN[7:0]$1500 [0] $0$memwr$\data_mem_grain1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7032$242_EN[7:0]$1500 [0] $0$memwr$\data_mem_grain1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7032$242_EN[7:0]$1500 [0] $0$memwr$\data_mem_grain1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7032$242_EN[7:0]$1500 [0] $0$memwr$\data_mem_grain1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7032$242_EN[7:0]$1500 [0] $0$memwr$\data_mem_grain1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7032$242_EN[7:0]$1500 [0] $0$memwr$\data_mem_grain1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7032$242_EN[7:0]$1500 [0] }
    Consolidated identical input bits for $mux cell $procmux$6317:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain0$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7018$241_EN[7:0]$1492
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain0$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7018$241_EN[7:0]$1492 [0]
      New connections: $0$memwr$\data_mem_grain0$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7018$241_EN[7:0]$1492 [7:1] = { $0$memwr$\data_mem_grain0$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7018$241_EN[7:0]$1492 [0] $0$memwr$\data_mem_grain0$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7018$241_EN[7:0]$1492 [0] $0$memwr$\data_mem_grain0$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7018$241_EN[7:0]$1492 [0] $0$memwr$\data_mem_grain0$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7018$241_EN[7:0]$1492 [0] $0$memwr$\data_mem_grain0$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7018$241_EN[7:0]$1492 [0] $0$memwr$\data_mem_grain0$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7018$241_EN[7:0]$1492 [0] $0$memwr$\data_mem_grain0$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7018$241_EN[7:0]$1492 [0] }
    Consolidated identical input bits for $mux cell $procmux$6326:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6911$240_EN[21:0]$1482
      New ports: A=1'0, B=1'1, Y=$0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6911$240_EN[21:0]$1482 [0]
      New connections: $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6911$240_EN[21:0]$1482 [21:1] = { $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6911$240_EN[21:0]$1482 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6911$240_EN[21:0]$1482 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6911$240_EN[21:0]$1482 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6911$240_EN[21:0]$1482 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6911$240_EN[21:0]$1482 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6911$240_EN[21:0]$1482 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6911$240_EN[21:0]$1482 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6911$240_EN[21:0]$1482 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6911$240_EN[21:0]$1482 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6911$240_EN[21:0]$1482 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6911$240_EN[21:0]$1482 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6911$240_EN[21:0]$1482 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6911$240_EN[21:0]$1482 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6911$240_EN[21:0]$1482 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6911$240_EN[21:0]$1482 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6911$240_EN[21:0]$1482 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6911$240_EN[21:0]$1482 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6911$240_EN[21:0]$1482 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6911$240_EN[21:0]$1482 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6911$240_EN[21:0]$1482 [0] $0$memwr$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6911$240_EN[21:0]$1482 [0] }
    Consolidated identical input bits for $mux cell $procmux$6335:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6894$239_EN[21:0]$1472
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6894$239_EN[21:0]$1472 [0]
      New connections: $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6894$239_EN[21:0]$1472 [21:1] = { $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6894$239_EN[21:0]$1472 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6894$239_EN[21:0]$1472 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6894$239_EN[21:0]$1472 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6894$239_EN[21:0]$1472 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6894$239_EN[21:0]$1472 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6894$239_EN[21:0]$1472 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6894$239_EN[21:0]$1472 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6894$239_EN[21:0]$1472 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6894$239_EN[21:0]$1472 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6894$239_EN[21:0]$1472 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6894$239_EN[21:0]$1472 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6894$239_EN[21:0]$1472 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6894$239_EN[21:0]$1472 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6894$239_EN[21:0]$1472 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6894$239_EN[21:0]$1472 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6894$239_EN[21:0]$1472 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6894$239_EN[21:0]$1472 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6894$239_EN[21:0]$1472 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6894$239_EN[21:0]$1472 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6894$239_EN[21:0]$1472 [0] $0$memwr$\storage_6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6894$239_EN[21:0]$1472 [0] }
    Consolidated identical input bits for $mux cell $procmux$6344:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6876$238_EN[21:0]$1462
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6876$238_EN[21:0]$1462 [0]
      New connections: $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6876$238_EN[21:0]$1462 [21:1] = { $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6876$238_EN[21:0]$1462 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6876$238_EN[21:0]$1462 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6876$238_EN[21:0]$1462 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6876$238_EN[21:0]$1462 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6876$238_EN[21:0]$1462 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6876$238_EN[21:0]$1462 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6876$238_EN[21:0]$1462 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6876$238_EN[21:0]$1462 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6876$238_EN[21:0]$1462 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6876$238_EN[21:0]$1462 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6876$238_EN[21:0]$1462 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6876$238_EN[21:0]$1462 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6876$238_EN[21:0]$1462 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6876$238_EN[21:0]$1462 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6876$238_EN[21:0]$1462 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6876$238_EN[21:0]$1462 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6876$238_EN[21:0]$1462 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6876$238_EN[21:0]$1462 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6876$238_EN[21:0]$1462 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6876$238_EN[21:0]$1462 [0] $0$memwr$\storage_5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6876$238_EN[21:0]$1462 [0] }
    Consolidated identical input bits for $mux cell $procmux$6353:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6858$237_EN[21:0]$1452
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6858$237_EN[21:0]$1452 [0]
      New connections: $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6858$237_EN[21:0]$1452 [21:1] = { $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6858$237_EN[21:0]$1452 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6858$237_EN[21:0]$1452 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6858$237_EN[21:0]$1452 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6858$237_EN[21:0]$1452 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6858$237_EN[21:0]$1452 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6858$237_EN[21:0]$1452 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6858$237_EN[21:0]$1452 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6858$237_EN[21:0]$1452 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6858$237_EN[21:0]$1452 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6858$237_EN[21:0]$1452 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6858$237_EN[21:0]$1452 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6858$237_EN[21:0]$1452 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6858$237_EN[21:0]$1452 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6858$237_EN[21:0]$1452 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6858$237_EN[21:0]$1452 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6858$237_EN[21:0]$1452 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6858$237_EN[21:0]$1452 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6858$237_EN[21:0]$1452 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6858$237_EN[21:0]$1452 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6858$237_EN[21:0]$1452 [0] $0$memwr$\storage_4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6858$237_EN[21:0]$1452 [0] }
    Consolidated identical input bits for $mux cell $procmux$6362:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6840$236_EN[21:0]$1442
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6840$236_EN[21:0]$1442 [0]
      New connections: $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6840$236_EN[21:0]$1442 [21:1] = { $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6840$236_EN[21:0]$1442 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6840$236_EN[21:0]$1442 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6840$236_EN[21:0]$1442 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6840$236_EN[21:0]$1442 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6840$236_EN[21:0]$1442 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6840$236_EN[21:0]$1442 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6840$236_EN[21:0]$1442 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6840$236_EN[21:0]$1442 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6840$236_EN[21:0]$1442 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6840$236_EN[21:0]$1442 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6840$236_EN[21:0]$1442 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6840$236_EN[21:0]$1442 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6840$236_EN[21:0]$1442 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6840$236_EN[21:0]$1442 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6840$236_EN[21:0]$1442 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6840$236_EN[21:0]$1442 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6840$236_EN[21:0]$1442 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6840$236_EN[21:0]$1442 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6840$236_EN[21:0]$1442 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6840$236_EN[21:0]$1442 [0] $0$memwr$\storage_3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6840$236_EN[21:0]$1442 [0] }
    Consolidated identical input bits for $mux cell $procmux$6373:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6811$235_EN[9:0]$1432
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6811$235_EN[9:0]$1432 [0]
      New connections: $0$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6811$235_EN[9:0]$1432 [9:1] = { $0$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6811$235_EN[9:0]$1432 [0] $0$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6811$235_EN[9:0]$1432 [0] $0$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6811$235_EN[9:0]$1432 [0] $0$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6811$235_EN[9:0]$1432 [0] $0$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6811$235_EN[9:0]$1432 [0] $0$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6811$235_EN[9:0]$1432 [0] $0$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6811$235_EN[9:0]$1432 [0] $0$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6811$235_EN[9:0]$1432 [0] $0$memwr$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6811$235_EN[9:0]$1432 [0] }
    Consolidated identical input bits for $mux cell $procmux$6384:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6790$234_EN[9:0]$1422
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6790$234_EN[9:0]$1422 [0]
      New connections: $0$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6790$234_EN[9:0]$1422 [9:1] = { $0$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6790$234_EN[9:0]$1422 [0] $0$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6790$234_EN[9:0]$1422 [0] $0$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6790$234_EN[9:0]$1422 [0] $0$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6790$234_EN[9:0]$1422 [0] $0$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6790$234_EN[9:0]$1422 [0] $0$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6790$234_EN[9:0]$1422 [0] $0$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6790$234_EN[9:0]$1422 [0] $0$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6790$234_EN[9:0]$1422 [0] $0$memwr$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6790$234_EN[9:0]$1422 [0] }
    Consolidated identical input bits for $mux cell $procmux$6393:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$233_EN[31:0]$1403
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$233_EN[31:0]$1403 [24]
      New connections: { $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$233_EN[31:0]$1403 [31:25] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$233_EN[31:0]$1403 [23:0] } = { $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$233_EN[31:0]$1403 [24] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$233_EN[31:0]$1403 [24] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$233_EN[31:0]$1403 [24] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$233_EN[31:0]$1403 [24] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$233_EN[31:0]$1403 [24] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$233_EN[31:0]$1403 [24] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$233_EN[31:0]$1403 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$6402:
      Old ports: A=0, B=16711680, Y=$0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$232_EN[31:0]$1400
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$232_EN[31:0]$1400 [16]
      New connections: { $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$232_EN[31:0]$1400 [31:17] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$232_EN[31:0]$1400 [15:0] } = { 8'00000000 $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$232_EN[31:0]$1400 [16] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$232_EN[31:0]$1400 [16] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$232_EN[31:0]$1400 [16] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$232_EN[31:0]$1400 [16] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$232_EN[31:0]$1400 [16] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$232_EN[31:0]$1400 [16] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$232_EN[31:0]$1400 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$6411:
      Old ports: A=0, B=65280, Y=$0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$231_EN[31:0]$1397
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$231_EN[31:0]$1397 [8]
      New connections: { $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$231_EN[31:0]$1397 [31:9] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$231_EN[31:0]$1397 [7:0] } = { 16'0000000000000000 $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$231_EN[31:0]$1397 [8] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$231_EN[31:0]$1397 [8] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$231_EN[31:0]$1397 [8] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$231_EN[31:0]$1397 [8] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$231_EN[31:0]$1397 [8] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$231_EN[31:0]$1397 [8] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$231_EN[31:0]$1397 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$6420:
      Old ports: A=0, B=255, Y=$0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$230_EN[31:0]$1394
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$230_EN[31:0]$1394 [0]
      New connections: $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$230_EN[31:0]$1394 [31:1] = { 24'000000000000000000000000 $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$230_EN[31:0]$1394 [0] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$230_EN[31:0]$1394 [0] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$230_EN[31:0]$1394 [0] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$230_EN[31:0]$1394 [0] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$230_EN[31:0]$1394 [0] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$230_EN[31:0]$1394 [0] $0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$230_EN[31:0]$1394 [0] }
    New ctrl vector for $pmux cell $procmux$6489: { $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4427$933_Y $procmux$6496_CMP $procmux$6495_CMP $auto$opt_reduce.cc:137:opt_pmux$10365 $procmux$6492_CMP $procmux$6491_CMP $procmux$6490_CMP }
    New ctrl vector for $pmux cell $procmux$6558: { $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4427$933_Y $procmux$6496_CMP $procmux$6494_CMP $procmux$6493_CMP $procmux$6492_CMP $procmux$6491_CMP }
    New ctrl vector for $pmux cell $procmux$6804: { $procmux$6808_CMP $auto$opt_reduce.cc:137:opt_pmux$10367 }
    New ctrl vector for $pmux cell $procmux$7615: $auto$opt_reduce.cc:137:opt_pmux$10369
    New ctrl vector for $pmux cell $procmux$7620: $auto$opt_reduce.cc:137:opt_pmux$10371
    New ctrl vector for $pmux cell $procmux$7625: { $procmux$7618_CMP $auto$opt_reduce.cc:137:opt_pmux$10373 }
    New ctrl vector for $pmux cell $procmux$7630: { $procmux$7618_CMP $auto$opt_reduce.cc:137:opt_pmux$10375 }
    New ctrl vector for $pmux cell $procmux$7635: { $procmux$7618_CMP $auto$opt_reduce.cc:137:opt_pmux$10377 }
    New ctrl vector for $pmux cell $procmux$7640: { $procmux$7618_CMP $auto$opt_reduce.cc:137:opt_pmux$10379 }
    New ctrl vector for $pmux cell $procmux$7645: { $procmux$7618_CMP $auto$opt_reduce.cc:137:opt_pmux$10381 }
    New ctrl vector for $pmux cell $procmux$7890: $auto$opt_reduce.cc:137:opt_pmux$10383
    New ctrl vector for $pmux cell $procmux$7902: $auto$opt_reduce.cc:137:opt_pmux$10385
    New ctrl vector for $pmux cell $procmux$7906: $auto$opt_reduce.cc:137:opt_pmux$10387
    New ctrl vector for $pmux cell $procmux$7910: $auto$opt_reduce.cc:137:opt_pmux$10389
    New ctrl vector for $pmux cell $procmux$7922: $auto$opt_reduce.cc:137:opt_pmux$10391
    New ctrl vector for $pmux cell $procmux$7935: $auto$opt_reduce.cc:137:opt_pmux$10393
    New ctrl vector for $pmux cell $procmux$7955: $auto$opt_reduce.cc:137:opt_pmux$10395
    New ctrl vector for $pmux cell $procmux$8109: $auto$opt_reduce.cc:137:opt_pmux$10397
    New ctrl vector for $pmux cell $procmux$8113: $auto$opt_reduce.cc:137:opt_pmux$10399
    New ctrl vector for $pmux cell $procmux$8159: { $procmux$8150_CMP $auto$opt_reduce.cc:137:opt_pmux$10401 }
    New ctrl vector for $pmux cell $procmux$8172: $auto$opt_reduce.cc:137:opt_pmux$10403
    New ctrl vector for $pmux cell $procmux$8192: $auto$opt_reduce.cc:137:opt_pmux$10405
    New ctrl vector for $pmux cell $procmux$8199: $auto$opt_reduce.cc:137:opt_pmux$10407
    New ctrl vector for $pmux cell $procmux$8277: $auto$opt_reduce.cc:137:opt_pmux$10409
    New ctrl vector for $pmux cell $procmux$8296: $auto$opt_reduce.cc:137:opt_pmux$10411
    New ctrl vector for $pmux cell $procmux$8316: $auto$opt_reduce.cc:137:opt_pmux$10413
    New ctrl vector for $pmux cell $procmux$8338: { $procmux$8263_CMP $procmux$8255_CMP $auto$opt_reduce.cc:137:opt_pmux$10415 }
    New ctrl vector for $pmux cell $procmux$8362: { $procmux$8263_CMP $auto$opt_reduce.cc:137:opt_pmux$10417 }
    New ctrl vector for $pmux cell $procmux$8393: $auto$opt_reduce.cc:137:opt_pmux$10419
    New ctrl vector for $pmux cell $procmux$8413: $auto$opt_reduce.cc:137:opt_pmux$10421
    New ctrl vector for $pmux cell $procmux$8439: $auto$opt_reduce.cc:137:opt_pmux$10423
    New ctrl vector for $pmux cell $procmux$8498: $auto$opt_reduce.cc:137:opt_pmux$10425
    New ctrl vector for $pmux cell $procmux$8517: $auto$opt_reduce.cc:137:opt_pmux$10427
    New ctrl vector for $pmux cell $procmux$8537: $auto$opt_reduce.cc:137:opt_pmux$10429
    New ctrl vector for $pmux cell $procmux$8559: { $procmux$8484_CMP $procmux$8476_CMP $auto$opt_reduce.cc:137:opt_pmux$10431 }
    New ctrl vector for $pmux cell $procmux$8583: { $procmux$8484_CMP $auto$opt_reduce.cc:137:opt_pmux$10433 }
    New ctrl vector for $pmux cell $procmux$8614: $auto$opt_reduce.cc:137:opt_pmux$10435
    New ctrl vector for $pmux cell $procmux$8634: $auto$opt_reduce.cc:137:opt_pmux$10437
    New ctrl vector for $pmux cell $procmux$8660: $auto$opt_reduce.cc:137:opt_pmux$10439
    New ctrl vector for $pmux cell $procmux$8719: $auto$opt_reduce.cc:137:opt_pmux$10441
    New ctrl vector for $pmux cell $procmux$8738: $auto$opt_reduce.cc:137:opt_pmux$10443
    New ctrl vector for $pmux cell $procmux$8758: $auto$opt_reduce.cc:137:opt_pmux$10445
    New ctrl vector for $pmux cell $procmux$8780: { $procmux$8705_CMP $procmux$8697_CMP $auto$opt_reduce.cc:137:opt_pmux$10447 }
    New ctrl vector for $pmux cell $procmux$8804: { $procmux$8705_CMP $auto$opt_reduce.cc:137:opt_pmux$10449 }
    New ctrl vector for $pmux cell $procmux$8835: $auto$opt_reduce.cc:137:opt_pmux$10451
    New ctrl vector for $pmux cell $procmux$8855: $auto$opt_reduce.cc:137:opt_pmux$10453
    New ctrl vector for $pmux cell $procmux$8881: $auto$opt_reduce.cc:137:opt_pmux$10455
    New ctrl vector for $pmux cell $procmux$8940: $auto$opt_reduce.cc:137:opt_pmux$10457
    New ctrl vector for $pmux cell $procmux$8959: $auto$opt_reduce.cc:137:opt_pmux$10459
    New ctrl vector for $pmux cell $procmux$8979: $auto$opt_reduce.cc:137:opt_pmux$10461
    New ctrl vector for $pmux cell $procmux$9001: { $procmux$8926_CMP $procmux$8918_CMP $auto$opt_reduce.cc:137:opt_pmux$10463 }
    New ctrl vector for $pmux cell $procmux$9025: { $procmux$8926_CMP $auto$opt_reduce.cc:137:opt_pmux$10465 }
    New ctrl vector for $pmux cell $procmux$9056: $auto$opt_reduce.cc:137:opt_pmux$10467
    New ctrl vector for $pmux cell $procmux$9076: $auto$opt_reduce.cc:137:opt_pmux$10469
    New ctrl vector for $pmux cell $procmux$9102: $auto$opt_reduce.cc:137:opt_pmux$10471
    New ctrl vector for $pmux cell $procmux$9306: $auto$opt_reduce.cc:137:opt_pmux$10473
    New ctrl vector for $pmux cell $procmux$9313: { $procmux$9295_CMP $auto$opt_reduce.cc:137:opt_pmux$10475 }
    New ctrl vector for $pmux cell $procmux$9322: { $procmux$9295_CMP $auto$opt_reduce.cc:137:opt_pmux$10477 }
    New ctrl vector for $pmux cell $procmux$9412: $auto$opt_reduce.cc:137:opt_pmux$10479
    New ctrl vector for $pmux cell $procmux$9458: $auto$opt_reduce.cc:137:opt_pmux$10481
    New ctrl vector for $pmux cell $procmux$9469: $auto$opt_reduce.cc:137:opt_pmux$10483
    New ctrl vector for $pmux cell $procmux$9476: $auto$opt_reduce.cc:137:opt_pmux$10485
    New ctrl vector for $pmux cell $procmux$9506: $auto$opt_reduce.cc:137:opt_pmux$10487
    New ctrl vector for $pmux cell $procmux$9514: $auto$opt_reduce.cc:137:opt_pmux$10489
    New ctrl vector for $pmux cell $procmux$9542: $auto$opt_reduce.cc:137:opt_pmux$10491
    New ctrl vector for $pmux cell $procmux$9551: { $procmux$9418_CMP $auto$opt_reduce.cc:137:opt_pmux$10493 }
    New ctrl vector for $pmux cell $procmux$9563: { $auto$opt_reduce.cc:137:opt_pmux$10495 $procmux$9413_CMP }
    New ctrl vector for $pmux cell $procmux$9570: { $auto$opt_reduce.cc:137:opt_pmux$10497 $procmux$9413_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$10340: { \picorv32.instr_rdcycle \picorv32.instr_rdcycleh \picorv32.instr_rdinstr \picorv32.instr_rdinstrh \picorv32.instr_getq \picorv32.instr_setq \picorv32.instr_retirq \picorv32.instr_maskirq \picorv32.instr_timer \picorv32.is_lui_auipc_jal \picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1696$2928_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$10344: { \picorv32.instr_rdcycle \picorv32.instr_rdcycleh \picorv32.instr_rdinstr \picorv32.instr_rdinstrh \picorv32.instr_getq \picorv32.instr_setq \picorv32.instr_retirq \picorv32.instr_maskirq \picorv32.instr_timer }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$10348: { \picorv32.instr_rdcycle \picorv32.instr_rdcycleh \picorv32.instr_rdinstr \picorv32.instr_rdinstrh \picorv32.instr_getq \picorv32.instr_setq \picorv32.instr_retirq \picorv32.instr_maskirq \picorv32.instr_timer }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$10352: { \picorv32.instr_rdcycle \picorv32.instr_rdcycleh \picorv32.instr_rdinstr \picorv32.instr_rdinstrh \picorv32.instr_getq \picorv32.instr_setq \picorv32.instr_retirq \picorv32.instr_maskirq \picorv32.instr_timer \picorv32.is_slli_srli_srai }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$10356: { \picorv32.instr_rdcycle \picorv32.instr_rdcycleh \picorv32.instr_rdinstr \picorv32.instr_rdinstrh \picorv32.instr_getq \picorv32.instr_setq \picorv32.instr_retirq \picorv32.instr_maskirq \picorv32.instr_timer \picorv32.is_slli_srli_srai $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1696$2928_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$10358: { \picorv32.instr_rdcycle \picorv32.instr_rdcycleh \picorv32.instr_rdinstr \picorv32.instr_rdinstrh \picorv32.instr_getq \picorv32.instr_setq \picorv32.instr_retirq \picorv32.instr_maskirq \picorv32.instr_timer }
  Optimizing cells in module \colorlight_i5.
Performed a total of 120 changes.

4.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~495 debug messages>
Removed a total of 165 cells.

4.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$10236 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $procdff$10236 ($dff) from module colorlight_i5.

4.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 3 unused cells and 1165 unused wires.
<suppressed ~138 debug messages>

4.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~7 debug messages>

4.12.9. Rerunning OPT passes. (Maybe there is more to do..)

4.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\picorv32.$procmux$6178: { \picorv32.genblk1.genblk1.pcpi_mul.pcpi_ready \picorv32.genblk2.pcpi_div.pcpi_ready } -> 2'11
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$7906.
    dead port 2/2 on $mux $procmux$7906.
    dead port 1/2 on $mux $procmux$7910.
    dead port 1/2 on $mux $procmux$9458.
    dead port 2/2 on $mux $procmux$9458.
    dead port 1/2 on $mux $procmux$9542.
    dead port 2/2 on $mux $procmux$9542.
    dead port 1/3 on $pmux $procmux$9551.
Removed 8 multiplexer ports.
<suppressed ~2791 debug messages>

4.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$3403: { $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2806_Y $auto$opt_reduce.cc:137:opt_pmux$10499 $auto$opt_reduce.cc:137:opt_pmux$10331 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$3911: $auto$opt_reduce.cc:137:opt_pmux$10501
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$3928: { $flatten\picorv32.$procmux$3385_CMP $auto$opt_reduce.cc:137:opt_pmux$10503 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4358: { $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2806_Y $flatten\picorv32.$procmux$3387_CMP $flatten\picorv32.$procmux$3386_CMP $flatten\picorv32.$procmux$3385_CMP $flatten\picorv32.$procmux$3384_CMP $auto$opt_reduce.cc:137:opt_pmux$10505 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4923: $auto$opt_reduce.cc:137:opt_pmux$10507
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$5882: { $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:380$2400_Y $auto$opt_reduce.cc:137:opt_pmux$10509 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$6178: $auto$opt_reduce.cc:137:opt_pmux$10511
    New ctrl vector for $pmux cell $procmux$7645: $auto$opt_reduce.cc:137:opt_pmux$10369
  Optimizing cells in module \colorlight_i5.
Performed a total of 8 changes.

4.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

4.12.13. Executing OPT_DFF pass (perform DFF optimizations).

4.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1 unused cells and 10 unused wires.
<suppressed ~6 debug messages>

4.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.12.16. Rerunning OPT passes. (Maybe there is more to do..)

4.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$6178.
Removed 1 multiplexer ports.
<suppressed ~2742 debug messages>

4.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.12.20. Executing OPT_DFF pass (perform DFF optimizations).

4.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.12.23. Rerunning OPT passes. (Maybe there is more to do..)

4.12.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2739 debug messages>

4.12.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.12.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.12.27. Executing OPT_DFF pass (perform DFF optimizations).

4.12.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.12.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.12.30. Finished fast OPT passes. (There is nothing left to do.)

4.13. Executing FSM pass (extract and optimize FSM).

4.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking colorlight_i5.basesoc_fsm_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_fullmemorywe_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine0_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine1_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine2_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine3_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_multiplexer_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_refresher_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litespimmap_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litespiphy_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_wishbone2csr_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.mmap_byte_count as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Found FSM state register colorlight_i5.picorv32.cpu_state.
Not marking colorlight_i5.picorv32.irq_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.picorv32.mem_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register colorlight_i5.picorv32.mem_wordsize.
Not marking colorlight_i5.sdram_choose_req_grant as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.sdram_cmd_payload_a as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlight_i5.sdram_dfi_p0_bank as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.

4.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\picorv32.cpu_state' from module `\colorlight_i5'.
  found $dff cell for state register: $flatten\picorv32.$procdff$9818
  root of input selection tree: $flatten\picorv32.$0\cpu_state[7:0]
  found ctrl input: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1938$3011_Y
  found ctrl input: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1922$2993_Y
  found ctrl input: $flatten\picorv32.$logic_not$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1136$2764_Y
  found ctrl input: $auto$opt_reduce.cc:137:opt_pmux$10501
  found ctrl input: $flatten\picorv32.$procmux$3384_CMP
  found ctrl input: $flatten\picorv32.$procmux$3385_CMP
  found ctrl input: $flatten\picorv32.$procmux$3386_CMP
  found ctrl input: $flatten\picorv32.$procmux$3387_CMP
  found ctrl input: $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2806_Y
  found ctrl input: $flatten\picorv32.$logic_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1857$2974_Y
  found ctrl input: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1872$2978_Y
  found state code: 8'01000000
  found ctrl input: $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1831$2956_Y
  found ctrl input: \picorv32.is_beq_bne_blt_bge_bltu_bgeu
  found ctrl input: \picorv32.mem_done
  found ctrl input: \picorv32.is_sll_srl_sra
  found ctrl input: \picorv32.is_sb_sh_sw
  found ctrl input: \picorv32.instr_trap
  found state code: 8'00001000
  found state code: 8'00000100
  found state code: 8'00000010
  found ctrl input: \picorv32.pcpi_int_ready
  found ctrl input: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1605$2910_Y
  found ctrl input: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1608$2914_Y
  found state code: 8'10000000
  found ctrl input: $auto$opt_reduce.cc:137:opt_pmux$10347
  found ctrl input: \picorv32.is_slli_srli_srai
  found ctrl input: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1696$2928_Y
  found ctrl input: $auto$opt_reduce.cc:137:opt_pmux$10345
  found state code: 8'00000001
  found ctrl input: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1538$2889_Y
  found ctrl input: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1548$2897_Y
  found ctrl input: \picorv32.decoder_trigger
  found ctrl input: \picorv32.instr_jal
  found state code: 8'00100000
  found ctrl input: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1930$3003_Y
  found ctrl input: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1923$2996_Y
  found ctrl input: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1925$3000_Y
  found ctrl output: $flatten\picorv32.$procmux$3389_CMP
  found ctrl output: $flatten\picorv32.$procmux$3387_CMP
  found ctrl output: $flatten\picorv32.$procmux$3386_CMP
  found ctrl output: $flatten\picorv32.$procmux$3385_CMP
  found ctrl output: $flatten\picorv32.$procmux$3384_CMP
  found ctrl output: $flatten\picorv32.$procmux$3383_CMP
  found ctrl output: $flatten\picorv32.$procmux$3382_CMP
  found ctrl output: $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2806_Y
  ctrl inputs: { $auto$opt_reduce.cc:137:opt_pmux$10347 $auto$opt_reduce.cc:137:opt_pmux$10345 \picorv32.pcpi_int_ready \picorv32.mem_done \picorv32.instr_jal \picorv32.instr_trap \picorv32.decoder_trigger \picorv32.is_slli_srli_srai \picorv32.is_sb_sh_sw \picorv32.is_sll_srl_sra \picorv32.is_beq_bne_blt_bge_bltu_bgeu $flatten\picorv32.$logic_not$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1136$2764_Y $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1538$2889_Y $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1548$2897_Y $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1605$2910_Y $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1608$2914_Y $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1696$2928_Y $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1831$2956_Y $flatten\picorv32.$logic_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1857$2974_Y $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1872$2978_Y $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1922$2993_Y $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1923$2996_Y $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1925$3000_Y $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1930$3003_Y $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1938$3011_Y $auto$opt_reduce.cc:137:opt_pmux$10501 }
  ctrl outputs: { $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2806_Y $flatten\picorv32.$0\cpu_state[7:0] $flatten\picorv32.$procmux$3382_CMP $flatten\picorv32.$procmux$3383_CMP $flatten\picorv32.$procmux$3384_CMP $flatten\picorv32.$procmux$3385_CMP $flatten\picorv32.$procmux$3386_CMP $flatten\picorv32.$procmux$3387_CMP $flatten\picorv32.$procmux$3389_CMP }
  transition: 8'10000000 26'-----------0--------0---0- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------0---0- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'-----------0--------10-00- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------10-00- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'--------------------11000- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------0--------11100- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------11100- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'--------------------1-010- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------0--------10110- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------10110- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'-----------0--------11110- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------11110- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'----------------------0-1- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------0--------0-1-1- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------0-1-1- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'-----------0--------10101- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------10101- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'-----------0--------11101- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------11101- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'-----------0--------10111- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------10111- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'-----------0--------11111- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------11111- -> 8'01000000 16'0010000000000001
  transition: 8'01000000 26'------0----000------0---0- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------0---0- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------0---0- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------0---0- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------0---0- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------0---0- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'------0----000------10-00- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------10-00- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------10-00- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------10-00- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------10-00- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------10-00- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'--------------------11000- -> 8'10000000 16'1100000000000000
  transition: 8'01000000 26'------0----000------11100- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------11100- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------11100- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------11100- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------11100- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------11100- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'--------------------1-010- -> 8'10000000 16'1100000000000000
  transition: 8'01000000 26'------0----000------10110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------10110- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------10110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------10110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------10110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------10110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'------0----000------11110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------11110- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------11110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------11110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------11110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------11110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----------------------0-1- -> 8'10000000 16'1100000000000000
  transition: 8'01000000 26'------0----000------0-1-1- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------0-1-1- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------0-1-1- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------0-1-1- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------0-1-1- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------0-1-1- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'------0----000------10101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------10101- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------10101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------10101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------10101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------10101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'------0----000------11101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------11101- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------11101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------11101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------11101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------11101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'------0----000------10111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------10111- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------10111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------10111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------10111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------10111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'------0----000------11111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------11111- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------11111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------11111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------11111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------11111- -> 8'01000000 16'1010000000000000
  transition: 8'00100000 26'00---0-000-0----0---0---0- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---0---0- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---0---0- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----0---0- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----0---0- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----0---0- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------0---0- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------0---0- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---0---0- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------0---0- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------0---0- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------0---0- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'00---0-000-0----0---10-00- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---10-00- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---10-00- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----10-00- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----10-00- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----10-00- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------10-00- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------10-00- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---10-00- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------10-00- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------10-00- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------10-00- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--------------------11000- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'00---0-000-0----0---11100- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---11100- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---11100- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----11100- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----11100- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----11100- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------11100- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------11100- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---11100- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------11100- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------11100- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------11100- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--------------------1-010- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'00---0-000-0----0---10110- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---10110- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---10110- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----10110- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----10110- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----10110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------10110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------10110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---10110- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------10110- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------10110- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------10110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'00---0-000-0----0---11110- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---11110- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---11110- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----11110- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----11110- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----11110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------11110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------11110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---11110- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------11110- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------11110- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------11110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'----------------------0-1- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'00---0-000-0----0---0-1-1- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---0-1-1- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---0-1-1- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----0-1-1- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----0-1-1- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----0-1-1- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------0-1-1- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------0-1-1- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---0-1-1- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------0-1-1- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------0-1-1- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------0-1-1- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'00---0-000-0----0---10101- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---10101- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---10101- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----10101- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----10101- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----10101- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------10101- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------10101- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---10101- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------10101- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------10101- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------10101- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'00---0-000-0----0---11101- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---11101- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---11101- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----11101- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----11101- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----11101- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------11101- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------11101- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---11101- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------11101- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------11101- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------11101- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'00---0-000-0----0---10111- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---10111- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---10111- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----10111- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----10111- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----10111- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------10111- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------10111- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---10111- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------10111- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------10111- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------10111- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'00---0-000-0----0---11111- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---11111- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---11111- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----11111- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----11111- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----11111- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------11111- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------11111- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---11111- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------11111- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------11111- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------11111- -> 8'01000000 16'0010000000000010
  transition: 8'00001000 26'----------00--------0---0- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------0---0- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------0---0- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------0---0- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'----------00--------10-00- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------10-00- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------10-00- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------10-00- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'--------------------11000- -> 8'10000000 16'0100000000001000
  transition: 8'00001000 26'----------00--------11100- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------11100- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------11100- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------11100- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'--------------------1-010- -> 8'10000000 16'0100000000001000
  transition: 8'00001000 26'----------00--------10110- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------10110- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------10110- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------10110- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'----------00--------11110- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------11110- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------11110- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------11110- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'----------------------0-1- -> 8'10000000 16'0100000000001000
  transition: 8'00001000 26'----------00--------0-1-1- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------0-1-1- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------0-1-1- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------0-1-1- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'----------00--------10101- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------10101- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------10101- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------10101- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'----------00--------11101- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------11101- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------11101- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------11101- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'----------00--------10111- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------10111- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------10111- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------10111- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'----------00--------11111- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------11111- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------11111- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------11111- -> 8'01000000 16'0010000000001000
  transition: 8'00000100 26'-----------0-----0--0---0- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--0---0- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------0---0- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------0-----0--10-00- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--10-00- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------10-00- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'--------------------11000- -> 8'10000000 16'0100000000010000
  transition: 8'00000100 26'-----------0-----0--11100- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--11100- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------11100- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'--------------------1-010- -> 8'10000000 16'0100000000010000
  transition: 8'00000100 26'-----------0-----0--10110- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--10110- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------10110- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------0-----0--11110- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--11110- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------11110- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'----------------------0-1- -> 8'10000000 16'0100000000010000
  transition: 8'00000100 26'-----------0-----0--0-1-1- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--0-1-1- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------0-1-1- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------0-----0--10101- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--10101- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------10101- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------0-----0--11101- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--11101- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------11101- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------0-----0--10111- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--10111- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------10111- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------0-----0--11111- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--11111- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------11111- -> 8'01000000 16'0010000000010000
  transition: 8'00000010 26'-----------0------0-0---0- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------100---0- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------110---0- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------0---0- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------0------0-10-00- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1010-00- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1110-00- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------10-00- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'--------------------11000- -> 8'10000000 16'0100000000100000
  transition: 8'00000010 26'-----------0------0-11100- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1011100- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1111100- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------11100- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'--------------------1-010- -> 8'10000000 16'0100000000100000
  transition: 8'00000010 26'-----------0------0-10110- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1010110- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1110110- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------10110- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------0------0-11110- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1011110- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1111110- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------11110- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'----------------------0-1- -> 8'10000000 16'0100000000100000
  transition: 8'00000010 26'-----------0------0-0-1-1- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------100-1-1- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------110-1-1- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------0-1-1- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------0------0-10101- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1010101- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1110101- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------10101- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------0------0-11101- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1011101- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1111101- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------11101- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------0------0-10111- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1010111- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1110111- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------10111- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------0------0-11111- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1011111- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1111111- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------11111- -> 8'01000000 16'0010000000100000
  transition: 8'00000001 26'-----------0------0-0---0- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------100---0- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------110---0- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------0---0- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------0------0-10-00- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1010-00- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1110-00- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------10-00- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'--------------------11000- -> 8'10000000 16'0100000001000000
  transition: 8'00000001 26'-----------0------0-11100- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1011100- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1111100- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------11100- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'--------------------1-010- -> 8'10000000 16'0100000001000000
  transition: 8'00000001 26'-----------0------0-10110- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1010110- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1110110- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------10110- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------0------0-11110- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1011110- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1111110- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------11110- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'----------------------0-1- -> 8'10000000 16'0100000001000000
  transition: 8'00000001 26'-----------0------0-0-1-1- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------100-1-1- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------110-1-1- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------0-1-1- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------0------0-10101- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1010101- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1110101- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------10101- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------0------0-11101- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1011101- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1111101- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------11101- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------0------0-10111- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1010111- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1110111- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------10111- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------0------0-11111- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1011111- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1111111- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------11111- -> 8'01000000 16'0010000001000000
Extracting FSM `\picorv32.mem_wordsize' from module `\colorlight_i5'.
  found $dff cell for state register: $flatten\picorv32.$procdff$9805
  root of input selection tree: $flatten\picorv32.$0\mem_wordsize[1:0]
  found ctrl input: $flatten\picorv32.$logic_not$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1136$2764_Y
  found ctrl input: $flatten\picorv32.$procmux$3382_CMP
  found ctrl input: $flatten\picorv32.$procmux$3383_CMP
  found ctrl input: $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2806_Y
  found ctrl input: $flatten\picorv32.$logic_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1857$2974_Y
  found ctrl input: \picorv32.mem_do_rdata
  found ctrl input: \picorv32.instr_lw
  found ctrl input: $flatten\picorv32.$logic_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1887$2983_Y
  found ctrl input: $flatten\picorv32.$logic_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1886$2982_Y
  found state code: 2'00
  found state code: 2'01
  found state code: 2'10
  found ctrl input: \picorv32.mem_do_wdata
  found ctrl input: \picorv32.instr_sw
  found ctrl input: \picorv32.instr_sh
  found ctrl input: \picorv32.instr_sb
  found ctrl output: $flatten\picorv32.$procmux$6141_CMP
  found ctrl output: $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1930$3001_Y
  found ctrl output: $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1923$2994_Y
  ctrl inputs: { \picorv32.mem_do_rdata \picorv32.mem_do_wdata \picorv32.instr_lw \picorv32.instr_sb \picorv32.instr_sh \picorv32.instr_sw $flatten\picorv32.$logic_not$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1136$2764_Y $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2806_Y $flatten\picorv32.$logic_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1857$2974_Y $flatten\picorv32.$logic_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1886$2982_Y $flatten\picorv32.$logic_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1887$2983_Y $flatten\picorv32.$procmux$3382_CMP $flatten\picorv32.$procmux$3383_CMP }
  ctrl outputs: { $flatten\picorv32.$0\mem_wordsize[1:0] $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1923$2994_Y $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1930$3001_Y $flatten\picorv32.$procmux$6141_CMP }
  transition:       2'00 13'------00---00 ->       2'00 5'00100
  transition:       2'00 13'------01----- ->       2'00 5'00100
  transition:       2'00 13'------0-0---1 ->       2'00 5'00100
  transition:       2'00 13'-0-0000-1---1 ->       2'00 5'00100
  transition:       2'00 13'-0-1--0-1---1 ->       2'10 5'10100
  transition:       2'00 13'-0--1-0-1---1 ->       2'01 5'01100
  transition:       2'00 13'-0---10-1---1 ->       2'00 5'00100
  transition:       2'00 13'-1----0-1---1 ->       2'00 5'00100
  transition:       2'00 13'------0-0--1- ->       2'00 5'00100
  transition:       2'00 13'0-0---0-1001- ->       2'00 5'00100
  transition:       2'00 13'0-----0-11-1- ->       2'10 5'10100
  transition:       2'00 13'0-----0-1-11- ->       2'01 5'01100
  transition:       2'00 13'0-1---0-1--1- ->       2'00 5'00100
  transition:       2'00 13'1-----0-1--1- ->       2'00 5'00100
  transition:       2'00 13'------1------ ->       2'00 5'00100
  transition:       2'10 13'------00---00 ->       2'10 5'10001
  transition:       2'10 13'------01----- ->       2'00 5'00001
  transition:       2'10 13'------0-0---1 ->       2'10 5'10001
  transition:       2'10 13'-0-0000-1---1 ->       2'10 5'10001
  transition:       2'10 13'-0-1--0-1---1 ->       2'10 5'10001
  transition:       2'10 13'-0--1-0-1---1 ->       2'01 5'01001
  transition:       2'10 13'-0---10-1---1 ->       2'00 5'00001
  transition:       2'10 13'-1----0-1---1 ->       2'10 5'10001
  transition:       2'10 13'------0-0--1- ->       2'10 5'10001
  transition:       2'10 13'0-0---0-1001- ->       2'10 5'10001
  transition:       2'10 13'0-----0-11-1- ->       2'10 5'10001
  transition:       2'10 13'0-----0-1-11- ->       2'01 5'01001
  transition:       2'10 13'0-1---0-1--1- ->       2'00 5'00001
  transition:       2'10 13'1-----0-1--1- ->       2'10 5'10001
  transition:       2'10 13'------1------ ->       2'10 5'10001
  transition:       2'01 13'------00---00 ->       2'01 5'01010
  transition:       2'01 13'------01----- ->       2'00 5'00010
  transition:       2'01 13'------0-0---1 ->       2'01 5'01010
  transition:       2'01 13'-0-0000-1---1 ->       2'01 5'01010
  transition:       2'01 13'-0-1--0-1---1 ->       2'10 5'10010
  transition:       2'01 13'-0--1-0-1---1 ->       2'01 5'01010
  transition:       2'01 13'-0---10-1---1 ->       2'00 5'00010
  transition:       2'01 13'-1----0-1---1 ->       2'01 5'01010
  transition:       2'01 13'------0-0--1- ->       2'01 5'01010
  transition:       2'01 13'0-0---0-1001- ->       2'01 5'01010
  transition:       2'01 13'0-----0-11-1- ->       2'10 5'10010
  transition:       2'01 13'0-----0-1-11- ->       2'01 5'01010
  transition:       2'01 13'0-1---0-1--1- ->       2'00 5'00010
  transition:       2'01 13'1-----0-1--1- ->       2'01 5'01010
  transition:       2'01 13'------1------ ->       2'01 5'01010

4.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\picorv32.mem_wordsize$10522' from module `\colorlight_i5'.
Optimizing FSM `$fsm$\picorv32.cpu_state$10512' from module `\colorlight_i5'.
  Merging pattern 26'-----------0--------11100- and 26'-----------0--------11101- from group (0 0 16'0100000000000001).
  Merging pattern 26'-----------0--------10110- and 26'-----------0--------10111- from group (0 0 16'0100000000000001).
  Merging pattern 26'-----------0--------11110- and 26'-----------0--------11111- from group (0 0 16'0100000000000001).
  Merging pattern 26'-----------0--------11101- and 26'-----------0--------11100- from group (0 0 16'0100000000000001).
  Merging pattern 26'-----------0--------10111- and 26'-----------0--------10110- from group (0 0 16'0100000000000001).
  Merging pattern 26'-----------0--------11111- and 26'-----------0--------11110- from group (0 0 16'0100000000000001).
  Merging pattern 26'-----------0--------1110-- and 26'-----------0--------1111-- from group (0 0 16'0100000000000001).
  Merging pattern 26'-----------0--------1111-- and 26'-----------0--------1110-- from group (0 0 16'0100000000000001).
  Merging pattern 26'-----------1--------11100- and 26'-----------1--------11101- from group (0 1 16'0010000000000001).
  Merging pattern 26'-----------1--------10110- and 26'-----------1--------10111- from group (0 1 16'0010000000000001).
  Merging pattern 26'-----------1--------11110- and 26'-----------1--------11111- from group (0 1 16'0010000000000001).
  Merging pattern 26'-----------1--------11101- and 26'-----------1--------11100- from group (0 1 16'0010000000000001).
  Merging pattern 26'-----------1--------10111- and 26'-----------1--------10110- from group (0 1 16'0010000000000001).
  Merging pattern 26'-----------1--------11111- and 26'-----------1--------11110- from group (0 1 16'0010000000000001).
  Merging pattern 26'-----------1--------1110-- and 26'-----------1--------1111-- from group (0 1 16'0010000000000001).
  Merging pattern 26'-----------1--------1111-- and 26'-----------1--------1110-- from group (0 1 16'0010000000000001).
  Merging pattern 26'------0----000------11100- and 26'------0----000------11101- from group (1 1 16'1010000000000000).
  Merging pattern 26'----1-1----000------11100- and 26'----1-1----000------11101- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------001------11100- and 26'-----------001------11101- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------01-------11100- and 26'-----------01-------11101- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------1--------11100- and 26'-----------1--------11101- from group (1 1 16'1010000000000000).
  Merging pattern 26'------0----000------10110- and 26'------0----000------10111- from group (1 1 16'1010000000000000).
  Merging pattern 26'----1-1----000------10110- and 26'----1-1----000------10111- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------001------10110- and 26'-----------001------10111- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------01-------10110- and 26'-----------01-------10111- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------1--------10110- and 26'-----------1--------10111- from group (1 1 16'1010000000000000).
  Merging pattern 26'------0----000------11110- and 26'------0----000------11111- from group (1 1 16'1010000000000000).
  Merging pattern 26'----1-1----000------11110- and 26'----1-1----000------11111- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------001------11110- and 26'-----------001------11111- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------01-------11110- and 26'-----------01-------11111- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------1--------11110- and 26'-----------1--------11111- from group (1 1 16'1010000000000000).
  Merging pattern 26'------0----000------11101- and 26'------0----000------11100- from group (1 1 16'1010000000000000).
  Merging pattern 26'----1-1----000------11101- and 26'----1-1----000------11100- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------001------11101- and 26'-----------001------11100- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------01-------11101- and 26'-----------01-------11100- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------1--------11101- and 26'-----------1--------11100- from group (1 1 16'1010000000000000).
  Merging pattern 26'------0----000------10111- and 26'------0----000------10110- from group (1 1 16'1010000000000000).
  Merging pattern 26'----1-1----000------10111- and 26'----1-1----000------10110- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------001------10111- and 26'-----------001------10110- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------01-------10111- and 26'-----------01-------10110- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------1--------10111- and 26'-----------1--------10110- from group (1 1 16'1010000000000000).
  Merging pattern 26'------0----000------11111- and 26'------0----000------11110- from group (1 1 16'1010000000000000).
  Merging pattern 26'----1-1----000------11111- and 26'----1-1----000------11110- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------001------11111- and 26'-----------001------11110- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------01-------11111- and 26'-----------01-------11110- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------1--------11111- and 26'-----------1--------11110- from group (1 1 16'1010000000000000).
  Merging pattern 26'------0----000------1110-- and 26'------0----000------1111-- from group (1 1 16'1010000000000000).
  Merging pattern 26'----1-1----000------1110-- and 26'----1-1----000------1111-- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------001------1110-- and 26'-----------001------1111-- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------01-------1110-- and 26'-----------01-------1111-- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------1--------1110-- and 26'-----------1--------1111-- from group (1 1 16'1010000000000000).
  Merging pattern 26'------0----000------1111-- and 26'------0----000------1110-- from group (1 1 16'1010000000000000).
  Merging pattern 26'----1-1----000------1111-- and 26'----1-1----000------1110-- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------001------1111-- and 26'-----------001------1110-- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------01-------1111-- and 26'-----------01-------1110-- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------1--------1111-- and 26'-----------1--------1110-- from group (1 1 16'1010000000000000).
  Merging pattern 26'----0-1----000------11100- and 26'----0-1----000------11101- from group (1 2 16'1001000000000000).
  Merging pattern 26'----0-1----000------10110- and 26'----0-1----000------10111- from group (1 2 16'1001000000000000).
  Merging pattern 26'----0-1----000------11110- and 26'----0-1----000------11111- from group (1 2 16'1001000000000000).
  Merging pattern 26'----0-1----000------11101- and 26'----0-1----000------11100- from group (1 2 16'1001000000000000).
  Merging pattern 26'----0-1----000------10111- and 26'----0-1----000------10110- from group (1 2 16'1001000000000000).
  Merging pattern 26'----0-1----000------11111- and 26'----0-1----000------11110- from group (1 2 16'1001000000000000).
  Merging pattern 26'----0-1----000------1110-- and 26'----0-1----000------1111-- from group (1 2 16'1001000000000000).
  Merging pattern 26'----0-1----000------1111-- and 26'----0-1----000------1110-- from group (1 2 16'1001000000000000).
  Merging pattern 26'--0--1-----0--10----11100- and 26'--0--1-----0--10----11101- from group (2 0 16'0100000000000010).
  Merging pattern 26'--0--1-----0--10----10110- and 26'--0--1-----0--10----10111- from group (2 0 16'0100000000000010).
  Merging pattern 26'--0--1-----0--10----11110- and 26'--0--1-----0--10----11111- from group (2 0 16'0100000000000010).
  Merging pattern 26'--0--1-----0--10----11101- and 26'--0--1-----0--10----11100- from group (2 0 16'0100000000000010).
  Merging pattern 26'--0--1-----0--10----10111- and 26'--0--1-----0--10----10110- from group (2 0 16'0100000000000010).
  Merging pattern 26'--0--1-----0--10----11111- and 26'--0--1-----0--10----11110- from group (2 0 16'0100000000000010).
  Merging pattern 26'--0--1-----0--10----1110-- and 26'--0--1-----0--10----1111-- from group (2 0 16'0100000000000010).
  Merging pattern 26'--0--1-----0--10----1111-- and 26'--0--1-----0--10----1110-- from group (2 0 16'0100000000000010).
  Merging pattern 26'--0--1-----0--11----11100- and 26'--0--1-----0--11----11101- from group (2 1 16'0010000000000010).
  Merging pattern 26'--1--1-----0--------11100- and 26'--1--1-----0--------11101- from group (2 1 16'0010000000000010).
  Merging pattern 26'-1---------0--------11100- and 26'-1---------0--------11101- from group (2 1 16'0010000000000010).
  Merging pattern 26'-----------1--------11100- and 26'-----------1--------11101- from group (2 1 16'0010000000000010).
  Merging pattern 26'--0--1-----0--11----10110- and 26'--0--1-----0--11----10111- from group (2 1 16'0010000000000010).
  Merging pattern 26'--1--1-----0--------10110- and 26'--1--1-----0--------10111- from group (2 1 16'0010000000000010).
  Merging pattern 26'-1---------0--------10110- and 26'-1---------0--------10111- from group (2 1 16'0010000000000010).
  Merging pattern 26'-----------1--------10110- and 26'-----------1--------10111- from group (2 1 16'0010000000000010).
  Merging pattern 26'--0--1-----0--11----11110- and 26'--0--1-----0--11----11111- from group (2 1 16'0010000000000010).
  Merging pattern 26'--1--1-----0--------11110- and 26'--1--1-----0--------11111- from group (2 1 16'0010000000000010).
  Merging pattern 26'-1---------0--------11110- and 26'-1---------0--------11111- from group (2 1 16'0010000000000010).
  Merging pattern 26'-----------1--------11110- and 26'-----------1--------11111- from group (2 1 16'0010000000000010).
  Merging pattern 26'--0--1-----0--11----11101- and 26'--0--1-----0--11----11100- from group (2 1 16'0010000000000010).
  Merging pattern 26'--1--1-----0--------11101- and 26'--1--1-----0--------11100- from group (2 1 16'0010000000000010).
  Merging pattern 26'-1---------0--------11101- and 26'-1---------0--------11100- from group (2 1 16'0010000000000010).
  Merging pattern 26'-----------1--------11101- and 26'-----------1--------11100- from group (2 1 16'0010000000000010).
  Merging pattern 26'--0--1-----0--11----10111- and 26'--0--1-----0--11----10110- from group (2 1 16'0010000000000010).
  Merging pattern 26'--1--1-----0--------10111- and 26'--1--1-----0--------10110- from group (2 1 16'0010000000000010).
  Merging pattern 26'-1---------0--------10111- and 26'-1---------0--------10110- from group (2 1 16'0010000000000010).
  Merging pattern 26'-----------1--------10111- and 26'-----------1--------10110- from group (2 1 16'0010000000000010).
  Merging pattern 26'--0--1-----0--11----11111- and 26'--0--1-----0--11----11110- from group (2 1 16'0010000000000010).
  Merging pattern 26'--1--1-----0--------11111- and 26'--1--1-----0--------11110- from group (2 1 16'0010000000000010).
  Merging pattern 26'-1---------0--------11111- and 26'-1---------0--------11110- from group (2 1 16'0010000000000010).
  Merging pattern 26'-----------1--------11111- and 26'-----------1--------11110- from group (2 1 16'0010000000000010).
  Merging pattern 26'--0--1-----0--11----1110-- and 26'--0--1-----0--11----1111-- from group (2 1 16'0010000000000010).
  Merging pattern 26'--1--1-----0--------1110-- and 26'--1--1-----0--------1111-- from group (2 1 16'0010000000000010).
  Merging pattern 26'-1---------0--------1110-- and 26'-1---------0--------1111-- from group (2 1 16'0010000000000010).
  Merging pattern 26'-----------1--------1110-- and 26'-----------1--------1111-- from group (2 1 16'0010000000000010).
  Merging pattern 26'--0--1-----0--11----1111-- and 26'--0--1-----0--11----1110-- from group (2 1 16'0010000000000010).
  Merging pattern 26'--1--1-----0--------1111-- and 26'--1--1-----0--------1110-- from group (2 1 16'0010000000000010).
  Merging pattern 26'-1---------0--------1111-- and 26'-1---------0--------1110-- from group (2 1 16'0010000000000010).
  Merging pattern 26'-----------1--------1111-- and 26'-----------1--------1110-- from group (2 1 16'0010000000000010).
  Merging pattern 26'--0--1-----0--0-----11100- and 26'--0--1-----0--0-----11101- from group (2 2 16'0001000000000010).
  Merging pattern 26'--0--1-----0--0-----10110- and 26'--0--1-----0--0-----10111- from group (2 2 16'0001000000000010).
  Merging pattern 26'--0--1-----0--0-----11110- and 26'--0--1-----0--0-----11111- from group (2 2 16'0001000000000010).
  Merging pattern 26'--0--1-----0--0-----11101- and 26'--0--1-----0--0-----11100- from group (2 2 16'0001000000000010).
  Merging pattern 26'--0--1-----0--0-----10111- and 26'--0--1-----0--0-----10110- from group (2 2 16'0001000000000010).
  Merging pattern 26'--0--1-----0--0-----11111- and 26'--0--1-----0--0-----11110- from group (2 2 16'0001000000000010).
  Merging pattern 26'--0--1-----0--0-----1110-- and 26'--0--1-----0--0-----1111-- from group (2 2 16'0001000000000010).
  Merging pattern 26'--0--1-----0--0-----1111-- and 26'--0--1-----0--0-----1110-- from group (2 2 16'0001000000000010).
  Merging pattern 26'00---0-000-0----0---11100- and 26'00---0-000-0----0---11101- from group (2 3 16'0000010000000010).
  Merging pattern 26'1----------0--------11100- and 26'1----------0--------11101- from group (2 3 16'0000010000000010).
  Merging pattern 26'00---0-000-0----0---10110- and 26'00---0-000-0----0---10111- from group (2 3 16'0000010000000010).
  Merging pattern 26'1----------0--------10110- and 26'1----------0--------10111- from group (2 3 16'0000010000000010).
  Merging pattern 26'00---0-000-0----0---11110- and 26'00---0-000-0----0---11111- from group (2 3 16'0000010000000010).
  Merging pattern 26'1----------0--------11110- and 26'1----------0--------11111- from group (2 3 16'0000010000000010).
  Merging pattern 26'00---0-000-0----0---11101- and 26'00---0-000-0----0---11100- from group (2 3 16'0000010000000010).
  Merging pattern 26'1----------0--------11101- and 26'1----------0--------11100- from group (2 3 16'0000010000000010).
  Merging pattern 26'00---0-000-0----0---10111- and 26'00---0-000-0----0---10110- from group (2 3 16'0000010000000010).
  Merging pattern 26'1----------0--------10111- and 26'1----------0--------10110- from group (2 3 16'0000010000000010).
  Merging pattern 26'00---0-000-0----0---11111- and 26'00---0-000-0----0---11110- from group (2 3 16'0000010000000010).
  Merging pattern 26'1----------0--------11111- and 26'1----------0--------11110- from group (2 3 16'0000010000000010).
  Merging pattern 26'00---0-000-0----0---1110-- and 26'00---0-000-0----0---1111-- from group (2 3 16'0000010000000010).
  Merging pattern 26'1----------0--------1110-- and 26'1----------0--------1111-- from group (2 3 16'0000010000000010).
  Merging pattern 26'00---0-000-0----0---1111-- and 26'00---0-000-0----0---1110-- from group (2 3 16'0000010000000010).
  Merging pattern 26'1----------0--------1111-- and 26'1----------0--------1110-- from group (2 3 16'0000010000000010).
  Merging pattern 26'00-----0-1-0----0---11100- and 26'00-----0-1-0----0---11101- from group (2 4 16'0000001000000010).
  Merging pattern 26'-------1---0--------11100- and 26'-------1---0--------11101- from group (2 4 16'0000001000000010).
  Merging pattern 26'00-----0-1-0----0---10110- and 26'00-----0-1-0----0---10111- from group (2 4 16'0000001000000010).
  Merging pattern 26'-------1---0--------10110- and 26'-------1---0--------10111- from group (2 4 16'0000001000000010).
  Merging pattern 26'00-----0-1-0----0---11110- and 26'00-----0-1-0----0---11111- from group (2 4 16'0000001000000010).
  Merging pattern 26'-------1---0--------11110- and 26'-------1---0--------11111- from group (2 4 16'0000001000000010).
  Merging pattern 26'00-----0-1-0----0---11101- and 26'00-----0-1-0----0---11100- from group (2 4 16'0000001000000010).
  Merging pattern 26'-------1---0--------11101- and 26'-------1---0--------11100- from group (2 4 16'0000001000000010).
  Merging pattern 26'00-----0-1-0----0---10111- and 26'00-----0-1-0----0---10110- from group (2 4 16'0000001000000010).
  Merging pattern 26'-------1---0--------10111- and 26'-------1---0--------10110- from group (2 4 16'0000001000000010).
  Merging pattern 26'00-----0-1-0----0---11111- and 26'00-----0-1-0----0---11110- from group (2 4 16'0000001000000010).
  Merging pattern 26'-------1---0--------11111- and 26'-------1---0--------11110- from group (2 4 16'0000001000000010).
  Merging pattern 26'00-----0-1-0----0---1110-- and 26'00-----0-1-0----0---1111-- from group (2 4 16'0000001000000010).
  Merging pattern 26'-------1---0--------1110-- and 26'-------1---0--------1111-- from group (2 4 16'0000001000000010).
  Merging pattern 26'00-----0-1-0----0---1111-- and 26'00-----0-1-0----0---1110-- from group (2 4 16'0000001000000010).
  Merging pattern 26'-------1---0--------1111-- and 26'-------1---0--------1110-- from group (2 4 16'0000001000000010).
  Merging pattern 26'00-----01--0----0---11100- and 26'00-----01--0----0---11101- from group (2 5 16'0000000100000010).
  Merging pattern 26'00-----01--0----0---10110- and 26'00-----01--0----0---10111- from group (2 5 16'0000000100000010).
  Merging pattern 26'00-----01--0----0---11110- and 26'00-----01--0----0---11111- from group (2 5 16'0000000100000010).
  Merging pattern 26'00-----01--0----0---11101- and 26'00-----01--0----0---11100- from group (2 5 16'0000000100000010).
  Merging pattern 26'00-----01--0----0---10111- and 26'00-----01--0----0---10110- from group (2 5 16'0000000100000010).
  Merging pattern 26'00-----01--0----0---11111- and 26'00-----01--0----0---11110- from group (2 5 16'0000000100000010).
  Merging pattern 26'00-----01--0----0---1110-- and 26'00-----01--0----0---1111-- from group (2 5 16'0000000100000010).
  Merging pattern 26'00-----01--0----0---1111-- and 26'00-----01--0----0---1110-- from group (2 5 16'0000000100000010).
  Merging pattern 26'-----------0----1---11100- and 26'-----------0----1---11101- from group (2 6 16'0000000010000010).
  Merging pattern 26'-----------0----1---10110- and 26'-----------0----1---10111- from group (2 6 16'0000000010000010).
  Merging pattern 26'-----------0----1---11110- and 26'-----------0----1---11111- from group (2 6 16'0000000010000010).
  Merging pattern 26'-----------0----1---11101- and 26'-----------0----1---11100- from group (2 6 16'0000000010000010).
  Merging pattern 26'-----------0----1---10111- and 26'-----------0----1---10110- from group (2 6 16'0000000010000010).
  Merging pattern 26'-----------0----1---11111- and 26'-----------0----1---11110- from group (2 6 16'0000000010000010).
  Merging pattern 26'-----------0----1---1110-- and 26'-----------0----1---1111-- from group (2 6 16'0000000010000010).
  Merging pattern 26'-----------0----1---1111-- and 26'-----------0----1---1110-- from group (2 6 16'0000000010000010).
  Merging pattern 26'----------00--------11100- and 26'----------00--------11101- from group (3 1 16'0010000000001000).
  Merging pattern 26'---1------10--------11100- and 26'---1------10--------11101- from group (3 1 16'0010000000001000).
  Merging pattern 26'-----------1--------11100- and 26'-----------1--------11101- from group (3 1 16'0010000000001000).
  Merging pattern 26'----------00--------10110- and 26'----------00--------10111- from group (3 1 16'0010000000001000).
  Merging pattern 26'---1------10--------10110- and 26'---1------10--------10111- from group (3 1 16'0010000000001000).
  Merging pattern 26'-----------1--------10110- and 26'-----------1--------10111- from group (3 1 16'0010000000001000).
  Merging pattern 26'----------00--------11110- and 26'----------00--------11111- from group (3 1 16'0010000000001000).
  Merging pattern 26'---1------10--------11110- and 26'---1------10--------11111- from group (3 1 16'0010000000001000).
  Merging pattern 26'-----------1--------11110- and 26'-----------1--------11111- from group (3 1 16'0010000000001000).
  Merging pattern 26'----------00--------11101- and 26'----------00--------11100- from group (3 1 16'0010000000001000).
  Merging pattern 26'---1------10--------11101- and 26'---1------10--------11100- from group (3 1 16'0010000000001000).
  Merging pattern 26'-----------1--------11101- and 26'-----------1--------11100- from group (3 1 16'0010000000001000).
  Merging pattern 26'----------00--------10111- and 26'----------00--------10110- from group (3 1 16'0010000000001000).
  Merging pattern 26'---1------10--------10111- and 26'---1------10--------10110- from group (3 1 16'0010000000001000).
  Merging pattern 26'-----------1--------10111- and 26'-----------1--------10110- from group (3 1 16'0010000000001000).
  Merging pattern 26'----------00--------11111- and 26'----------00--------11110- from group (3 1 16'0010000000001000).
  Merging pattern 26'---1------10--------11111- and 26'---1------10--------11110- from group (3 1 16'0010000000001000).
  Merging pattern 26'-----------1--------11111- and 26'-----------1--------11110- from group (3 1 16'0010000000001000).
  Merging pattern 26'----------00--------1110-- and 26'----------00--------1111-- from group (3 1 16'0010000000001000).
  Merging pattern 26'---1------10--------1110-- and 26'---1------10--------1111-- from group (3 1 16'0010000000001000).
  Merging pattern 26'-----------1--------1110-- and 26'-----------1--------1111-- from group (3 1 16'0010000000001000).
  Merging pattern 26'----------00--------1111-- and 26'----------00--------1110-- from group (3 1 16'0010000000001000).
  Merging pattern 26'---1------10--------1111-- and 26'---1------10--------1110-- from group (3 1 16'0010000000001000).
  Merging pattern 26'-----------1--------1111-- and 26'-----------1--------1110-- from group (3 1 16'0010000000001000).
  Merging pattern 26'---0------10--------11100- and 26'---0------10--------11101- from group (3 3 16'0000010000001000).
  Merging pattern 26'---0------10--------10110- and 26'---0------10--------10111- from group (3 3 16'0000010000001000).
  Merging pattern 26'---0------10--------11110- and 26'---0------10--------11111- from group (3 3 16'0000010000001000).
  Merging pattern 26'---0------10--------11101- and 26'---0------10--------11100- from group (3 3 16'0000010000001000).
  Merging pattern 26'---0------10--------10111- and 26'---0------10--------10110- from group (3 3 16'0000010000001000).
  Merging pattern 26'---0------10--------11111- and 26'---0------10--------11110- from group (3 3 16'0000010000001000).
  Merging pattern 26'---0------10--------1110-- and 26'---0------10--------1111-- from group (3 3 16'0000010000001000).
  Merging pattern 26'---0------10--------1111-- and 26'---0------10--------1110-- from group (3 3 16'0000010000001000).
  Merging pattern 26'-----------0-----1--11100- and 26'-----------0-----1--11101- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------1--------11100- and 26'-----------1--------11101- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------0-----1--10110- and 26'-----------0-----1--10111- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------1--------10110- and 26'-----------1--------10111- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------0-----1--11110- and 26'-----------0-----1--11111- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------1--------11110- and 26'-----------1--------11111- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------0-----1--11101- and 26'-----------0-----1--11100- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------1--------11101- and 26'-----------1--------11100- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------0-----1--10111- and 26'-----------0-----1--10110- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------1--------10111- and 26'-----------1--------10110- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------0-----1--11111- and 26'-----------0-----1--11110- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------1--------11111- and 26'-----------1--------11110- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------0-----1--1110-- and 26'-----------0-----1--1111-- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------1--------1110-- and 26'-----------1--------1111-- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------0-----1--1111-- and 26'-----------0-----1--1110-- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------1--------1111-- and 26'-----------1--------1110-- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------0-----0--11100- and 26'-----------0-----0--11101- from group (4 4 16'0000001000010000).
  Merging pattern 26'-----------0-----0--10110- and 26'-----------0-----0--10111- from group (4 4 16'0000001000010000).
  Merging pattern 26'-----------0-----0--11110- and 26'-----------0-----0--11111- from group (4 4 16'0000001000010000).
  Merging pattern 26'-----------0-----0--11101- and 26'-----------0-----0--11100- from group (4 4 16'0000001000010000).
  Merging pattern 26'-----------0-----0--10111- and 26'-----------0-----0--10110- from group (4 4 16'0000001000010000).
  Merging pattern 26'-----------0-----0--11111- and 26'-----------0-----0--11110- from group (4 4 16'0000001000010000).
  Merging pattern 26'-----------0-----0--1110-- and 26'-----------0-----0--1111-- from group (4 4 16'0000001000010000).
  Merging pattern 26'-----------0-----0--1111-- and 26'-----------0-----0--1110-- from group (4 4 16'0000001000010000).
  Merging pattern 26'-----------0------1111100- and 26'-----------0------1111101- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------1--------11100- and 26'-----------1--------11101- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------0------1110110- and 26'-----------0------1110111- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------1--------10110- and 26'-----------1--------10111- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------0------1111110- and 26'-----------0------1111111- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------1--------11110- and 26'-----------1--------11111- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------0------1111101- and 26'-----------0------1111100- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------1--------11101- and 26'-----------1--------11100- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------0------1110111- and 26'-----------0------1110110- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------1--------10111- and 26'-----------1--------10110- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------0------1111111- and 26'-----------0------1111110- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------1--------11111- and 26'-----------1--------11110- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------0------111110-- and 26'-----------0------111111-- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------1--------1110-- and 26'-----------1--------1111-- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------0------111111-- and 26'-----------0------111110-- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------1--------1111-- and 26'-----------1--------1110-- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------0------1011100- and 26'-----------0------1011101- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------0-11100- and 26'-----------0------0-11101- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------1010110- and 26'-----------0------1010111- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------0-10110- and 26'-----------0------0-10111- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------1011110- and 26'-----------0------1011111- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------0-11110- and 26'-----------0------0-11111- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------1011101- and 26'-----------0------1011100- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------0-11101- and 26'-----------0------0-11100- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------1010111- and 26'-----------0------1010110- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------0-10111- and 26'-----------0------0-10110- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------1011111- and 26'-----------0------1011110- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------0-11111- and 26'-----------0------0-11110- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------101110-- and 26'-----------0------101111-- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------0-1110-- and 26'-----------0------0-1111-- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------101111-- and 26'-----------0------101110-- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------0-1111-- and 26'-----------0------0-1110-- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------1111100- and 26'-----------0------1111101- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------1--------11100- and 26'-----------1--------11101- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------0------1110110- and 26'-----------0------1110111- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------1--------10110- and 26'-----------1--------10111- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------0------1111110- and 26'-----------0------1111111- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------1--------11110- and 26'-----------1--------11111- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------0------1111101- and 26'-----------0------1111100- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------1--------11101- and 26'-----------1--------11100- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------0------1110111- and 26'-----------0------1110110- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------1--------10111- and 26'-----------1--------10110- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------0------1111111- and 26'-----------0------1111110- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------1--------11111- and 26'-----------1--------11110- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------0------111110-- and 26'-----------0------111111-- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------1--------1110-- and 26'-----------1--------1111-- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------0------111111-- and 26'-----------0------111110-- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------1--------1111-- and 26'-----------1--------1110-- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------0------1011100- and 26'-----------0------1011101- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------0-11100- and 26'-----------0------0-11101- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------1010110- and 26'-----------0------1010111- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------0-10110- and 26'-----------0------0-10111- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------1011110- and 26'-----------0------1011111- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------0-11110- and 26'-----------0------0-11111- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------1011101- and 26'-----------0------1011100- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------0-11101- and 26'-----------0------0-11100- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------1010111- and 26'-----------0------1010110- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------0-10111- and 26'-----------0------0-10110- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------1011111- and 26'-----------0------1011110- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------0-11111- and 26'-----------0------0-11110- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------101110-- and 26'-----------0------101111-- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------0-1110-- and 26'-----------0------0-1111-- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------101111-- and 26'-----------0------101110-- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------0-1111-- and 26'-----------0------0-1110-- from group (6 6 16'0000000011000000).
  Removing unused input signal $auto$opt_reduce.cc:137:opt_pmux$10501.

4.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 45 unused cells and 45 unused wires.
<suppressed ~46 debug messages>

4.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\picorv32.cpu_state$10512' from module `\colorlight_i5'.
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [0].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [1].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [2].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [3].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [4].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [5].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [6].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [7].
Optimizing FSM `$fsm$\picorv32.mem_wordsize$10522' from module `\colorlight_i5'.
  Removing unused output signal $flatten\picorv32.$0\mem_wordsize[1:0] [0].
  Removing unused output signal $flatten\picorv32.$0\mem_wordsize[1:0] [1].

4.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\picorv32.cpu_state$10512' from module `\colorlight_i5' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  10000000 -> ------1
  01000000 -> -----1-
  00100000 -> ----1--
  00001000 -> ---1---
  00000100 -> --1----
  00000010 -> -1-----
  00000001 -> 1------
Recoding FSM `$fsm$\picorv32.mem_wordsize$10522' from module `\colorlight_i5' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--

4.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\picorv32.cpu_state$10512' from module `colorlight_i5':
-------------------------------------

  Information on FSM $fsm$\picorv32.cpu_state$10512 (\picorv32.cpu_state):

  Number of input signals:   25
  Number of output signals:   8
  Number of state bits:       7

  Input signals:
    0: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1938$3011_Y
    1: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1930$3003_Y
    2: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1925$3000_Y
    3: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1923$2996_Y
    4: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1922$2993_Y
    5: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1872$2978_Y
    6: $flatten\picorv32.$logic_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1857$2974_Y
    7: $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1831$2956_Y
    8: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1696$2928_Y
    9: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1608$2914_Y
   10: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1605$2910_Y
   11: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1548$2897_Y
   12: $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1538$2889_Y
   13: $flatten\picorv32.$logic_not$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1136$2764_Y
   14: \picorv32.is_beq_bne_blt_bge_bltu_bgeu
   15: \picorv32.is_sll_srl_sra
   16: \picorv32.is_sb_sh_sw
   17: \picorv32.is_slli_srli_srai
   18: \picorv32.decoder_trigger
   19: \picorv32.instr_trap
   20: \picorv32.instr_jal
   21: \picorv32.mem_done
   22: \picorv32.pcpi_int_ready
   23: $auto$opt_reduce.cc:137:opt_pmux$10345
   24: $auto$opt_reduce.cc:137:opt_pmux$10347

  Output signals:
    0: $flatten\picorv32.$procmux$3389_CMP
    1: $flatten\picorv32.$procmux$3387_CMP
    2: $flatten\picorv32.$procmux$3386_CMP
    3: $flatten\picorv32.$procmux$3385_CMP
    4: $flatten\picorv32.$procmux$3384_CMP
    5: $flatten\picorv32.$procmux$3383_CMP
    6: $flatten\picorv32.$procmux$3382_CMP
    7: $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2806_Y

  State encoding:
    0:  7'------1
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 25'--------------------11000   ->     0 8'00000001
      1:     0 25'-----------0--------10-00   ->     0 8'00000001
      2:     0 25'--------------------1-010   ->     0 8'00000001
      3:     0 25'-----------0--------0---0   ->     0 8'00000001
      4:     0 25'-----------0--------10101   ->     0 8'00000001
      5:     0 25'----------------------0-1   ->     0 8'00000001
      6:     0 25'-----------0--------0-1-1   ->     0 8'00000001
      7:     0 25'-----------0--------1011-   ->     0 8'00000001
      8:     0 25'-----------0--------111--   ->     0 8'00000001
      9:     0 25'-----------1--------10-00   ->     1 8'00000001
     10:     0 25'-----------1--------0---0   ->     1 8'00000001
     11:     0 25'-----------1--------10101   ->     1 8'00000001
     12:     0 25'-----------1--------0-1-1   ->     1 8'00000001
     13:     0 25'-----------1--------1011-   ->     1 8'00000001
     14:     0 25'-----------1--------111--   ->     1 8'00000001
     15:     1 25'--------------------11000   ->     0 8'10000000
     16:     1 25'--------------------1-010   ->     0 8'10000000
     17:     1 25'----------------------0-1   ->     0 8'10000000
     18:     1 25'------0----000------10-00   ->     1 8'10000000
     19:     1 25'----1-1----000------10-00   ->     1 8'10000000
     20:     1 25'-----------001------10-00   ->     1 8'10000000
     21:     1 25'-----------01-------10-00   ->     1 8'10000000
     22:     1 25'-----------1--------10-00   ->     1 8'10000000
     23:     1 25'------0----000------0---0   ->     1 8'10000000
     24:     1 25'----1-1----000------0---0   ->     1 8'10000000
     25:     1 25'-----------001------0---0   ->     1 8'10000000
     26:     1 25'-----------01-------0---0   ->     1 8'10000000
     27:     1 25'-----------1--------0---0   ->     1 8'10000000
     28:     1 25'------0----000------10101   ->     1 8'10000000
     29:     1 25'----1-1----000------10101   ->     1 8'10000000
     30:     1 25'-----------001------10101   ->     1 8'10000000
     31:     1 25'-----------01-------10101   ->     1 8'10000000
     32:     1 25'-----------1--------10101   ->     1 8'10000000
     33:     1 25'------0----000------0-1-1   ->     1 8'10000000
     34:     1 25'----1-1----000------0-1-1   ->     1 8'10000000
     35:     1 25'-----------001------0-1-1   ->     1 8'10000000
     36:     1 25'-----------01-------0-1-1   ->     1 8'10000000
     37:     1 25'-----------1--------0-1-1   ->     1 8'10000000
     38:     1 25'------0----000------1011-   ->     1 8'10000000
     39:     1 25'----1-1----000------1011-   ->     1 8'10000000
     40:     1 25'-----------001------1011-   ->     1 8'10000000
     41:     1 25'-----------01-------1011-   ->     1 8'10000000
     42:     1 25'-----------1--------1011-   ->     1 8'10000000
     43:     1 25'------0----000------111--   ->     1 8'10000000
     44:     1 25'----1-1----000------111--   ->     1 8'10000000
     45:     1 25'-----------001------111--   ->     1 8'10000000
     46:     1 25'-----------01-------111--   ->     1 8'10000000
     47:     1 25'-----------1--------111--   ->     1 8'10000000
     48:     1 25'----0-1----000------10-00   ->     2 8'10000000
     49:     1 25'----0-1----000------0---0   ->     2 8'10000000
     50:     1 25'----0-1----000------10101   ->     2 8'10000000
     51:     1 25'----0-1----000------0-1-1   ->     2 8'10000000
     52:     1 25'----0-1----000------1011-   ->     2 8'10000000
     53:     1 25'----0-1----000------111--   ->     2 8'10000000
     54:     2 25'--------------------11000   ->     0 8'00000010
     55:     2 25'--0--1-----0--10----10-00   ->     0 8'00000010
     56:     2 25'--------------------1-010   ->     0 8'00000010
     57:     2 25'--0--1-----0--10----0---0   ->     0 8'00000010
     58:     2 25'--0--1-----0--10----10101   ->     0 8'00000010
     59:     2 25'----------------------0-1   ->     0 8'00000010
     60:     2 25'--0--1-----0--10----0-1-1   ->     0 8'00000010
     61:     2 25'--0--1-----0--10----1011-   ->     0 8'00000010
     62:     2 25'--0--1-----0--10----111--   ->     0 8'00000010
     63:     2 25'--0--1-----0--11----10-00   ->     1 8'00000010
     64:     2 25'--1--1-----0--------10-00   ->     1 8'00000010
     65:     2 25'-1---------0--------10-00   ->     1 8'00000010
     66:     2 25'-----------1--------10-00   ->     1 8'00000010
     67:     2 25'--0--1-----0--11----0---0   ->     1 8'00000010
     68:     2 25'--1--1-----0--------0---0   ->     1 8'00000010
     69:     2 25'-1---------0--------0---0   ->     1 8'00000010
     70:     2 25'-----------1--------0---0   ->     1 8'00000010
     71:     2 25'--0--1-----0--11----10101   ->     1 8'00000010
     72:     2 25'--1--1-----0--------10101   ->     1 8'00000010
     73:     2 25'-1---------0--------10101   ->     1 8'00000010
     74:     2 25'-----------1--------10101   ->     1 8'00000010
     75:     2 25'--0--1-----0--11----0-1-1   ->     1 8'00000010
     76:     2 25'--1--1-----0--------0-1-1   ->     1 8'00000010
     77:     2 25'-1---------0--------0-1-1   ->     1 8'00000010
     78:     2 25'-----------1--------0-1-1   ->     1 8'00000010
     79:     2 25'--0--1-----0--11----1011-   ->     1 8'00000010
     80:     2 25'--1--1-----0--------1011-   ->     1 8'00000010
     81:     2 25'-1---------0--------1011-   ->     1 8'00000010
     82:     2 25'-----------1--------1011-   ->     1 8'00000010
     83:     2 25'--0--1-----0--11----111--   ->     1 8'00000010
     84:     2 25'--1--1-----0--------111--   ->     1 8'00000010
     85:     2 25'-1---------0--------111--   ->     1 8'00000010
     86:     2 25'-----------1--------111--   ->     1 8'00000010
     87:     2 25'--0--1-----0--0-----10-00   ->     2 8'00000010
     88:     2 25'--0--1-----0--0-----0---0   ->     2 8'00000010
     89:     2 25'--0--1-----0--0-----10101   ->     2 8'00000010
     90:     2 25'--0--1-----0--0-----0-1-1   ->     2 8'00000010
     91:     2 25'--0--1-----0--0-----1011-   ->     2 8'00000010
     92:     2 25'--0--1-----0--0-----111--   ->     2 8'00000010
     93:     2 25'00---0-000-0----0---10-00   ->     3 8'00000010
     94:     2 25'1----------0--------10-00   ->     3 8'00000010
     95:     2 25'00---0-000-0----0---0---0   ->     3 8'00000010
     96:     2 25'1----------0--------0---0   ->     3 8'00000010
     97:     2 25'00---0-000-0----0---10101   ->     3 8'00000010
     98:     2 25'1----------0--------10101   ->     3 8'00000010
     99:     2 25'00---0-000-0----0---0-1-1   ->     3 8'00000010
    100:     2 25'1----------0--------0-1-1   ->     3 8'00000010
    101:     2 25'00---0-000-0----0---1011-   ->     3 8'00000010
    102:     2 25'1----------0--------1011-   ->     3 8'00000010
    103:     2 25'00---0-000-0----0---111--   ->     3 8'00000010
    104:     2 25'1----------0--------111--   ->     3 8'00000010
    105:     2 25'00-----0-1-0----0---10-00   ->     4 8'00000010
    106:     2 25'-------1---0--------10-00   ->     4 8'00000010
    107:     2 25'00-----0-1-0----0---0---0   ->     4 8'00000010
    108:     2 25'-------1---0--------0---0   ->     4 8'00000010
    109:     2 25'00-----0-1-0----0---10101   ->     4 8'00000010
    110:     2 25'-------1---0--------10101   ->     4 8'00000010
    111:     2 25'00-----0-1-0----0---0-1-1   ->     4 8'00000010
    112:     2 25'-------1---0--------0-1-1   ->     4 8'00000010
    113:     2 25'00-----0-1-0----0---1011-   ->     4 8'00000010
    114:     2 25'-------1---0--------1011-   ->     4 8'00000010
    115:     2 25'00-----0-1-0----0---111--   ->     4 8'00000010
    116:     2 25'-------1---0--------111--   ->     4 8'00000010
    117:     2 25'00-----01--0----0---10-00   ->     5 8'00000010
    118:     2 25'00-----01--0----0---0---0   ->     5 8'00000010
    119:     2 25'00-----01--0----0---10101   ->     5 8'00000010
    120:     2 25'00-----01--0----0---0-1-1   ->     5 8'00000010
    121:     2 25'00-----01--0----0---1011-   ->     5 8'00000010
    122:     2 25'00-----01--0----0---111--   ->     5 8'00000010
    123:     2 25'-----------0----1---10-00   ->     6 8'00000010
    124:     2 25'-----------0----1---0---0   ->     6 8'00000010
    125:     2 25'-----------0----1---10101   ->     6 8'00000010
    126:     2 25'-----------0----1---0-1-1   ->     6 8'00000010
    127:     2 25'-----------0----1---1011-   ->     6 8'00000010
    128:     2 25'-----------0----1---111--   ->     6 8'00000010
    129:     3 25'--------------------11000   ->     0 8'00001000
    130:     3 25'--------------------1-010   ->     0 8'00001000
    131:     3 25'----------------------0-1   ->     0 8'00001000
    132:     3 25'----------00--------10-00   ->     1 8'00001000
    133:     3 25'---1------10--------10-00   ->     1 8'00001000
    134:     3 25'-----------1--------10-00   ->     1 8'00001000
    135:     3 25'----------00--------0---0   ->     1 8'00001000
    136:     3 25'---1------10--------0---0   ->     1 8'00001000
    137:     3 25'-----------1--------0---0   ->     1 8'00001000
    138:     3 25'----------00--------10101   ->     1 8'00001000
    139:     3 25'---1------10--------10101   ->     1 8'00001000
    140:     3 25'-----------1--------10101   ->     1 8'00001000
    141:     3 25'----------00--------0-1-1   ->     1 8'00001000
    142:     3 25'---1------10--------0-1-1   ->     1 8'00001000
    143:     3 25'-----------1--------0-1-1   ->     1 8'00001000
    144:     3 25'----------00--------1011-   ->     1 8'00001000
    145:     3 25'---1------10--------1011-   ->     1 8'00001000
    146:     3 25'-----------1--------1011-   ->     1 8'00001000
    147:     3 25'----------00--------111--   ->     1 8'00001000
    148:     3 25'---1------10--------111--   ->     1 8'00001000
    149:     3 25'-----------1--------111--   ->     1 8'00001000
    150:     3 25'---0------10--------10-00   ->     3 8'00001000
    151:     3 25'---0------10--------0---0   ->     3 8'00001000
    152:     3 25'---0------10--------10101   ->     3 8'00001000
    153:     3 25'---0------10--------0-1-1   ->     3 8'00001000
    154:     3 25'---0------10--------1011-   ->     3 8'00001000
    155:     3 25'---0------10--------111--   ->     3 8'00001000
    156:     4 25'--------------------11000   ->     0 8'00010000
    157:     4 25'--------------------1-010   ->     0 8'00010000
    158:     4 25'----------------------0-1   ->     0 8'00010000
    159:     4 25'-----------0-----1--10-00   ->     1 8'00010000
    160:     4 25'-----------1--------10-00   ->     1 8'00010000
    161:     4 25'-----------0-----1--0---0   ->     1 8'00010000
    162:     4 25'-----------1--------0---0   ->     1 8'00010000
    163:     4 25'-----------0-----1--10101   ->     1 8'00010000
    164:     4 25'-----------1--------10101   ->     1 8'00010000
    165:     4 25'-----------0-----1--0-1-1   ->     1 8'00010000
    166:     4 25'-----------1--------0-1-1   ->     1 8'00010000
    167:     4 25'-----------0-----1--1011-   ->     1 8'00010000
    168:     4 25'-----------1--------1011-   ->     1 8'00010000
    169:     4 25'-----------0-----1--111--   ->     1 8'00010000
    170:     4 25'-----------1--------111--   ->     1 8'00010000
    171:     4 25'-----------0-----0--10-00   ->     4 8'00010000
    172:     4 25'-----------0-----0--0---0   ->     4 8'00010000
    173:     4 25'-----------0-----0--10101   ->     4 8'00010000
    174:     4 25'-----------0-----0--0-1-1   ->     4 8'00010000
    175:     4 25'-----------0-----0--1011-   ->     4 8'00010000
    176:     4 25'-----------0-----0--111--   ->     4 8'00010000
    177:     5 25'--------------------11000   ->     0 8'00100000
    178:     5 25'--------------------1-010   ->     0 8'00100000
    179:     5 25'----------------------0-1   ->     0 8'00100000
    180:     5 25'-----------0------1110-00   ->     1 8'00100000
    181:     5 25'-----------1--------10-00   ->     1 8'00100000
    182:     5 25'-----------0------110---0   ->     1 8'00100000
    183:     5 25'-----------1--------0---0   ->     1 8'00100000
    184:     5 25'-----------0------1110101   ->     1 8'00100000
    185:     5 25'-----------1--------10101   ->     1 8'00100000
    186:     5 25'-----------0------110-1-1   ->     1 8'00100000
    187:     5 25'-----------1--------0-1-1   ->     1 8'00100000
    188:     5 25'-----------0------111011-   ->     1 8'00100000
    189:     5 25'-----------1--------1011-   ->     1 8'00100000
    190:     5 25'-----------0------11111--   ->     1 8'00100000
    191:     5 25'-----------1--------111--   ->     1 8'00100000
    192:     5 25'-----------0------1010-00   ->     5 8'00100000
    193:     5 25'-----------0------0-10-00   ->     5 8'00100000
    194:     5 25'-----------0------100---0   ->     5 8'00100000
    195:     5 25'-----------0------0-0---0   ->     5 8'00100000
    196:     5 25'-----------0------1010101   ->     5 8'00100000
    197:     5 25'-----------0------0-10101   ->     5 8'00100000
    198:     5 25'-----------0------100-1-1   ->     5 8'00100000
    199:     5 25'-----------0------0-0-1-1   ->     5 8'00100000
    200:     5 25'-----------0------101011-   ->     5 8'00100000
    201:     5 25'-----------0------0-1011-   ->     5 8'00100000
    202:     5 25'-----------0------10111--   ->     5 8'00100000
    203:     5 25'-----------0------0-111--   ->     5 8'00100000
    204:     6 25'--------------------11000   ->     0 8'01000000
    205:     6 25'--------------------1-010   ->     0 8'01000000
    206:     6 25'----------------------0-1   ->     0 8'01000000
    207:     6 25'-----------0------1110-00   ->     1 8'01000000
    208:     6 25'-----------1--------10-00   ->     1 8'01000000
    209:     6 25'-----------0------110---0   ->     1 8'01000000
    210:     6 25'-----------1--------0---0   ->     1 8'01000000
    211:     6 25'-----------0------1110101   ->     1 8'01000000
    212:     6 25'-----------1--------10101   ->     1 8'01000000
    213:     6 25'-----------0------110-1-1   ->     1 8'01000000
    214:     6 25'-----------1--------0-1-1   ->     1 8'01000000
    215:     6 25'-----------0------111011-   ->     1 8'01000000
    216:     6 25'-----------1--------1011-   ->     1 8'01000000
    217:     6 25'-----------0------11111--   ->     1 8'01000000
    218:     6 25'-----------1--------111--   ->     1 8'01000000
    219:     6 25'-----------0------1010-00   ->     6 8'01000000
    220:     6 25'-----------0------0-10-00   ->     6 8'01000000
    221:     6 25'-----------0------100---0   ->     6 8'01000000
    222:     6 25'-----------0------0-0---0   ->     6 8'01000000
    223:     6 25'-----------0------1010101   ->     6 8'01000000
    224:     6 25'-----------0------0-10101   ->     6 8'01000000
    225:     6 25'-----------0------100-1-1   ->     6 8'01000000
    226:     6 25'-----------0------0-0-1-1   ->     6 8'01000000
    227:     6 25'-----------0------101011-   ->     6 8'01000000
    228:     6 25'-----------0------0-1011-   ->     6 8'01000000
    229:     6 25'-----------0------10111--   ->     6 8'01000000
    230:     6 25'-----------0------0-111--   ->     6 8'01000000

-------------------------------------

FSM `$fsm$\picorv32.mem_wordsize$10522' from module `colorlight_i5':
-------------------------------------

  Information on FSM $fsm$\picorv32.mem_wordsize$10522 (\picorv32.mem_wordsize):

  Number of input signals:   13
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: $flatten\picorv32.$procmux$3383_CMP
    1: $flatten\picorv32.$procmux$3382_CMP
    2: $flatten\picorv32.$logic_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1887$2983_Y
    3: $flatten\picorv32.$logic_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1886$2982_Y
    4: $flatten\picorv32.$logic_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1857$2974_Y
    5: $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2806_Y
    6: $flatten\picorv32.$logic_not$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1136$2764_Y
    7: \picorv32.instr_sw
    8: \picorv32.instr_sh
    9: \picorv32.instr_sb
   10: \picorv32.instr_lw
   11: \picorv32.mem_do_wdata
   12: \picorv32.mem_do_rdata

  Output signals:
    0: $flatten\picorv32.$procmux$6141_CMP
    1: $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1930$3001_Y
    2: $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1923$2994_Y

  State encoding:
    0:      3'--1
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'------00---00   ->     0 3'100
      1:     0 13'------0-0---1   ->     0 3'100
      2:     0 13'-0-0000-1---1   ->     0 3'100
      3:     0 13'-0---10-1---1   ->     0 3'100
      4:     0 13'-1----0-1---1   ->     0 3'100
      5:     0 13'0-0---0-1001-   ->     0 3'100
      6:     0 13'------0-0--1-   ->     0 3'100
      7:     0 13'0-1---0-1--1-   ->     0 3'100
      8:     0 13'1-----0-1--1-   ->     0 3'100
      9:     0 13'------01-----   ->     0 3'100
     10:     0 13'------1------   ->     0 3'100
     11:     0 13'-0-1--0-1---1   ->     1 3'100
     12:     0 13'0-----0-11-1-   ->     1 3'100
     13:     0 13'-0--1-0-1---1   ->     2 3'100
     14:     0 13'0-----0-1-11-   ->     2 3'100
     15:     1 13'-0---10-1---1   ->     0 3'001
     16:     1 13'0-1---0-1--1-   ->     0 3'001
     17:     1 13'------01-----   ->     0 3'001
     18:     1 13'------00---00   ->     1 3'001
     19:     1 13'------0-0---1   ->     1 3'001
     20:     1 13'-0-0000-1---1   ->     1 3'001
     21:     1 13'-0-1--0-1---1   ->     1 3'001
     22:     1 13'-1----0-1---1   ->     1 3'001
     23:     1 13'0-0---0-1001-   ->     1 3'001
     24:     1 13'0-----0-11-1-   ->     1 3'001
     25:     1 13'------0-0--1-   ->     1 3'001
     26:     1 13'1-----0-1--1-   ->     1 3'001
     27:     1 13'------1------   ->     1 3'001
     28:     1 13'-0--1-0-1---1   ->     2 3'001
     29:     1 13'0-----0-1-11-   ->     2 3'001
     30:     2 13'-0---10-1---1   ->     0 3'010
     31:     2 13'0-1---0-1--1-   ->     0 3'010
     32:     2 13'------01-----   ->     0 3'010
     33:     2 13'-0-1--0-1---1   ->     1 3'010
     34:     2 13'0-----0-11-1-   ->     1 3'010
     35:     2 13'------00---00   ->     2 3'010
     36:     2 13'------0-0---1   ->     2 3'010
     37:     2 13'-0-0000-1---1   ->     2 3'010
     38:     2 13'-0--1-0-1---1   ->     2 3'010
     39:     2 13'-1----0-1---1   ->     2 3'010
     40:     2 13'0-0---0-1001-   ->     2 3'010
     41:     2 13'0-----0-1-11-   ->     2 3'010
     42:     2 13'------0-0--1-   ->     2 3'010
     43:     2 13'1-----0-1--1-   ->     2 3'010
     44:     2 13'------1------   ->     2 3'010

-------------------------------------

4.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\picorv32.cpu_state$10512' from module `\colorlight_i5'.
Mapping FSM `$fsm$\picorv32.mem_wordsize$10522' from module `\colorlight_i5'.

4.14. Executing OPT pass (performing simple optimizations).

4.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~14 debug messages>

4.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~96 debug messages>
Removed a total of 32 cells.

4.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 4/7 on $pmux $flatten\picorv32.$procmux$4041.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4054.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4054.
    dead port 2/4 on $pmux $flatten\picorv32.$procmux$4101.
    dead port 3/6 on $pmux $flatten\picorv32.$procmux$4289.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4305.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4305.
    dead port 2/5 on $pmux $flatten\picorv32.$procmux$4573.
    dead port 1/4 on $pmux $flatten\picorv32.$procmux$4583.
    dead port 2/4 on $pmux $flatten\picorv32.$procmux$4583.
    dead port 3/4 on $pmux $flatten\picorv32.$procmux$4583.
    dead port 4/4 on $pmux $flatten\picorv32.$procmux$4583.
    dead port 1/3 on $pmux $flatten\picorv32.$procmux$4782.
Removed 13 multiplexer ports.
<suppressed ~2383 debug messages>

4.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$10362: { \picorv32.cpu_state [6:2] \picorv32.cpu_state [0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$10336: { \picorv32.cpu_state [6:4] \picorv32.cpu_state [2:0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$10334: \picorv32.cpu_state [5:0]
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$10332: { \picorv32.cpu_state [6] \picorv32.cpu_state [4:0] }
  Optimizing cells in module \colorlight_i5.
Performed a total of 4 changes.

4.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$10296 ($dff) from module colorlight_i5 (D = $procmux$6723_Y, Q = \wishbone_bridge_wdata_converter_converter_mux, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11333 ($sdff) from module colorlight_i5 (D = $procmux$6721_Y, Q = \wishbone_bridge_wdata_converter_converter_mux).
Adding SRST signal on $procdff$10295 ($dff) from module colorlight_i5 (D = $procmux$6730_Y, Q = \wishbone_bridge_rdata_converter_converter_strobe_all, rval = 1'0).
Adding SRST signal on $procdff$10293 ($dff) from module colorlight_i5 (D = { $procmux$6430_Y $procmux$6706_Y $procmux$6442_Y $procmux$6451_Y }, Q = \wishbone_bridge_rdata_converter_converter_source_payload_data, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11340 ($sdff) from module colorlight_i5 (D = \sdram_slave_p0_rddata, Q = \wishbone_bridge_rdata_converter_converter_source_payload_data [127:96]).
Adding EN signal on $auto$ff.cc:266:slice$11340 ($sdff) from module colorlight_i5 (D = \sdram_slave_p0_rddata, Q = \wishbone_bridge_rdata_converter_converter_source_payload_data [63:32]).
Adding EN signal on $auto$ff.cc:266:slice$11340 ($sdff) from module colorlight_i5 (D = \sdram_slave_p0_rddata, Q = \wishbone_bridge_rdata_converter_converter_source_payload_data [31:0]).
Adding EN signal on $auto$ff.cc:266:slice$11340 ($sdff) from module colorlight_i5 (D = \sdram_slave_p0_rddata, Q = \wishbone_bridge_rdata_converter_converter_source_payload_data [95:64]).
Adding SRST signal on $procdff$10290 ($dff) from module colorlight_i5 (D = $procmux$6764_Y, Q = \wishbone_bridge_rdata_converter_converter_demux, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11353 ($sdff) from module colorlight_i5 (D = $procmux$6762_Y, Q = \wishbone_bridge_rdata_converter_converter_demux).
Adding SRST signal on $procdff$10289 ($dff) from module colorlight_i5 (D = $procmux$6768_Y, Q = \wishbone_bridge_cmd_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11355 ($sdff) from module colorlight_i5 (D = \wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2, Q = \wishbone_bridge_cmd_we).
Adding SRST signal on $procdff$10288 ($dff) from module colorlight_i5 (D = $procmux$6772_Y, Q = \wishbone_bridge_cmd_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11357 ($sdff) from module colorlight_i5 (D = \wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0, Q = \wishbone_bridge_cmd_count).
Adding SRST signal on $procdff$10287 ($dff) from module colorlight_i5 (D = $procmux$6776_Y, Q = \wishbone_bridge_cmd_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11359 ($sdff) from module colorlight_i5 (D = \wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1, Q = \wishbone_bridge_cmd_addr).
Adding SRST signal on $procdff$10286 ($dff) from module colorlight_i5 (D = $or$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4349$910_Y, Q = \wishbone_bridge_aborted, rval = 1'0).
Adding SRST signal on $procdff$10285 ($dff) from module colorlight_i5 (D = $procmux$6784_Y, Q = \storage, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$11366 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \storage).
Adding SRST signal on $procdff$10284 ($dff) from module colorlight_i5 (D = $procmux$6788_Y, Q = \spiflash_phy_storage, rval = 8'00000001).
Adding EN signal on $auto$ff.cc:266:slice$11368 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \spiflash_phy_storage).
Adding EN signal on $procdff$10283 ($dff) from module colorlight_i5 (D = \spiflash_phy_sr_out_cnt_litespiphy_next_value0, Q = \spiflash_phy_sr_out_cnt).
Adding SRST signal on $procdff$10282 ($dff) from module colorlight_i5 (D = $procmux$6796_Y, Q = \spiflash_phy_sr_out, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11371 ($sdff) from module colorlight_i5 (D = $procmux$6796_Y, Q = \spiflash_phy_sr_out).
Adding EN signal on $procdff$10281 ($dff) from module colorlight_i5 (D = \spiflash_phy_sr_in_cnt_litespiphy_next_value1, Q = \spiflash_phy_sr_in_cnt).
Adding SRST signal on $procdff$10280 ($dff) from module colorlight_i5 (D = $procmux$6809_Y, Q = \spiflash_phy_sr_in, rval = 0).
Adding SRST signal on $procdff$10278 ($dff) from module colorlight_i5 (D = { \spiflash_phy_posedge \spiflash_phy_posedge_reg [1] }, Q = \spiflash_phy_posedge_reg, rval = 2'00).
Adding SRST signal on $procdff$10276 ($dff) from module colorlight_i5 (D = $procmux$6817_Y, Q = \spiflash_phy_div, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$11378 ($sdff) from module colorlight_i5 (D = \spiflash_phy_storage, Q = \spiflash_phy_div).
Adding SRST signal on $procdff$10275 ($dff) from module colorlight_i5 (D = $procmux$6822_Y, Q = \spiflash_phy_count, rval = 4'1011).
Adding EN signal on $auto$ff.cc:266:slice$11380 ($sdff) from module colorlight_i5 (D = $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5643$1233_Y, Q = \spiflash_phy_count).
Adding SRST signal on $procdff$10274 ($dff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5631$1230_Y, Q = \spiflash_phy_cnt, rval = 8'00000000).
Adding SRST signal on $procdff$10273 ($dff) from module colorlight_i5 (D = \spiflash_phy_clk, Q = \spiflash_phy_clk_reg, rval = 1'0).
Adding SRST signal on $procdff$10272 ($dff) from module colorlight_i5 (D = $procmux$6830_Y, Q = \spiflash_phy_clk, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11394 ($sdff) from module colorlight_i5 (D = $not$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2886$386_Y, Q = \spiflash_phy_clk).
Adding SRST signal on $procdff$10271 ($dff) from module colorlight_i5 (D = \socbushandler_master, Q = \socbushandler_slaves, rval = 5'00000).
Adding SRST signal on $procdff$10270 ($dff) from module colorlight_i5 (D = $procmux$6837_Y, Q = \socbushandler_count, rval = 20'11110100001001000000).
Adding EN signal on $auto$ff.cc:266:slice$11401 ($sdff) from module colorlight_i5 (D = $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5447$1177_Y, Q = \socbushandler_count).
Adding EN signal on $procdff$10269 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \sdram_wrdata_storage).
Adding SRST signal on $procdff$10267 ($dff) from module colorlight_i5 (D = $procmux$6847_Y, Q = \sdram_twtrcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10266 ($dff) from module colorlight_i5 (D = $procmux$6854_Y [1:0], Q = \sdram_twtrcon_count [1:0], rval = 2'00).
Adding SRST signal on $procdff$10266 ($dff) from module colorlight_i5 (D = $procmux$6857_Y [2], Q = \sdram_twtrcon_count [2], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11414 ($sdff) from module colorlight_i5 (D = $procmux$6857_Y [2], Q = \sdram_twtrcon_count [2]).
Adding EN signal on $auto$ff.cc:266:slice$11411 ($sdff) from module colorlight_i5 (D = $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6202$1352_Y [1:0], Q = \sdram_twtrcon_count [1:0]).
Adding SRST signal on $procdff$10265 ($dff) from module colorlight_i5 (D = $procmux$6866_Y, Q = \sdram_trrdcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10264 ($dff) from module colorlight_i5 (D = $procmux$6870_Y, Q = \sdram_trrdcon_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11420 ($sdff) from module colorlight_i5 (D = $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6172$1346_Y, Q = \sdram_trrdcon_count).
Adding SRST signal on $procdff$10263 ($dff) from module colorlight_i5 (D = $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5664$1236_Y, Q = \sdram_timer_count1, rval = 10'1110101001).
Adding SRST signal on $procdff$10262 ($dff) from module colorlight_i5 (D = $procmux$6880_Y, Q = \sdram_time1, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11427 ($sdff) from module colorlight_i5 (D = $procmux$6880_Y, Q = \sdram_time1).
Adding SRST signal on $procdff$10261 ($dff) from module colorlight_i5 (D = $procmux$6887_Y, Q = \sdram_time0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$11431 ($sdff) from module colorlight_i5 (D = $procmux$6887_Y, Q = \sdram_time0).
Adding SRST signal on $procdff$10260 ($dff) from module colorlight_i5 (D = $procmux$6896_Y, Q = \sdram_tccdcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10259 ($dff) from module colorlight_i5 (D = $procmux$6900_Y, Q = \sdram_tccdcon_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11436 ($sdff) from module colorlight_i5 (D = $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6187$1349_Y, Q = \sdram_tccdcon_count).
Adding SRST signal on $procdff$10258 ($dff) from module colorlight_i5 (D = $procmux$6907_Y, Q = \sdram_storage, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$11440 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [3:0], Q = \sdram_storage).
Adding SRST signal on $procdff$10257 ($dff) from module colorlight_i5 (D = $procmux$6914_Y, Q = \sdram_sequencer_trigger, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11442 ($sdff) from module colorlight_i5 (D = $procmux$6914_Y, Q = \sdram_sequencer_trigger).
Adding SRST signal on $procdff$10256 ($dff) from module colorlight_i5 (D = $procmux$6634_Y, Q = \sdram_sequencer_done1, rval = 1'0).
Adding SRST signal on $procdff$10255 ($dff) from module colorlight_i5 (D = $procmux$6923_Y, Q = \sdram_sequencer_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11449 ($sdff) from module colorlight_i5 (D = $procmux$6921_Y, Q = \sdram_sequencer_count).
Adding SRST signal on $procdff$10253 ($dff) from module colorlight_i5 (D = $procmux$6930_Y, Q = \sdram_rddata_status, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11453 ($sdff) from module colorlight_i5 (D = \sdram_csr_dfi_p0_rddata, Q = \sdram_rddata_status).
Adding SRST signal on $procdff$10251 ($dff) from module colorlight_i5 (D = $procmux$6673_Y, Q = \sdram_postponer_req_o, rval = 1'0).
Adding SRST signal on $procdff$10250 ($dff) from module colorlight_i5 (D = $procmux$6936_Y, Q = \sdram_postponer_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11460 ($sdff) from module colorlight_i5 (D = $procmux$6934_Y, Q = \sdram_postponer_count).
Adding SRST signal on $procdff$10249 ($dff) from module colorlight_i5 (D = \sdram_twtrcon_valid, Q = \sdram_dfi_p0_wrdata_en, rval = 1'0).
Adding SRST signal on $procdff$10248 ($dff) from module colorlight_i5 (D = $not$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6160$1344_Y, Q = \sdram_dfi_p0_we_n, rval = 1'1).
Adding SRST signal on $procdff$10247 ($dff) from module colorlight_i5 (D = $and$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5409$1163_Y, Q = \sdram_dfi_p0_rddata_en, rval = 1'0).
Adding SRST signal on $procdff$10246 ($dff) from module colorlight_i5 (D = $not$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6159$1343_Y, Q = \sdram_dfi_p0_ras_n, rval = 1'1).
Adding SRST signal on $procdff$10244 ($dff) from module colorlight_i5 (D = $not$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6158$1342_Y, Q = \sdram_dfi_p0_cas_n, rval = 1'1).
Adding SRST signal on $procdff$10243 ($dff) from module colorlight_i5 (D = \rhs_self16, Q = \sdram_dfi_p0_bank, rval = 2'00).
Adding SRST signal on $procdff$10242 ($dff) from module colorlight_i5 (D = \self1, Q = \sdram_dfi_p0_address, rval = 11'00000000000).
Adding SRST signal on $procdff$10241 ($dff) from module colorlight_i5 (D = $procmux$6940_Y, Q = \sdram_command_storage, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$11481 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \sdram_command_storage).
Adding SRST signal on $procdff$10239 ($dff) from module colorlight_i5 (D = $procmux$6638_Y, Q = \sdram_cmd_payload_we, rval = 1'0).
Adding SRST signal on $procdff$10238 ($dff) from module colorlight_i5 (D = $procmux$6648_Y, Q = \sdram_cmd_payload_ras, rval = 1'0).
Adding SRST signal on $procdff$10237 ($dff) from module colorlight_i5 (D = $procmux$6655_Y, Q = \sdram_cmd_payload_cas, rval = 1'0).
Adding SRST signal on $procdff$10235 ($dff) from module colorlight_i5 (D = $procmux$6665_Y [9:0], Q = \sdram_cmd_payload_a [9:0], rval = 10'0000000000).
Adding SRST signal on $procdff$10235 ($dff) from module colorlight_i5 (D = $procmux$6667_Y [10], Q = \sdram_cmd_payload_a [10], rval = 1'0).
Adding SRST signal on $procdff$10234 ($dff) from module colorlight_i5 (D = $procmux$6981_Y, Q = \sdram_choose_req_grant, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11498 ($sdff) from module colorlight_i5 (D = $procmux$6952_Y, Q = \sdram_choose_req_grant).
Adding SRST signal on $procdff$10232 ($dff) from module colorlight_i5 (D = $procmux$7028_Y, Q = \sdram_bankmachine3_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10231 ($dff) from module colorlight_i5 (D = $procmux$7038_Y, Q = \sdram_bankmachine3_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11515 ($sdff) from module colorlight_i5 (D = $procmux$7038_Y, Q = \sdram_bankmachine3_twtpcon_count).
Adding SRST signal on $procdff$10230 ($dff) from module colorlight_i5 (D = $procmux$7044_Y, Q = \sdram_bankmachine3_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$10229 ($dff) from module colorlight_i5 (D = $procmux$7054_Y, Q = \sdram_bankmachine3_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11522 ($sdff) from module colorlight_i5 (D = $procmux$7054_Y, Q = \sdram_bankmachine3_trccon_count).
Adding SRST signal on $procdff$10228 ($dff) from module colorlight_i5 (D = $procmux$7060_Y, Q = \sdram_bankmachine3_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$10227 ($dff) from module colorlight_i5 (D = $procmux$7067_Y [0], Q = \sdram_bankmachine3_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$10227 ($dff) from module colorlight_i5 (D = $procmux$7070_Y [1], Q = \sdram_bankmachine3_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11532 ($sdff) from module colorlight_i5 (D = $procmux$7070_Y [1], Q = \sdram_bankmachine3_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$11529 ($sdff) from module colorlight_i5 (D = $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6022$1334_Y [0], Q = \sdram_bankmachine3_trascon_count [0]).
Adding SRST signal on $procdff$10226 ($dff) from module colorlight_i5 (D = $procmux$7074_Y, Q = \sdram_bankmachine3_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11537 ($sdff) from module colorlight_i5 (D = 1'1, Q = \sdram_bankmachine3_row_opened).
Adding SRST signal on $procdff$10225 ($dff) from module colorlight_i5 (D = $procmux$7084_Y, Q = \sdram_bankmachine3_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$11541 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine3_pipe_valid_source_payload_addr [18:8], Q = \sdram_bankmachine3_row).
Adding SRST signal on $procdff$10224 ($dff) from module colorlight_i5 (D = $procmux$7088_Y, Q = \sdram_bankmachine3_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11547 ($sdff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5962$1317_Y, Q = \sdram_bankmachine3_produce).
Adding SRST signal on $procdff$10223 ($dff) from module colorlight_i5 (D = $procmux$7092_Y, Q = \sdram_bankmachine3_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11549 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine3_source_valid, Q = \sdram_bankmachine3_pipe_valid_source_valid).
Adding SRST signal on $procdff$10222 ($dff) from module colorlight_i5 (D = $procmux$7096_Y, Q = \sdram_bankmachine3_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11551 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine3_rdport_dat_r [0], Q = \sdram_bankmachine3_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$10221 ($dff) from module colorlight_i5 (D = $procmux$7100_Y, Q = \sdram_bankmachine3_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11553 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine3_rdport_dat_r [19:1], Q = \sdram_bankmachine3_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$10218 ($dff) from module colorlight_i5 (D = $procmux$7113_Y, Q = \sdram_bankmachine3_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11555 ($sdff) from module colorlight_i5 (D = $procmux$7113_Y, Q = \sdram_bankmachine3_level).
Adding SRST signal on $procdff$10217 ($dff) from module colorlight_i5 (D = $procmux$7117_Y, Q = \sdram_bankmachine3_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11563 ($sdff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5965$1318_Y, Q = \sdram_bankmachine3_consume).
Adding SRST signal on $procdff$10216 ($dff) from module colorlight_i5 (D = $procmux$7123_Y, Q = \sdram_bankmachine2_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10215 ($dff) from module colorlight_i5 (D = $procmux$7133_Y, Q = \sdram_bankmachine2_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11568 ($sdff) from module colorlight_i5 (D = $procmux$7133_Y, Q = \sdram_bankmachine2_twtpcon_count).
Adding SRST signal on $procdff$10214 ($dff) from module colorlight_i5 (D = $procmux$7139_Y, Q = \sdram_bankmachine2_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$10213 ($dff) from module colorlight_i5 (D = $procmux$7149_Y, Q = \sdram_bankmachine2_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11575 ($sdff) from module colorlight_i5 (D = $procmux$7149_Y, Q = \sdram_bankmachine2_trccon_count).
Adding SRST signal on $procdff$10212 ($dff) from module colorlight_i5 (D = $procmux$7155_Y, Q = \sdram_bankmachine2_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$10211 ($dff) from module colorlight_i5 (D = $procmux$7162_Y [0], Q = \sdram_bankmachine2_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$10211 ($dff) from module colorlight_i5 (D = $procmux$7165_Y [1], Q = \sdram_bankmachine2_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11585 ($sdff) from module colorlight_i5 (D = $procmux$7165_Y [1], Q = \sdram_bankmachine2_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$11582 ($sdff) from module colorlight_i5 (D = $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5946$1312_Y [0], Q = \sdram_bankmachine2_trascon_count [0]).
Adding SRST signal on $procdff$10210 ($dff) from module colorlight_i5 (D = $procmux$7169_Y, Q = \sdram_bankmachine2_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11590 ($sdff) from module colorlight_i5 (D = 1'1, Q = \sdram_bankmachine2_row_opened).
Adding SRST signal on $procdff$10209 ($dff) from module colorlight_i5 (D = $procmux$7179_Y, Q = \sdram_bankmachine2_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$11594 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine2_pipe_valid_source_payload_addr [18:8], Q = \sdram_bankmachine2_row).
Adding SRST signal on $procdff$10208 ($dff) from module colorlight_i5 (D = $procmux$7183_Y, Q = \sdram_bankmachine2_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11600 ($sdff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5886$1295_Y, Q = \sdram_bankmachine2_produce).
Adding SRST signal on $procdff$10207 ($dff) from module colorlight_i5 (D = $procmux$7187_Y, Q = \sdram_bankmachine2_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11602 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine2_source_valid, Q = \sdram_bankmachine2_pipe_valid_source_valid).
Adding SRST signal on $procdff$10206 ($dff) from module colorlight_i5 (D = $procmux$7191_Y, Q = \sdram_bankmachine2_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11604 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine2_rdport_dat_r [0], Q = \sdram_bankmachine2_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$10205 ($dff) from module colorlight_i5 (D = $procmux$7195_Y, Q = \sdram_bankmachine2_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11606 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine2_rdport_dat_r [19:1], Q = \sdram_bankmachine2_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$10202 ($dff) from module colorlight_i5 (D = $procmux$7208_Y, Q = \sdram_bankmachine2_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11608 ($sdff) from module colorlight_i5 (D = $procmux$7208_Y, Q = \sdram_bankmachine2_level).
Adding SRST signal on $procdff$10201 ($dff) from module colorlight_i5 (D = $procmux$7212_Y, Q = \sdram_bankmachine2_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11616 ($sdff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5889$1296_Y, Q = \sdram_bankmachine2_consume).
Adding SRST signal on $procdff$10200 ($dff) from module colorlight_i5 (D = $procmux$7218_Y, Q = \sdram_bankmachine1_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10199 ($dff) from module colorlight_i5 (D = $procmux$7228_Y, Q = \sdram_bankmachine1_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11621 ($sdff) from module colorlight_i5 (D = $procmux$7228_Y, Q = \sdram_bankmachine1_twtpcon_count).
Adding SRST signal on $procdff$10198 ($dff) from module colorlight_i5 (D = $procmux$7234_Y, Q = \sdram_bankmachine1_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$10197 ($dff) from module colorlight_i5 (D = $procmux$7244_Y, Q = \sdram_bankmachine1_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11628 ($sdff) from module colorlight_i5 (D = $procmux$7244_Y, Q = \sdram_bankmachine1_trccon_count).
Adding SRST signal on $procdff$10196 ($dff) from module colorlight_i5 (D = $procmux$7250_Y, Q = \sdram_bankmachine1_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$10195 ($dff) from module colorlight_i5 (D = $procmux$7257_Y [0], Q = \sdram_bankmachine1_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$10195 ($dff) from module colorlight_i5 (D = $procmux$7260_Y [1], Q = \sdram_bankmachine1_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11638 ($sdff) from module colorlight_i5 (D = $procmux$7260_Y [1], Q = \sdram_bankmachine1_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$11635 ($sdff) from module colorlight_i5 (D = $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5870$1290_Y [0], Q = \sdram_bankmachine1_trascon_count [0]).
Adding SRST signal on $procdff$10194 ($dff) from module colorlight_i5 (D = $procmux$7264_Y, Q = \sdram_bankmachine1_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11643 ($sdff) from module colorlight_i5 (D = 1'1, Q = \sdram_bankmachine1_row_opened).
Adding SRST signal on $procdff$10193 ($dff) from module colorlight_i5 (D = $procmux$7274_Y, Q = \sdram_bankmachine1_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$11647 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine1_pipe_valid_source_payload_addr [18:8], Q = \sdram_bankmachine1_row).
Adding SRST signal on $procdff$10192 ($dff) from module colorlight_i5 (D = $procmux$7278_Y, Q = \sdram_bankmachine1_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11653 ($sdff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5810$1273_Y, Q = \sdram_bankmachine1_produce).
Adding SRST signal on $procdff$10191 ($dff) from module colorlight_i5 (D = $procmux$7282_Y, Q = \sdram_bankmachine1_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11655 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine1_source_valid, Q = \sdram_bankmachine1_pipe_valid_source_valid).
Adding SRST signal on $procdff$10190 ($dff) from module colorlight_i5 (D = $procmux$7286_Y, Q = \sdram_bankmachine1_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11657 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine1_rdport_dat_r [0], Q = \sdram_bankmachine1_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$10189 ($dff) from module colorlight_i5 (D = $procmux$7290_Y, Q = \sdram_bankmachine1_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11659 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine1_rdport_dat_r [19:1], Q = \sdram_bankmachine1_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$10186 ($dff) from module colorlight_i5 (D = $procmux$7303_Y, Q = \sdram_bankmachine1_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11661 ($sdff) from module colorlight_i5 (D = $procmux$7303_Y, Q = \sdram_bankmachine1_level).
Adding SRST signal on $procdff$10185 ($dff) from module colorlight_i5 (D = $procmux$7307_Y, Q = \sdram_bankmachine1_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11669 ($sdff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5813$1274_Y, Q = \sdram_bankmachine1_consume).
Adding SRST signal on $procdff$10184 ($dff) from module colorlight_i5 (D = $procmux$7313_Y, Q = \sdram_bankmachine0_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10183 ($dff) from module colorlight_i5 (D = $procmux$7323_Y, Q = \sdram_bankmachine0_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11674 ($sdff) from module colorlight_i5 (D = $procmux$7323_Y, Q = \sdram_bankmachine0_twtpcon_count).
Adding SRST signal on $procdff$10182 ($dff) from module colorlight_i5 (D = $procmux$7329_Y, Q = \sdram_bankmachine0_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$10181 ($dff) from module colorlight_i5 (D = $procmux$7339_Y, Q = \sdram_bankmachine0_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11681 ($sdff) from module colorlight_i5 (D = $procmux$7339_Y, Q = \sdram_bankmachine0_trccon_count).
Adding SRST signal on $procdff$10180 ($dff) from module colorlight_i5 (D = $procmux$7345_Y, Q = \sdram_bankmachine0_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$10179 ($dff) from module colorlight_i5 (D = $procmux$7352_Y [0], Q = \sdram_bankmachine0_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$10179 ($dff) from module colorlight_i5 (D = $procmux$7355_Y [1], Q = \sdram_bankmachine0_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11691 ($sdff) from module colorlight_i5 (D = $procmux$7355_Y [1], Q = \sdram_bankmachine0_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$11688 ($sdff) from module colorlight_i5 (D = $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5794$1268_Y [0], Q = \sdram_bankmachine0_trascon_count [0]).
Adding SRST signal on $procdff$10178 ($dff) from module colorlight_i5 (D = $procmux$7359_Y, Q = \sdram_bankmachine0_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11696 ($sdff) from module colorlight_i5 (D = 1'1, Q = \sdram_bankmachine0_row_opened).
Adding SRST signal on $procdff$10177 ($dff) from module colorlight_i5 (D = $procmux$7369_Y, Q = \sdram_bankmachine0_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$11700 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine0_pipe_valid_source_payload_addr [18:8], Q = \sdram_bankmachine0_row).
Adding SRST signal on $procdff$10176 ($dff) from module colorlight_i5 (D = $procmux$7373_Y, Q = \sdram_bankmachine0_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11706 ($sdff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5734$1251_Y, Q = \sdram_bankmachine0_produce).
Adding SRST signal on $procdff$10175 ($dff) from module colorlight_i5 (D = $procmux$7377_Y, Q = \sdram_bankmachine0_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11708 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine0_source_valid, Q = \sdram_bankmachine0_pipe_valid_source_valid).
Adding SRST signal on $procdff$10174 ($dff) from module colorlight_i5 (D = $procmux$7381_Y, Q = \sdram_bankmachine0_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11710 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine0_rdport_dat_r [0], Q = \sdram_bankmachine0_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$10173 ($dff) from module colorlight_i5 (D = $procmux$7385_Y, Q = \sdram_bankmachine0_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11712 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine0_rdport_dat_r [19:1], Q = \sdram_bankmachine0_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$10170 ($dff) from module colorlight_i5 (D = $procmux$7398_Y, Q = \sdram_bankmachine0_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11714 ($sdff) from module colorlight_i5 (D = $procmux$7398_Y, Q = \sdram_bankmachine0_level).
Adding SRST signal on $procdff$10169 ($dff) from module colorlight_i5 (D = $procmux$7402_Y, Q = \sdram_bankmachine0_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11722 ($sdff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5737$1252_Y, Q = \sdram_bankmachine0_consume).
Adding EN signal on $procdff$10168 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \sdram_baddress_storage).
Adding EN signal on $procdff$10166 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [10:0], Q = \sdram_address_storage).
Adding SRST signal on $procdff$10161 ($dff) from module colorlight_i5 (D = { \rddata_en [1:0] \sdram_master_p0_rddata_en }, Q = \rddata_en, rval = 3'000).
Adding SRST signal on $procdff$10160 ($dff) from module colorlight_i5 (D = $procmux$7410_Y, Q = \mmap_storage, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$11727 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \mmap_storage).
Adding SRST signal on $procdff$10158 ($dff) from module colorlight_i5 (D = $procmux$7415_Y, Q = \mmap_count, rval = 9'100000000).
Adding EN signal on $auto$ff.cc:266:slice$11729 ($sdff) from module colorlight_i5 (D = $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5572$1219_Y, Q = \mmap_count).
Adding EN signal on $procdff$10157 ($dff) from module colorlight_i5 (D = 2'00, Q = \mmap_byte_count).
Adding SRST signal on $procdff$10156 ($dff) from module colorlight_i5 (D = $procmux$7423_Y, Q = \mmap_burst_cs, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11734 ($sdff) from module colorlight_i5 (D = \mmap_burst_cs_litespimmap_next_value0, Q = \mmap_burst_cs).
Adding EN signal on $procdff$10155 ($dff) from module colorlight_i5 (D = \mmap_burst_adr_litespimmap_next_value2, Q = \mmap_burst_adr).
Adding SRST signal on $procdff$10154 ($dff) from module colorlight_i5 (D = $procmux$7429_Y, Q = \master_tx_fifo_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11737 ($sdff) from module colorlight_i5 (D = \master_rxtx_re, Q = \master_tx_fifo_pipe_valid_source_valid).
Adding SRST signal on $procdff$10153 ($dff) from module colorlight_i5 (D = $procmux$7433_Y, Q = \master_tx_fifo_pipe_valid_source_payload_width, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11739 ($sdff) from module colorlight_i5 (D = \master_phyconfig_storage [11:8], Q = \master_tx_fifo_pipe_valid_source_payload_width).
Adding SRST signal on $procdff$10151 ($dff) from module colorlight_i5 (D = $procmux$7441_Y, Q = \master_tx_fifo_pipe_valid_source_payload_len, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$11741 ($sdff) from module colorlight_i5 (D = \master_phyconfig_storage [5:0], Q = \master_tx_fifo_pipe_valid_source_payload_len).
Adding SRST signal on $procdff$10150 ($dff) from module colorlight_i5 (D = $procmux$7445_Y, Q = \master_tx_fifo_pipe_valid_source_payload_data, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11743 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \master_tx_fifo_pipe_valid_source_payload_data).
Adding SRST signal on $procdff$10146 ($dff) from module colorlight_i5 (D = $procmux$7453_Y, Q = \master_rx_fifo_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11745 ($sdff) from module colorlight_i5 (D = \basesoc_rx_demux_endpoint1_source_valid, Q = \master_rx_fifo_pipe_valid_source_valid).
Adding SRST signal on $procdff$10145 ($dff) from module colorlight_i5 (D = $procmux$7457_Y, Q = \master_rx_fifo_pipe_valid_source_payload_data, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11747 ($sdff) from module colorlight_i5 (D = \basesoc_rx_demux_endpoint1_source_payload_data, Q = \master_rx_fifo_pipe_valid_source_payload_data).
Adding SRST signal on $procdff$10142 ($dff) from module colorlight_i5 (D = $procmux$7465_Y, Q = \master_phyconfig_storage, rval = 24'000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11749 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [23:0], Q = \master_phyconfig_storage).
Adding SRST signal on $procdff$10140 ($dff) from module colorlight_i5 (D = $procmux$7469_Y, Q = \master_cs_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11751 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \master_cs_storage).
Adding SRST signal on $procdff$10138 ($dff) from module colorlight_i5 (D = \rddata_en [2], Q = \dfi_p0_rddata_valid, rval = 1'0).
Adding SRST signal on $procdff$10137 ($dff) from module colorlight_i5 (D = \csr_bankarray_sel, Q = \csr_bankarray_sel_r, rval = 1'0).
Adding SRST signal on $procdff$10136 ($dff) from module colorlight_i5 (D = $procmux$6489_Y, Q = \csr_bankarray_interface5_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10135 ($dff) from module colorlight_i5 (D = $procmux$6516_Y, Q = \csr_bankarray_interface4_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10134 ($dff) from module colorlight_i5 (D = $procmux$6537_Y, Q = \csr_bankarray_interface3_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10133 ($dff) from module colorlight_i5 (D = $procmux$6558_Y, Q = \csr_bankarray_interface2_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10132 ($dff) from module colorlight_i5 (D = $procmux$6570_Y [31:8], Q = \csr_bankarray_interface1_bank_bus_dat_r [31:8], rval = 24'000000000000000000000000).
Adding SRST signal on $procdff$10132 ($dff) from module colorlight_i5 (D = \storage, Q = \csr_bankarray_interface1_bank_bus_dat_r [7:0], rval = 8'00000000).
Adding SRST signal on $procdff$10131 ($dff) from module colorlight_i5 (D = $procmux$6582_Y, Q = \csr_bankarray_interface0_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10130 ($dff) from module colorlight_i5 (D = \basesoc_wishbone2csr_next_state, Q = \basesoc_wishbone2csr_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11764 ($sdff) from module colorlight_i5 (D = \basesoc_wishbone2csr_next_state, Q = \basesoc_wishbone2csr_state).
Adding SRST signal on $procdff$10127 ($dff) from module colorlight_i5 (D = $procmux$7476_Y, Q = \basesoc_uart_tx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11768 ($sdff) from module colorlight_i5 (D = $procmux$7476_Y, Q = \basesoc_uart_tx_fifo_readable).
Adding SRST signal on $procdff$10126 ($dff) from module colorlight_i5 (D = $procmux$7480_Y, Q = \basesoc_uart_tx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11772 ($sdff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5499$1193_Y, Q = \basesoc_uart_tx_fifo_produce).
Adding SRST signal on $procdff$10125 ($dff) from module colorlight_i5 (D = $procmux$7489_Y, Q = \basesoc_uart_tx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$11774 ($sdff) from module colorlight_i5 (D = $procmux$7489_Y, Q = \basesoc_uart_tx_fifo_level0).
Adding SRST signal on $procdff$10124 ($dff) from module colorlight_i5 (D = $procmux$7493_Y, Q = \basesoc_uart_tx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11782 ($sdff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5502$1194_Y, Q = \basesoc_uart_tx_fifo_consume).
Adding SRST signal on $procdff$10120 ($dff) from module colorlight_i5 (D = $procmux$7500_Y, Q = \basesoc_uart_rx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11784 ($sdff) from module colorlight_i5 (D = $procmux$7500_Y, Q = \basesoc_uart_rx_fifo_readable).
Adding SRST signal on $procdff$10119 ($dff) from module colorlight_i5 (D = $procmux$7504_Y, Q = \basesoc_uart_rx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11788 ($sdff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5521$1204_Y, Q = \basesoc_uart_rx_fifo_produce).
Adding SRST signal on $procdff$10118 ($dff) from module colorlight_i5 (D = $procmux$7513_Y, Q = \basesoc_uart_rx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$11790 ($sdff) from module colorlight_i5 (D = $procmux$7513_Y, Q = \basesoc_uart_rx_fifo_level0).
Adding SRST signal on $procdff$10117 ($dff) from module colorlight_i5 (D = $procmux$7517_Y, Q = \basesoc_uart_rx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11798 ($sdff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5524$1205_Y, Q = \basesoc_uart_rx_fifo_consume).
Adding SRST signal on $procdff$10116 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank5_ev_pending_re, Q = \basesoc_uart_pending_re, rval = 1'0).
Adding SRST signal on $procdff$10115 ($dff) from module colorlight_i5 (D = $procmux$7521_Y, Q = \basesoc_uart_pending_r, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11801 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_uart_pending_r).
Adding SRST signal on $procdff$10114 ($dff) from module colorlight_i5 (D = $procmux$7525_Y, Q = \basesoc_uart_enable_storage, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11803 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_uart_enable_storage).
Adding SRST signal on $procdff$10112 ($dff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5467$1188_Y [32], Q = \basesoc_tx_tick, rval = 1'0).
Adding SRST signal on $procdff$10111 ($dff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5467$1188_Y [31:0], Q = \basesoc_tx_phase, rval = 8246337).
Adding EN signal on $procdff$10110 ($dff) from module colorlight_i5 (D = \basesoc_tx_data_rs232phytx_next_value2, Q = \basesoc_tx_data).
Adding EN signal on $procdff$10109 ($dff) from module colorlight_i5 (D = \basesoc_tx_count_rs232phytx_next_value0, Q = \basesoc_tx_count).
Adding SRST signal on $auto$ff.cc:266:slice$11812 ($dffe) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$319_Y, Q = \basesoc_tx_count, rval = 4'0000).
Adding SRST signal on $procdff$10108 ($dff) from module colorlight_i5 (D = \basesoc_timer_zero_trigger, Q = \basesoc_timer_zero_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$10107 ($dff) from module colorlight_i5 (D = $procmux$7535_Y, Q = \basesoc_timer_zero_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11817 ($sdff) from module colorlight_i5 (D = $procmux$7535_Y, Q = \basesoc_timer_zero_pending).
Adding SRST signal on $procdff$10106 ($dff) from module colorlight_i5 (D = $procmux$7539_Y, Q = \basesoc_timer_value_status, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11821 ($sdff) from module colorlight_i5 (D = \basesoc_timer_value, Q = \basesoc_timer_value_status).
Adding SRST signal on $procdff$10104 ($dff) from module colorlight_i5 (D = $procmux$6471_Y, Q = \basesoc_timer_value, rval = 0).
Adding SRST signal on $procdff$10103 ($dff) from module colorlight_i5 (D = $procmux$7543_Y, Q = \basesoc_timer_update_value_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11824 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_update_value_storage).
Adding SRST signal on $procdff$10102 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank4_update_value0_re, Q = \basesoc_timer_update_value_re, rval = 1'0).
Adding SRST signal on $procdff$10100 ($dff) from module colorlight_i5 (D = $procmux$7547_Y, Q = \basesoc_timer_reload_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11827 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_timer_reload_storage).
Adding SRST signal on $procdff$10098 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank4_ev_pending_re, Q = \basesoc_timer_pending_re, rval = 1'0).
Adding SRST signal on $procdff$10097 ($dff) from module colorlight_i5 (D = $procmux$7551_Y, Q = \basesoc_timer_pending_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11830 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_pending_r).
Adding SRST signal on $procdff$10096 ($dff) from module colorlight_i5 (D = $procmux$7555_Y, Q = \basesoc_timer_load_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11832 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_timer_load_storage).
Adding SRST signal on $procdff$10094 ($dff) from module colorlight_i5 (D = $procmux$7559_Y, Q = \basesoc_timer_enable_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11834 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_enable_storage).
Adding SRST signal on $procdff$10092 ($dff) from module colorlight_i5 (D = $procmux$7563_Y, Q = \basesoc_timer_en_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11836 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_en_storage).
Adding SRST signal on $procdff$10090 ($dff) from module colorlight_i5 (D = $procmux$7567_Y, Q = \basesoc_scratch_storage, rval = 305419896).
Adding EN signal on $auto$ff.cc:266:slice$11838 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_scratch_storage).
Adding SRST signal on $procdff$10088 ($dff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5482$1189_Y [32], Q = \basesoc_rx_tick, rval = 1'0).
Adding SRST signal on $procdff$10087 ($dff) from module colorlight_i5 (D = \regs1, Q = \basesoc_rx_rx_d, rval = 1'0).
Adding SRST signal on $procdff$10086 ($dff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5482$1189_Y [31:0], Q = \basesoc_rx_phase, rval = 32'10000000000000000000000000000000).
Adding EN signal on $procdff$10085 ($dff) from module colorlight_i5 (D = \basesoc_rx_data_rs232phyrx_next_value1, Q = \basesoc_rx_data).
Adding SRST signal on $auto$ff.cc:266:slice$11847 ($dffe) from module colorlight_i5 (D = { \regs1 \basesoc_rx_data [7:1] }, Q = \basesoc_rx_data, rval = 8'00000000).
Adding EN signal on $procdff$10084 ($dff) from module colorlight_i5 (D = \basesoc_rx_count_rs232phyrx_next_value0, Q = \basesoc_rx_count).
Adding SRST signal on $auto$ff.cc:266:slice$11851 ($dffe) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2361$322_Y, Q = \basesoc_rx_count, rval = 4'0000).
Adding SRST signal on $procdff$10083 ($dff) from module colorlight_i5 (D = \basesoc_rs232phytx_next_state, Q = \basesoc_rs232phytx_state, rval = 1'0).
Adding SRST signal on $procdff$10082 ($dff) from module colorlight_i5 (D = \basesoc_rs232phyrx_next_state, Q = \basesoc_rs232phyrx_state, rval = 1'0).
Adding SRST signal on $procdff$10081 ($dff) from module colorlight_i5 (D = $procmux$7575_Y, Q = \basesoc_reset_storage, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11857 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_reset_storage).
Adding SRST signal on $procdff$10080 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank0_reset0_re, Q = \basesoc_reset_re, rval = 1'0).
Adding SRST signal on $procdff$10079 ($dff) from module colorlight_i5 (D = $procmux$6710_Y, Q = \basesoc_ram_bus_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$10078 ($dff) from module colorlight_i5 (D = \basesoc_litespiphy_next_state, Q = \basesoc_litespiphy_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11861 ($sdff) from module colorlight_i5 (D = \basesoc_litespiphy_next_state, Q = \basesoc_litespiphy_state).
Adding SRST signal on $procdff$10077 ($dff) from module colorlight_i5 (D = \basesoc_litespimmap_next_state, Q = \basesoc_litespimmap_state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11877 ($sdff) from module colorlight_i5 (D = \basesoc_litespimmap_next_state, Q = \basesoc_litespimmap_state).
Adding SRST signal on $procdff$10076 ($dff) from module colorlight_i5 (D = \basesoc_litedramnativeportconverter_next_state, Q = \basesoc_litedramnativeportconverter_state, rval = 1'0).
Adding SRST signal on $procdff$10075 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_refresher_next_state, Q = \basesoc_litedramcore_refresher_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11902 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_refresher_next_state, Q = \basesoc_litedramcore_refresher_state).
Adding SRST signal on $procdff$10074 ($dff) from module colorlight_i5 (D = $or$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6209$1365_Y, Q = \basesoc_litedramcore_new_master_wdata_ready, rval = 1'0).
Adding SRST signal on $procdff$10073 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_new_master_rdata_valid2, Q = \basesoc_litedramcore_new_master_rdata_valid3, rval = 1'0).
Adding SRST signal on $procdff$10072 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_new_master_rdata_valid1, Q = \basesoc_litedramcore_new_master_rdata_valid2, rval = 1'0).
Adding SRST signal on $procdff$10071 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_new_master_rdata_valid0, Q = \basesoc_litedramcore_new_master_rdata_valid1, rval = 1'0).
Adding SRST signal on $procdff$10070 ($dff) from module colorlight_i5 (D = $or$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6210$1377_Y, Q = \basesoc_litedramcore_new_master_rdata_valid0, rval = 1'0).
Adding SRST signal on $procdff$10069 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_multiplexer_next_state, Q = \basesoc_litedramcore_multiplexer_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11917 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_multiplexer_next_state, Q = \basesoc_litedramcore_multiplexer_state).
Adding SRST signal on $procdff$10068 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine3_next_state, Q = \basesoc_litedramcore_bankmachine3_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11933 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine3_next_state, Q = \basesoc_litedramcore_bankmachine3_state).
Adding SRST signal on $procdff$10067 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine2_next_state, Q = \basesoc_litedramcore_bankmachine2_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11953 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine2_next_state, Q = \basesoc_litedramcore_bankmachine2_state).
Adding SRST signal on $procdff$10066 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine1_next_state, Q = \basesoc_litedramcore_bankmachine1_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11973 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine1_next_state, Q = \basesoc_litedramcore_bankmachine1_state).
Adding SRST signal on $procdff$10065 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine0_next_state, Q = \basesoc_litedramcore_bankmachine0_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11993 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine0_next_state, Q = \basesoc_litedramcore_bankmachine0_state).
Adding SRST signal on $procdff$10064 ($dff) from module colorlight_i5 (D = $procmux$7579_Y, Q = \basesoc_interface1_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12013 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_we_next_value3, Q = \basesoc_interface1_we).
Adding SRST signal on $procdff$10063 ($dff) from module colorlight_i5 (D = $procmux$7583_Y, Q = \basesoc_interface1_re, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12015 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_re_next_value2, Q = \basesoc_interface1_re).
Adding EN signal on $procdff$10062 ($dff) from module colorlight_i5 (D = \picorv32.mem_wdata, Q = \basesoc_interface1_dat_w).
Adding EN signal on $procdff$10061 ($dff) from module colorlight_i5 (D = \basesoc_interface1_adr_next_value1, Q = \basesoc_interface1_adr).
Adding SRST signal on $auto$ff.cc:266:slice$12018 ($dffe) from module colorlight_i5 (D = \picorv32.mem_addr [15:2], Q = \basesoc_interface1_adr, rval = 14'00000000000000).
Adding SRST signal on $procdff$10060 ($dff) from module colorlight_i5 (D = $procmux$7595_Y, Q = \basesoc_grant, rval = 1'0).
Adding SRST signal on $procdff$10059 ($dff) from module colorlight_i5 (D = \basesoc_fullmemorywe_next_state, Q = \basesoc_fullmemorywe_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12025 ($sdff) from module colorlight_i5 (D = \basesoc_fullmemorywe_next_state, Q = \basesoc_fullmemorywe_state).
Adding SRST signal on $procdff$10058 ($dff) from module colorlight_i5 (D = \basesoc_fsm_next_state, Q = \basesoc_fsm_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12035 ($sdff) from module colorlight_i5 (D = \basesoc_fsm_next_state, Q = \basesoc_fsm_state).
Adding SRST signal on $procdff$10056 ($dff) from module colorlight_i5 (D = $procmux$7606_Y, Q = \basesoc_bus_errors, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12045 ($sdff) from module colorlight_i5 (D = $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5454$1179_Y, Q = \basesoc_bus_errors).
Adding SRST signal on $procdff$10055 ($dff) from module colorlight_i5 (D = $procmux$6714_Y, Q = \basesoc_basesoc_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$10053 ($dff) from module colorlight_i5 (D = $procmux$7610_Y, Q = \serial_tx, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$12050 ($sdff) from module colorlight_i5 (D = \basesoc_serial_tx_rs232phytx_next_value1, Q = \serial_tx).
Adding EN signal on $procdff$10032 ($dff) from module colorlight_i5 (D = $memrd$\storage_1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6795$1428_DATA, Q = \storage_1_dat1).
Adding EN signal on $procdff$10027 ($dff) from module colorlight_i5 (D = $memrd$\storage_2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6816$1438_DATA, Q = \storage_2_dat1).
Adding SRST signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$9785 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3303_Y, Q = \picorv32.genblk2.pcpi_div.instr_remu, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$9784 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3308_Y, Q = \picorv32.genblk2.pcpi_div.instr_rem, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$9783 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3314_Y, Q = \picorv32.genblk2.pcpi_div.instr_divu, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$9782 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3321_Y, Q = \picorv32.genblk2.pcpi_div.instr_div, rval = 1'0).
Adding EN signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$9780 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$logic_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2476$3066_Y, Q = \picorv32.genblk2.pcpi_div.outsign).
Adding SRST signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$9779 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3258_Y, Q = \picorv32.genblk2.pcpi_div.running, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12063 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3258_Y, Q = \picorv32.genblk2.pcpi_div.running).
Adding EN signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$9778 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3267_Y, Q = \picorv32.genblk2.pcpi_div.quotient_msk).
Adding SRST signal on $auto$ff.cc:266:slice$12067 ($dffe) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3264_Y, Q = \picorv32.genblk2.pcpi_div.quotient_msk, rval = 32'10000000000000000000000000000000).
Adding EN signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$9777 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3278_Y, Q = \picorv32.genblk2.pcpi_div.quotient).
Adding SRST signal on $auto$ff.cc:266:slice$12075 ($dffe) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3275_Y, Q = \picorv32.genblk2.pcpi_div.quotient, rval = 0).
Adding EN signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$9776 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3287_Y, Q = \picorv32.genblk2.pcpi_div.divisor).
Adding SRST signal on $auto$ff.cc:266:slice$12085 ($dffe) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3284_Y [30:0], Q = \picorv32.genblk2.pcpi_div.divisor [30:0], rval = 31'0000000000000000000000000000000).
Adding EN signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$9775 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3298_Y, Q = \picorv32.genblk2.pcpi_div.dividend).
Adding SRST signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$9773 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3231_Y, Q = \picorv32.genblk2.pcpi_div.pcpi_ready, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$9771 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3196_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.instr_mulhu, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$9770 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3201_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.instr_mulhsu, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$9769 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3207_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.instr_mulh, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$9768 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3214_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.instr_mul, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$9765 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3144_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.mul_finish, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$9764 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3155_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.mul_waiting, rval = 1'1).
Adding EN signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$9763 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3161_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.mul_counter).
Adding EN signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$9762 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3167_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.rdx).
Adding SRST signal on $auto$ff.cc:266:slice$12115 ($dffe) from module colorlight_i5 (D = { \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [60] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [56] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [52] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [48] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [44] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [40] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [36] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [32] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [28] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [24] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [20] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [16] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [12] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [8] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [4] }, Q = { \picorv32.genblk1.genblk1.pcpi_mul.rdx [60] \picorv32.genblk1.genblk1.pcpi_mul.rdx [56] \picorv32.genblk1.genblk1.pcpi_mul.rdx [52] \picorv32.genblk1.genblk1.pcpi_mul.rdx [48] \picorv32.genblk1.genblk1.pcpi_mul.rdx [44] \picorv32.genblk1.genblk1.pcpi_mul.rdx [40] \picorv32.genblk1.genblk1.pcpi_mul.rdx [36] \picorv32.genblk1.genblk1.pcpi_mul.rdx [32] \picorv32.genblk1.genblk1.pcpi_mul.rdx [28] \picorv32.genblk1.genblk1.pcpi_mul.rdx [24] \picorv32.genblk1.genblk1.pcpi_mul.rdx [20] \picorv32.genblk1.genblk1.pcpi_mul.rdx [16] \picorv32.genblk1.genblk1.pcpi_mul.rdx [12] \picorv32.genblk1.genblk1.pcpi_mul.rdx [8] \picorv32.genblk1.genblk1.pcpi_mul.rdx [4] }, rval = 15'000000000000000).
Adding EN signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$9761 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3173_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd).
Adding SRST signal on $auto$ff.cc:266:slice$12118 ($dffe) from module colorlight_i5 (D = \picorv32.genblk1.genblk1.pcpi_mul.next_rd, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$9760 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3182_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2).
Adding SRST signal on $auto$ff.cc:266:slice$12120 ($dffe) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [0], Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [0], rval = 1'0).
Adding EN signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$9759 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3191_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1).
Adding SRST signal on $auto$ff.cc:266:slice$12123 ($dffe) from module colorlight_i5 (D = \picorv32.reg_op1 [31], Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [63], rval = 1'0).
Adding EN signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$9756 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2313$3137_Y [31:0], Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd).
Adding EN signal on $flatten\picorv32.$procdff$9940 ($dff) from module colorlight_i5 (D = \picorv32.mem_rdata, Q = \picorv32.mem_rdata_q).
Adding EN signal on $flatten\picorv32.$procdff$9935 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$0\mem_state[1:0], Q = \picorv32.mem_state).
Adding EN signal on $flatten\picorv32.$procdff$9934 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5869_Y, Q = \picorv32.mem_wstrb).
Adding EN signal on $flatten\picorv32.$procdff$9933 ($dff) from module colorlight_i5 (D = \picorv32.mem_la_wdata, Q = \picorv32.mem_wdata).
Adding EN signal on $flatten\picorv32.$procdff$9932 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$0\mem_valid[0:0], Q = \picorv32.mem_valid).
Adding EN signal on $flatten\picorv32.$procdff$9930 ($dff) from module colorlight_i5 (D = \basesoc_picorv322, Q = \picorv32.mem_addr).
Adding SRST signal on $flatten\picorv32.$procdff$9914 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$reduce_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:864$2508_Y, Q = \picorv32.is_compare, rval = 1'0).
Adding EN signal on $flatten\picorv32.$procdff$9913 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:878$2528_Y, Q = \picorv32.is_alu_reg_reg).
Adding EN signal on $flatten\picorv32.$procdff$9912 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:877$2527_Y, Q = \picorv32.is_alu_reg_imm).
Adding SRST signal on $flatten\picorv32.$procdff$9910 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5243_Y, Q = \picorv32.is_beq_bne_blt_bge_bltu_bgeu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12172 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:874$2524_Y, Q = \picorv32.is_beq_bne_blt_bge_bltu_bgeu).
Adding SRST signal on $flatten\picorv32.$procdff$9907 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$reduce_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:860$2504_Y, Q = \picorv32.is_lui_auipc_jal_jalr_addi_add_sub, rval = 1'0).
Adding EN signal on $flatten\picorv32.$procdff$9906 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1110$2760_Y, Q = \picorv32.is_sll_srl_sra).
Adding EN signal on $flatten\picorv32.$procdff$9905 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:876$2526_Y, Q = \picorv32.is_sb_sh_sw).
Adding EN signal on $flatten\picorv32.$procdff$9904 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1101$2749_Y, Q = \picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi).
Adding EN signal on $flatten\picorv32.$procdff$9903 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1095$2740_Y, Q = \picorv32.is_slli_srli_srai).
Adding EN signal on $flatten\picorv32.$procdff$9902 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:875$2525_Y, Q = \picorv32.is_lb_lh_lw_lbu_lhu).
Adding EN signal on $flatten\picorv32.$procdff$9900 ($dff) from module colorlight_i5 (D = 1'0, Q = \picorv32.compressed_instr).
Adding EN signal on $flatten\picorv32.$procdff$9899 ($dff) from module colorlight_i5 (D = { \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [19:12] \picorv32.mem_rdata_latched [20] \picorv32.mem_rdata_latched [30:21] 1'0 }, Q = \picorv32.decoded_imm_j).
Adding EN signal on $flatten\picorv32.$procdff$9898 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5289_Y, Q = \picorv32.decoded_imm).
Adding EN signal on $flatten\picorv32.$procdff$9897 ($dff) from module colorlight_i5 (D = \picorv32.mem_rdata_latched [24:20], Q = \picorv32.decoded_rs2).
Adding EN signal on $flatten\picorv32.$procdff$9896 ($dff) from module colorlight_i5 (D = { $flatten\picorv32.$procmux$5053_Y $flatten\picorv32.$procmux$5128_Y }, Q = \picorv32.decoded_rs1).
Adding SRST signal on $auto$ff.cc:266:slice$12184 ($dffe) from module colorlight_i5 (D = { $flatten\picorv32.$procmux$5051_Y \picorv32.mem_rdata_latched [19:15] }, Q = \picorv32.decoded_rs1, rval = 6'100000).
Adding EN signal on $flatten\picorv32.$procdff$9895 ($dff) from module colorlight_i5 (D = { 1'0 \picorv32.mem_rdata_latched [11:7] }, Q = \picorv32.decoded_rd).
Adding EN signal on $flatten\picorv32.$procdff$9894 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1093$2727_Y, Q = \picorv32.instr_timer).
Adding EN signal on $flatten\picorv32.$procdff$9893 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:872$2522_Y, Q = \picorv32.instr_waitirq).
Adding EN signal on $flatten\picorv32.$procdff$9892 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1092$2723_Y, Q = \picorv32.instr_maskirq).
Adding EN signal on $flatten\picorv32.$procdff$9891 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:871$2518_Y, Q = \picorv32.instr_retirq).
Adding EN signal on $flatten\picorv32.$procdff$9890 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1091$2718_Y, Q = \picorv32.instr_setq).
Adding EN signal on $flatten\picorv32.$procdff$9889 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1090$2713_Y, Q = \picorv32.instr_getq).
Adding SRST signal on $flatten\picorv32.$procdff$9888 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5389_Y, Q = \picorv32.instr_fence, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12193 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1088$2710_Y, Q = \picorv32.instr_fence).
Adding EN signal on $flatten\picorv32.$procdff$9887 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1086$2704_Y, Q = \picorv32.instr_ecall_ebreak).
Adding EN signal on $flatten\picorv32.$procdff$9886 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1084$2697_Y, Q = \picorv32.instr_rdinstrh).
Adding EN signal on $flatten\picorv32.$procdff$9885 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1083$2693_Y, Q = \picorv32.instr_rdinstr).
Adding EN signal on $flatten\picorv32.$procdff$9884 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1081$2689_Y, Q = \picorv32.instr_rdcycleh).
Adding EN signal on $flatten\picorv32.$procdff$9883 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1079$2681_Y, Q = \picorv32.instr_rdcycle).
Adding SRST signal on $flatten\picorv32.$procdff$9882 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5403_Y, Q = \picorv32.instr_and, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12200 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1077$2673_Y, Q = \picorv32.instr_and).
Adding SRST signal on $flatten\picorv32.$procdff$9881 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5407_Y, Q = \picorv32.instr_or, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12202 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1076$2669_Y, Q = \picorv32.instr_or).
Adding SRST signal on $flatten\picorv32.$procdff$9880 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5411_Y, Q = \picorv32.instr_sra, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12204 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1075$2665_Y, Q = \picorv32.instr_sra).
Adding SRST signal on $flatten\picorv32.$procdff$9879 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5415_Y, Q = \picorv32.instr_srl, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12206 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1074$2661_Y, Q = \picorv32.instr_srl).
Adding SRST signal on $flatten\picorv32.$procdff$9878 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5419_Y, Q = \picorv32.instr_xor, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12208 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1073$2657_Y, Q = \picorv32.instr_xor).
Adding SRST signal on $flatten\picorv32.$procdff$9877 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5423_Y, Q = \picorv32.instr_sltu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12210 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1072$2653_Y, Q = \picorv32.instr_sltu).
Adding SRST signal on $flatten\picorv32.$procdff$9876 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5427_Y, Q = \picorv32.instr_slt, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12212 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1071$2649_Y, Q = \picorv32.instr_slt).
Adding SRST signal on $flatten\picorv32.$procdff$9875 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5431_Y, Q = \picorv32.instr_sll, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12214 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1070$2645_Y, Q = \picorv32.instr_sll).
Adding SRST signal on $flatten\picorv32.$procdff$9874 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5435_Y, Q = \picorv32.instr_sub, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12216 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1069$2641_Y, Q = \picorv32.instr_sub).
Adding SRST signal on $flatten\picorv32.$procdff$9873 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5439_Y, Q = \picorv32.instr_add, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12218 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1068$2637_Y, Q = \picorv32.instr_add).
Adding EN signal on $flatten\picorv32.$procdff$9872 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1066$2633_Y, Q = \picorv32.instr_srai).
Adding EN signal on $flatten\picorv32.$procdff$9871 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1065$2629_Y, Q = \picorv32.instr_srli).
Adding EN signal on $flatten\picorv32.$procdff$9870 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1064$2625_Y, Q = \picorv32.instr_slli).
Adding SRST signal on $flatten\picorv32.$procdff$9869 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5449_Y, Q = \picorv32.instr_andi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12223 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1062$2621_Y, Q = \picorv32.instr_andi).
Adding SRST signal on $flatten\picorv32.$procdff$9868 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5453_Y, Q = \picorv32.instr_ori, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12225 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1061$2619_Y, Q = \picorv32.instr_ori).
Adding SRST signal on $flatten\picorv32.$procdff$9867 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5457_Y, Q = \picorv32.instr_xori, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12227 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1060$2617_Y, Q = \picorv32.instr_xori).
Adding SRST signal on $flatten\picorv32.$procdff$9866 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5461_Y, Q = \picorv32.instr_sltiu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12229 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1059$2615_Y, Q = \picorv32.instr_sltiu).
Adding SRST signal on $flatten\picorv32.$procdff$9865 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5465_Y, Q = \picorv32.instr_slti, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12231 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1058$2613_Y, Q = \picorv32.instr_slti).
Adding SRST signal on $flatten\picorv32.$procdff$9864 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5469_Y, Q = \picorv32.instr_addi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12233 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1057$2611_Y, Q = \picorv32.instr_addi).
Adding EN signal on $flatten\picorv32.$procdff$9863 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1055$2609_Y, Q = \picorv32.instr_sw).
Adding EN signal on $flatten\picorv32.$procdff$9862 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1054$2607_Y, Q = \picorv32.instr_sh).
Adding EN signal on $flatten\picorv32.$procdff$9861 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1053$2605_Y, Q = \picorv32.instr_sb).
Adding EN signal on $flatten\picorv32.$procdff$9860 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1051$2603_Y, Q = \picorv32.instr_lhu).
Adding EN signal on $flatten\picorv32.$procdff$9859 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1050$2601_Y, Q = \picorv32.instr_lbu).
Adding EN signal on $flatten\picorv32.$procdff$9858 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1049$2599_Y, Q = \picorv32.instr_lw).
Adding EN signal on $flatten\picorv32.$procdff$9857 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1048$2597_Y, Q = \picorv32.instr_lh).
Adding EN signal on $flatten\picorv32.$procdff$9856 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1047$2595_Y, Q = \picorv32.instr_lb).
Adding SRST signal on $flatten\picorv32.$procdff$9855 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5489_Y, Q = \picorv32.instr_bgeu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12243 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1045$2593_Y, Q = \picorv32.instr_bgeu).
Adding SRST signal on $flatten\picorv32.$procdff$9854 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5493_Y, Q = \picorv32.instr_bltu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12245 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1044$2591_Y, Q = \picorv32.instr_bltu).
Adding SRST signal on $flatten\picorv32.$procdff$9853 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5497_Y, Q = \picorv32.instr_bge, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12247 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1043$2589_Y, Q = \picorv32.instr_bge).
Adding SRST signal on $flatten\picorv32.$procdff$9852 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5501_Y, Q = \picorv32.instr_blt, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12249 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1042$2587_Y, Q = \picorv32.instr_blt).
Adding SRST signal on $flatten\picorv32.$procdff$9851 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5505_Y, Q = \picorv32.instr_bne, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12251 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1041$2585_Y, Q = \picorv32.instr_bne).
Adding SRST signal on $flatten\picorv32.$procdff$9850 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5509_Y, Q = \picorv32.instr_beq, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12253 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1040$2583_Y, Q = \picorv32.instr_beq).
Adding EN signal on $flatten\picorv32.$procdff$9849 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:870$2515_Y, Q = \picorv32.instr_jalr).
Adding EN signal on $flatten\picorv32.$procdff$9848 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:869$2512_Y, Q = \picorv32.instr_jal).
Adding EN signal on $flatten\picorv32.$procdff$9847 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:868$2511_Y, Q = \picorv32.instr_auipc).
Adding EN signal on $flatten\picorv32.$procdff$9846 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:867$2510_Y, Q = \picorv32.instr_lui).
Adding EN signal on $flatten\picorv32.$procdff$9845 ($dff) from module colorlight_i5 (D = \picorv32.mem_rdata_q, Q = \picorv32.pcpi_insn).
Adding SRST signal on $flatten\picorv32.$procdff$9836 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$3893_Y, Q = \picorv32.do_waitirq, rval = 1'0).
Adding SRST signal on $flatten\picorv32.$procdff$9834 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_not$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1429$2848_Y, Q = \picorv32.pcpi_timeout, rval = 1'0).
Adding SRST signal on $flatten\picorv32.$procdff$9833 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4134_Y, Q = \picorv32.pcpi_timeout_counter, rval = 4'1111).
Adding EN signal on $auto$ff.cc:266:slice$12268 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1426$2847_Y [3:0], Q = \picorv32.pcpi_timeout_counter).
Adding EN signal on $flatten\picorv32.$procdff$9831 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4149_Y [5], Q = \picorv32.latched_rd [5]).
Adding EN signal on $flatten\picorv32.$procdff$9831 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4149_Y [4:0], Q = \picorv32.latched_rd [4:0]).
Adding SRST signal on $flatten\picorv32.$procdff$9830 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4175_Y, Q = \picorv32.latched_is_lb, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12292 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4175_Y, Q = \picorv32.latched_is_lb).
Adding SRST signal on $flatten\picorv32.$procdff$9829 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4188_Y, Q = \picorv32.latched_is_lh, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12302 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4188_Y, Q = \picorv32.latched_is_lh).
Adding SRST signal on $flatten\picorv32.$procdff$9828 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4201_Y, Q = \picorv32.latched_is_lu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12312 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4201_Y, Q = \picorv32.latched_is_lu).
Adding EN signal on $flatten\picorv32.$procdff$9826 ($dff) from module colorlight_i5 (D = \picorv32.compressed_instr, Q = \picorv32.latched_compr).
Adding SRST signal on $flatten\picorv32.$procdff$9825 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4246_Y, Q = \picorv32.latched_branch, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12329 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4246_Y, Q = \picorv32.latched_branch).
Adding SRST signal on $flatten\picorv32.$procdff$9824 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4282_Y, Q = \picorv32.latched_stalu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12337 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4282_Y, Q = \picorv32.latched_stalu).
Adding SRST signal on $flatten\picorv32.$procdff$9823 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4289_Y, Q = \picorv32.latched_store, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12345 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4289_Y, Q = \picorv32.latched_store).
Adding SRST signal on $flatten\picorv32.$procdff$9819 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4347_Y, Q = \picorv32.irq_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12355 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1540$2893_Y, Q = \picorv32.irq_state).
Adding SRST signal on $flatten\picorv32.$procdff$9812 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$3907_Y, Q = \picorv32.decoder_pseudo_trigger, rval = 1'0).
Adding SRST signal on $flatten\picorv32.$procdff$9809 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4559_Y, Q = \picorv32.mem_do_wdata, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$12366 ($sdff) from module colorlight_i5 (D = 1'0, Q = \picorv32.mem_do_wdata).
Adding SRST signal on $flatten\picorv32.$procdff$9808 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4563_Y, Q = \picorv32.mem_do_rdata, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$12368 ($sdff) from module colorlight_i5 (D = 1'0, Q = \picorv32.mem_do_rdata).
Adding SRST signal on $flatten\picorv32.$procdff$9807 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4637_Y, Q = \picorv32.mem_do_rinst, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$12370 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4637_Y, Q = \picorv32.mem_do_rinst).
Adding SRST signal on $flatten\picorv32.$procdff$9806 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4662_Y, Q = \picorv32.mem_do_prefetch, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12386 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1573$2907_Y, Q = \picorv32.mem_do_prefetch).
Adding SRST signal on $flatten\picorv32.$procdff$9804 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4710_Y, Q = \picorv32.timer, rval = 0).
Adding SRST signal on $flatten\picorv32.$procdff$9802 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4728_Y, Q = \picorv32.irq_mask, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:266:slice$12399 ($sdff) from module colorlight_i5 (D = \picorv32.cpuregs_rs1, Q = \picorv32.irq_mask).
Adding SRST signal on $flatten\picorv32.$procdff$9801 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4747_Y, Q = \picorv32.irq_active, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12403 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4747_Y, Q = \picorv32.irq_active).
Adding SRST signal on $flatten\picorv32.$procdff$9800 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4772_Y, Q = \picorv32.irq_delay, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12413 ($sdff) from module colorlight_i5 (D = \picorv32.irq_active, Q = \picorv32.irq_delay).
Adding EN signal on $flatten\picorv32.$procdff$9797 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4785_Y, Q = \picorv32.reg_op2).
Adding EN signal on $flatten\picorv32.$procdff$9796 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4807_Y [30:0], Q = \picorv32.reg_op1 [30:0]).
Adding EN signal on $flatten\picorv32.$procdff$9796 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4807_Y [31], Q = \picorv32.reg_op1 [31]).
Adding SRST signal on $flatten\picorv32.$procdff$9795 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4870_Y, Q = \picorv32.reg_next_pc, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12466 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4868_Y, Q = \picorv32.reg_next_pc).
Adding SRST signal on $flatten\picorv32.$procdff$9794 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4882_Y, Q = \picorv32.reg_pc, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12468 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$3\current_pc[31:0], Q = \picorv32.reg_pc).
Adding SRST signal on $flatten\picorv32.$procdff$9793 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4902_Y, Q = \picorv32.count_instr, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$12470 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1564$2903_Y, Q = \picorv32.count_instr).
Adding SRST signal on $flatten\picorv32.$procdff$9792 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1433$2849_Y, Q = \picorv32.count_cycle, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $flatten\picorv32.$procdff$9789 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4128_Y, Q = \picorv32.trap, rval = 1'0).
Adding SRST signal on $flatten\picorv32.$procdff$9788 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4923_Y, Q = \picorv32.pcpi_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12480 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4919_Y, Q = \picorv32.pcpi_valid).
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$12186 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12181 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12180 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11733 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11733 ($dffe) from module colorlight_i5.

4.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 549 unused cells and 584 unused wires.
<suppressed ~559 debug messages>

4.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~43 debug messages>

4.14.9. Rerunning OPT passes. (Maybe there is more to do..)

4.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1582 debug messages>

4.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$12023: { $auto$rtlil.cc:3135:Not$12021 $procmux$7880_CMP $procmux$7879_CMP }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$11731: { $procmux$9420_CMP $procmux$9419_CMP $procmux$9418_CMP $procmux$9417_CMP $procmux$9416_CMP $procmux$9415_CMP $procmux$9414_CMP $procmux$9413_CMP \sys_rst }
  Optimizing cells in module \colorlight_i5.
Performed a total of 2 changes.

4.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~222 debug messages>
Removed a total of 74 cells.

4.14.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12322 ($dffe) from module colorlight_i5.

4.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1 unused cells and 76 unused wires.
<suppressed ~2 debug messages>

4.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~2 debug messages>

4.14.16. Rerunning OPT passes. (Maybe there is more to do..)

4.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1584 debug messages>

4.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.20. Executing OPT_DFF pass (perform DFF optimizations).

4.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.23. Rerunning OPT passes. (Maybe there is more to do..)

4.14.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1584 debug messages>

4.14.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.14.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.27. Executing OPT_DFF pass (perform DFF optimizations).

4.14.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.14.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.30. Finished fast OPT passes. (There is nothing left to do.)

4.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 26 address bits (of 32) from memory init port colorlight_i5.$meminit$\mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6771$1654 (mem).
Removed top 18 address bits (of 32) from memory init port colorlight_i5.$meminit$\rom$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6737$1653 (rom).
Removed top 1 address bits (of 15) from memory read port colorlight_i5.$memrd$\rom$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6741$1390 (rom).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10617 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12134 ($ne).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12136 ($ne).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12138 ($ne).
Removed top 1 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10570 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10641 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10645 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12142 ($ne).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12155 ($ne).
Removed top 2 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10657 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10661 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10683 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10731 ($eq).
Removed top 4 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10793 ($eq).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3198$426 ($or).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3361$456 ($or).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10737 ($eq).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3524$486 ($or).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:3687$516 ($or).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10741 ($eq).
Removed top 5 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10745 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11180 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10753 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10709 ($eq).
Removed top 9 bits (of 28) from port Y of cell colorlight_i5.$sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4186$887 ($sub).
Removed top 9 bits (of 28) from port A of cell colorlight_i5.$sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4186$887 ($sub).
Removed top 26 bits (of 27) from port B of cell colorlight_i5.$sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4186$887 ($sub).
Removed top 3 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11184 ($eq).
Removed top 1 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10534 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10757 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11176 ($eq).
Removed top 2 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10801 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10805 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11168 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10809 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11233 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11188 ($eq).
Removed top 3 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10761 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10779 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11192 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10785 ($eq).
Removed top 1 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10789 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11196 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11200 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11204 ($eq).
Removed top 2 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11208 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11212 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11156 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11152 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11148 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11144 ($eq).
Removed top 2 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11172 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11247 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$6441_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6490_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell colorlight_i5.$procmux$6489 ($pmux).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6491_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6492_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6493_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell colorlight_i5.$procmux$6494_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell colorlight_i5.$procmux$6495_CMP0 ($eq).
Removed top 8 bits (of 9) from port B of cell colorlight_i5.$procmux$6496_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11253 ($eq).
Removed cell colorlight_i5.$procmux$6570 ($mux).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11272 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$6806_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$6807_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$procmux$6808_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$6971_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7617_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11282 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11301 ($eq).
Removed top 5 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11305 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11309 ($eq).
Removed top 3 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11315 ($eq).
Removed top 2 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11319 ($eq).
Removed top 24 bits (of 32) from mux cell colorlight_i5.$procmux$7859 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7880_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11321 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11417 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7937_CMP0 ($eq).
Removed top 4 bits (of 36) from mux cell colorlight_i5.$procmux$7972 ($pmux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7974_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11434 ($ne).
Removed top 1 bits (of 2) from mux cell colorlight_i5.$procmux$8041 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8046_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12381 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8119_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8147_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8150_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8157_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8255_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8258_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8263_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12377 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11518 ($ne).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12375 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11535 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11571 ($ne).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12352 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11588 ($ne).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8476_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8479_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8484_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12350 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11624 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11641 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11677 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12334 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11694 ($ne).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8697_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8700_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8705_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8918_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8921_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8926_CMP0 ($eq).
Removed top 8 bits (of 9) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11880 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12297 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$9126_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11942 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$9295_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11962 ($ne).
Removed top 11 bits (of 31) from FF cell colorlight_i5.$auto$ff.cc:266:slice$12485 ($dffe).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$9414_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$9415_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$9416_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$9417_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$9418_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$9419_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$procmux$9420_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell colorlight_i5.$procmux$9422 ($mux).
Removed top 2 bits (of 4) from mux cell colorlight_i5.$procmux$9443 ($mux).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11982 ($ne).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10689 ($eq).
Removed top 3 bits (of 4) from mux cell colorlight_i5.$procmux$9476 ($mux).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12002 ($ne).
Removed top 1 bits (of 10) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10693 ($eq).
Removed top 4 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10697 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12069 ($ne).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12451 ($ne).
Removed top 2 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10705 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12276 ($ne).
Removed top 2 bits (of 10) from FF cell colorlight_i5.$auto$ff.cc:266:slice$12053 ($dffe).
Removed top 2 bits (of 10) from FF cell colorlight_i5.$auto$ff.cc:266:slice$12052 ($dffe).
Removed cell colorlight_i5.$auto$ff.cc:266:slice$11759 ($sdff).
Removed top 24 bits (of 32) from FF cell colorlight_i5.$auto$ff.cc:266:slice$11755 ($sdff).
Removed top 3 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11139 ($eq).
Removed top 3 bits (of 10) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11127 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10566 ($eq).
Removed top 3 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11115 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10562 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10560 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10556 ($eq).
Removed top 1 bits (of 10) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10552 ($eq).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11103 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10544 ($eq).
Removed top 3 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11091 ($eq).
Removed top 3 bits (of 10) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11079 ($eq).
Removed top 3 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11062 ($eq).
Removed top 2 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11058 ($eq).
Removed top 3 bits (of 10) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11050 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11046 ($eq).
Removed top 3 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11038 ($eq).
Removed top 3 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11034 ($eq).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11026 ($eq).
Removed top 2 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11022 ($eq).
Removed top 3 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11014 ($eq).
Removed top 3 bits (of 10) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11002 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10998 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10989 ($eq).
Removed top 8 bits (of 11) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10985 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10977 ($eq).
Removed top 8 bits (of 12) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10973 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10965 ($eq).
Removed top 9 bits (of 11) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10961 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10953 ($eq).
Removed top 8 bits (of 13) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10949 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10941 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10904 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10916 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10920 ($eq).
Removed top 1 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10912 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10900 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10929 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11164 ($eq).
Removed top 1 bits (of 10) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10896 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10884 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10888 ($eq).
Removed top 1 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10880 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10876 ($eq).
Removed top 2 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10857 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10853 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10849 ($eq).
Removed top 4 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10841 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10837 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10833 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10827 ($eq).
Removed top 1 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10892 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10908 ($eq).
Removed top 8 bits (of 12) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10925 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10538 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10635 ($eq).
Removed top 31 bits (of 63) from port A of cell colorlight_i5.$flatten\picorv32.\genblk2.pcpi_div.$neg$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2475$3057 ($neg).
Removed top 31 bits (of 63) from mux cell colorlight_i5.$flatten\picorv32.\genblk2.pcpi_div.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2475$3059 ($mux).
Removed top 31 bits (of 63) from port Y of cell colorlight_i5.$flatten\picorv32.\genblk2.pcpi_div.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2499$3075 ($sub).
Removed top 31 bits (of 63) from port B of cell colorlight_i5.$flatten\picorv32.\genblk2.pcpi_div.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2499$3075 ($sub).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12274 ($ne).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2227$3087 ($eq).
Removed top 6 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2227$3089 ($eq).
Removed top 1 bits (of 5) from port Y of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3125 ($add).
Removed top 1 bits (of 5) from port A of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3125 ($add).
Removed top 26 bits (of 32) from mux cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2291$3131 ($mux).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2299$3133 ($sub).
Removed top 25 bits (of 32) from port Y of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2299$3133 ($sub).
Removed top 32 bits (of 64) from mux cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2313$3137 ($mux).
Removed cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3167 ($mux).
Removed top 1 bits (of 64) from mux cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3191 ($mux).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3197_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3202_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3208_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\picorv32.$procmux$5851_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12408 ($ne).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10613 ($eq).
Removed top 2 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10609 ($eq).
Removed top 4 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10601 ($eq).
Removed top 1 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10597 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10593 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10587 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\picorv32.$procmux$6138_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12430 ($ne).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10582 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12434 ($ne).
Removed top 2 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10713 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10578 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10574 ($eq).
Removed top 27 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$or$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1916$2987 ($or).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1850$2972 ($sub).
Removed top 27 bits (of 32) from port Y of cell colorlight_i5.$flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1850$2972 ($sub).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1842$2965 ($sub).
Removed top 27 bits (of 32) from port Y of cell colorlight_i5.$flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1842$2965 ($sub).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$ge$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1835$2957 ($ge).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1564$2903 ($add).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1552$2900 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1541$2891 ($eq).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1443$2854 ($sub).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1433$2849 ($add).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1426$2847 ($sub).
Removed top 28 bits (of 32) from port Y of cell colorlight_i5.$flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1426$2847 ($sub).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1317$2808 ($add).
Removed top 4 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1093$2726 ($eq).
Removed top 5 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1092$2722 ($eq).
Removed top 6 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1091$2717 ($eq).
Removed top 3 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1090$2711 ($eq).
Removed top 3 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1088$2708 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1066$2632 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1059$2614 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1049$2598 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1041$2584 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:878$2528 ($eq).
Removed top 2 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:877$2527 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:876$2526 ($eq).
Removed top 5 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:875$2525 ($eq).
Removed top 4 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:872$2521 ($eq).
Removed top 5 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:871$2517 ($eq).
Removed top 3 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:871$2516 ($eq).
Removed top 2 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:868$2511 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:867$2510 ($eq).
Removed top 30 bits (of 32) from mux cell colorlight_i5.$flatten\picorv32.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:617$2491 ($mux).
Removed top 3 bits (of 4) from port A of cell colorlight_i5.$flatten\picorv32.$shl$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:419$2432 ($shl).
Removed top 24 bits (of 32) from port B of cell colorlight_i5.$or$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4850$1046 ($or).
Removed top 31 bits (of 63) from port Y of cell colorlight_i5.$flatten\picorv32.\genblk2.pcpi_div.$neg$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2475$3057 ($neg).
Removed top 1 bits (of 5) from port Y of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3124 ($add).
Removed top 1 bits (of 64) from mux cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3189 ($mux).
Removed top 24 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$230_EN[31:0]$1394.
Removed top 16 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$231_EN[31:0]$1397.
Removed top 8 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6759$232_EN[31:0]$1400.
Removed top 28 bits (of 32) from wire colorlight_i5.$flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1426$2847_Y.
Removed top 27 bits (of 32) from wire colorlight_i5.$flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1842$2965_Y.
Removed top 27 bits (of 32) from wire colorlight_i5.$flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1850$2972_Y.
Removed top 1 bits (of 5) from wire colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3124_Y.
Removed top 1 bits (of 64) from wire colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3189_Y.
Removed top 1 bits (of 64) from wire colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3191_Y.
Removed top 25 bits (of 32) from wire colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2299$3133_Y.
Removed top 26 bits (of 32) from wire colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2291$3131_Y.
Removed top 32 bits (of 64) from wire colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2313$3137_Y.
Removed top 31 bits (of 63) from wire colorlight_i5.$flatten\picorv32.\genblk2.pcpi_div.$neg$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2475$3057_Y.
Removed top 31 bits (of 63) from wire colorlight_i5.$flatten\picorv32.\genblk2.pcpi_div.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2499$3075_Y.
Removed top 31 bits (of 63) from wire colorlight_i5.$flatten\picorv32.\genblk2.pcpi_div.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2475$3059_Y.
Removed top 2 bits (of 32) from wire colorlight_i5.$or$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4850$1046_Y.
Removed top 24 bits (of 32) from wire colorlight_i5.$procmux$6489_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$procmux$8041_Y.
Removed top 1 bits (of 4) from wire colorlight_i5.$procmux$9422_Y.
Removed top 2 bits (of 4) from wire colorlight_i5.$procmux$9443_Y.
Removed top 27 bits (of 32) from wire colorlight_i5.basesoc_picorv32_interrupt.
Removed top 3 bits (of 4) from wire colorlight_i5.basesoc_tx_mux_endpoint0_sink_payload_width.
Removed top 24 bits (of 32) from wire colorlight_i5.csr_bankarray_sram_bus_dat_r.
Removed top 3 bits (of 4) from wire colorlight_i5.mmap_source_payload_width.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine0_syncfifo0_din.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine0_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine1_syncfifo1_din.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine1_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine2_syncfifo2_din.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine2_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine3_syncfifo3_din.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine3_wrport_dat_w.
Removed top 2 bits (of 21) from wire colorlight_i5.tag_di_tag.
Removed top 4 bits (of 144) from wire colorlight_i5.wishbone_bridge_wdata_converter_converter_sink_payload_data.

4.16. Executing PEEPOPT pass (run peephole optimizers).

4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 51 unused wires.
<suppressed ~13 debug messages>

4.18. Executing SHARE pass (SAT-based resource sharing).
Found 23 cells in module colorlight_i5 that may be considered for resource sharing.
  Analyzing resource sharing options for $sshl$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5610$1227 ($sshl):
    Found 1 activation_patterns using ctrl signal \spiflash_phy_sr_out_shift.
    Found 1 candidates: $sshl$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5606$1226
    Analyzing resource sharing with $sshl$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5606$1226 ($sshl):
      Found 1 activation_patterns using ctrl signal { \spiflash_phy_sr_out_shift \spiflash_phy_sr_out_load }.
      Activation pattern for cell $sshl$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5610$1227: \spiflash_phy_sr_out_shift = 1'1
      Activation pattern for cell $sshl$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5606$1226: { \spiflash_phy_sr_out_shift \spiflash_phy_sr_out_load } = 2'01
      According to the SAT solver this pair of cells can be shared. (Pattern only case)
      Simplified activation pattern for cell $sshl$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5610$1227: \spiflash_phy_sr_out_shift = 1'1
      Simplified activation pattern for cell $sshl$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5606$1226: \spiflash_phy_sr_out_shift = 1'0
      Activation signal for $sshl$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5610$1227: $auto$share.cc:1068:make_cell_activation_logic$12520
      New cell: $auto$share.cc:669:make_supercell$12527 ($sshl)
  Analyzing resource sharing options for $auto$share.cc:669:make_supercell$12527 ($sshl):
    Found 2 activation_patterns using ctrl signal { \spiflash_phy_sr_out_shift \spiflash_phy_sr_out_load }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\tag_mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6914$1486 ($memrd):
    Found 6 activation_patterns using ctrl signal { $procmux$8046_CMP $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4135$885_Y \write_from_slave \wishbone_bridge_cmd_valid \tag_port_we \socbushandler_done \basesoc_litedramnativeportconverter_state }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\sram$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6762$1416 ($memrd):
    Found 1 activation_patterns using ctrl signal \socbushandler_done.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6777$1418 ($memrd):
    Found 1 activation_patterns using ctrl signal { $procmux$7879_CMP \socbushandler_done \csr_bankarray_sel_r }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain9$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7147$1568 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8118_CMP $procmux$7973_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain8$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7133$1560 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8118_CMP $procmux$7973_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain7$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7119$1552 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8119_CMP $procmux$7974_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain6$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7105$1544 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8119_CMP $procmux$7974_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain5$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7091$1536 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8119_CMP $procmux$7974_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain4$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7077$1528 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8119_CMP $procmux$7974_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain3$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7063$1520 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8120_CMP $procmux$7975_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain2$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7049$1512 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8120_CMP $procmux$7975_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain15$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7231$1616 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8120_CMP $procmux$8119_CMP $procmux$8118_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7973_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain14$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7217$1608 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8120_CMP $procmux$8119_CMP $procmux$8118_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7973_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain13$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7203$1600 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8120_CMP $procmux$8119_CMP $procmux$8118_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7973_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain12$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7189$1592 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8120_CMP $procmux$8119_CMP $procmux$8118_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7973_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain11$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7175$1584 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8118_CMP $procmux$7973_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain10$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7161$1576 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8118_CMP $procmux$7973_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain1$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7035$1504 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8120_CMP $procmux$7975_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain0$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:7021$1496 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8120_CMP $procmux$7975_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $flatten\picorv32.$memrd$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1353$2830 ($memrd):
    Found 2 activation_patterns using ctrl signal { $auto$opt_reduce.cc:137:opt_pmux$10357 $auto$opt_reduce.cc:137:opt_pmux$10347 $auto$opt_reduce.cc:137:opt_pmux$10341 \picorv32.is_slli_srli_srai $flatten\picorv32.$reduce_bool$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1353$2831_Y \picorv32.cpu_state [2] $auto$fsm_map.cc:74:implement_pattern_cache$11254 }.
    Found 1 candidates: $flatten\picorv32.$memrd$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1352$2827
    Analyzing resource sharing with $flatten\picorv32.$memrd$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1352$2827 ($memrd):
      Found 1 activation_patterns using ctrl signal $flatten\picorv32.$reduce_bool$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1352$2828_Y.
      Activation pattern for cell $flatten\picorv32.$memrd$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1353$2830: { $auto$opt_reduce.cc:137:opt_pmux$10357 $auto$opt_reduce.cc:137:opt_pmux$10347 $flatten\picorv32.$reduce_bool$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1353$2831_Y } = 3'001
      Activation pattern for cell $flatten\picorv32.$memrd$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1353$2830: { $auto$opt_reduce.cc:137:opt_pmux$10341 \picorv32.is_slli_srli_srai $flatten\picorv32.$reduce_bool$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1353$2831_Y \picorv32.cpu_state [2] $auto$fsm_map.cc:74:implement_pattern_cache$11254 } = 5'00110
      Activation pattern for cell $flatten\picorv32.$memrd$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1352$2827: $flatten\picorv32.$reduce_bool$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1352$2828_Y = 1'1
      Size of SAT problem: 11 cells, 159 variables, 349 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $auto$opt_reduce.cc:137:opt_pmux$10357 $auto$opt_reduce.cc:137:opt_pmux$10347 $auto$opt_reduce.cc:137:opt_pmux$10341 \picorv32.is_slli_srli_srai $flatten\picorv32.$reduce_bool$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1352$2828_Y $flatten\picorv32.$reduce_bool$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1353$2831_Y \picorv32.cpu_state [2] $auto$fsm_map.cc:74:implement_pattern_cache$11254 } = 8'00001100
  Analyzing resource sharing options for $flatten\picorv32.$memrd$\cpuregs$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1352$2827 ($memrd):
    Found 1 activation_patterns using ctrl signal $flatten\picorv32.$reduce_bool$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1352$2828_Y.
    No candidates found.
Removing 2 cells in module colorlight_i5:
  Removing cell $sshl$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5606$1226 ($sshl).
  Removing cell $sshl$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5610$1227 ($sshl).

4.19. Executing TECHMAP pass (map to technology primitives).

4.19.1. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.19.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~140 debug messages>

4.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~2 debug messages>

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 3 unused wires.
<suppressed ~4 debug messages>

4.22. Executing TECHMAP pass (map to technology primitives).

4.22.1. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/mul2dsp.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/mul2dsp.v
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.22.2. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

4.22.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

4.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module colorlight_i5:
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$319 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2361$322 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2791$373 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4219$894 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4221$895 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5454$1179 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5467$1188 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5482$1189 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5499$1193 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5502$1194 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5506$1199 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5521$1204 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5524$1205 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5528$1210 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5631$1230 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5717$1247 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5734$1251 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5737$1252 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5741$1257 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5810$1273 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5813$1274 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5817$1279 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5886$1295 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5889$1296 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5893$1301 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5962$1317 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5965$1318 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5969$1323 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6230$1379 ($add).
  creating $macc model for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6241$1382 ($add).
  creating $macc model for $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1240$3025 ($add).
  creating $macc model for $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1317$2808 ($add).
  creating $macc model for $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1433$2849 ($add).
  creating $macc model for $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1552$2900 ($add).
  creating $macc model for $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1564$2903 ($add).
  creating $macc model for $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1569$2904 ($add).
  creating $macc model for $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1806$2951 ($add).
  creating $macc model for $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1869$2976 ($add).
  creating $macc model for $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1240$3024 ($sub).
  creating $macc model for $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1426$2847 ($sub).
  creating $macc model for $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1443$2854 ($sub).
  creating $macc model for $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1842$2965 ($sub).
  creating $macc model for $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1850$2972 ($sub).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3094 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3095 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3096 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3097 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3098 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3099 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3100 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3101 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3102 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3103 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3104 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3105 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3106 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3107 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3108 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3109 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3110 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3111 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3112 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3113 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3114 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3115 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3116 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3117 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3118 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3119 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3120 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3121 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3122 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3123 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3124 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3125 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2299$3133 ($sub).
  creating $macc model for $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2474$3052 ($neg).
  creating $macc model for $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2475$3057 ($neg).
  creating $macc model for $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2493$3070 ($neg).
  creating $macc model for $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2495$3072 ($neg).
  creating $macc model for $flatten\picorv32.\genblk2.pcpi_div.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2499$3075 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2195$265 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2918$398 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2922$399 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2955$405 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5447$1177 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5510$1200 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5532$1211 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5539$1213 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5572$1219 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5606$1225 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5643$1233 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5664$1236 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5670$1237 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5681$1240 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5745$1258 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5764$1262 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5779$1265 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5794$1268 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5821$1280 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5840$1284 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5855$1287 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5870$1290 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5897$1302 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5916$1306 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5931$1309 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5946$1312 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5973$1324 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5992$1328 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6007$1331 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6022$1334 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6033$1338 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6040$1341 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6172$1346 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6187$1349 ($sub).
  creating $macc model for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6202$1352 ($sub).
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3124 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3125.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3122 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3123.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3120 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3121.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3118 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3119.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3116 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3117.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3114 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3115.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3112 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3113.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3110 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3111.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3108 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3109.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3106 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3107.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3104 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3105.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3102 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3103.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3100 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3101.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3098 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3099.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3096 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3097.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3094 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3095.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5821$1280.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5794$1268.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5779$1265.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5764$1262.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5745$1258.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5681$1240.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5670$1237.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5664$1236.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5643$1233.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5606$1225.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5572$1219.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5539$1213.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5532$1211.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5510$1200.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5447$1177.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2955$405.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2922$399.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2918$398.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2195$265.
  creating $alu model for $macc $flatten\picorv32.\genblk2.pcpi_div.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2499$3075.
  creating $alu model for $macc $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2495$3072.
  creating $alu model for $macc $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2493$3070.
  creating $alu model for $macc $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2475$3057.
  creating $alu model for $macc $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2474$3052.
  creating $alu model for $macc $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2299$3133.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5840$1284.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5855$1287.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5870$1290.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5897$1302.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5916$1306.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5931$1309.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5946$1312.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5973$1324.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5992$1328.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6007$1331.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6022$1334.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6033$1338.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6040$1341.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6172$1346.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6187$1349.
  creating $alu model for $macc $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6202$1352.
  creating $alu model for $macc $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1850$2972.
  creating $alu model for $macc $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1842$2965.
  creating $alu model for $macc $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1443$2854.
  creating $alu model for $macc $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1426$2847.
  creating $alu model for $macc $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1240$3024.
  creating $alu model for $macc $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1869$2976.
  creating $alu model for $macc $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1806$2951.
  creating $alu model for $macc $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1569$2904.
  creating $alu model for $macc $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1564$2903.
  creating $alu model for $macc $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1552$2900.
  creating $alu model for $macc $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1433$2849.
  creating $alu model for $macc $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1317$2808.
  creating $alu model for $macc $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1240$3025.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6241$1382.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6230$1379.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5969$1323.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5965$1318.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5962$1317.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5893$1301.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5889$1296.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5886$1295.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5817$1279.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5813$1274.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5810$1273.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5741$1257.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5737$1252.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5734$1251.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5717$1247.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5631$1230.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5528$1210.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5524$1205.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5521$1204.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5506$1199.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5502$1194.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5499$1193.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5482$1189.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5467$1188.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5454$1179.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4221$895.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4219$894.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2791$373.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2361$322.
  creating $alu model for $macc $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$319.
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3119: $auto$alumacc.cc:365:replace_macc$12531
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3107: $auto$alumacc.cc:365:replace_macc$12532
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3121: $auto$alumacc.cc:365:replace_macc$12533
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3103: $auto$alumacc.cc:365:replace_macc$12534
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3123: $auto$alumacc.cc:365:replace_macc$12535
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3109: $auto$alumacc.cc:365:replace_macc$12536
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3125: $auto$alumacc.cc:365:replace_macc$12537
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3099: $auto$alumacc.cc:365:replace_macc$12538
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3111: $auto$alumacc.cc:365:replace_macc$12539
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3105: $auto$alumacc.cc:365:replace_macc$12540
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3113: $auto$alumacc.cc:365:replace_macc$12541
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3097: $auto$alumacc.cc:365:replace_macc$12542
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3115: $auto$alumacc.cc:365:replace_macc$12543
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3101: $auto$alumacc.cc:365:replace_macc$12544
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3117: $auto$alumacc.cc:365:replace_macc$12545
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3095: $auto$alumacc.cc:365:replace_macc$12546
  creating $alu model for $flatten\picorv32.$ge$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1835$2957 ($ge): merged with $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1842$2965.
  creating $alu model for $flatten\picorv32.$lt$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1242$3028 ($lt): new $alu
  creating $alu model for $flatten\picorv32.$lt$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1243$3029 ($lt): merged with $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1240$3024.
  creating $alu model for $flatten\picorv32.\genblk2.pcpi_div.$le$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2498$3074 ($le): new $alu
  creating $alu model for $lt$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5630$1229 ($lt): new $alu
  creating $alu model for $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2886$388 ($eq): merged with $lt$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5630$1229.
  creating $alu model for $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2938$403 ($eq): merged with $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2918$398.
  creating $alu model for $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5765$1263 ($eq): merged with $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5764$1262.
  creating $alu model for $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5780$1266 ($eq): merged with $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5779$1265.
  creating $alu model for $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5795$1269 ($eq): merged with $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5794$1268.
  creating $alu model for $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5841$1285 ($eq): merged with $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5840$1284.
  creating $alu model for $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5856$1288 ($eq): merged with $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5855$1287.
  creating $alu model for $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5871$1291 ($eq): merged with $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5870$1290.
  creating $alu model for $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5917$1307 ($eq): merged with $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5916$1306.
  creating $alu model for $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5932$1310 ($eq): merged with $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5931$1309.
  creating $alu model for $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5947$1313 ($eq): merged with $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5946$1312.
  creating $alu model for $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5993$1329 ($eq): merged with $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5992$1328.
  creating $alu model for $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6008$1332 ($eq): merged with $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6007$1331.
  creating $alu model for $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6023$1335 ($eq): merged with $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6022$1334.
  creating $alu model for $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6203$1353 ($eq): merged with $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6202$1352.
  creating $alu model for $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1241$3027 ($eq): merged with $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1240$3024.
  creating $alu cell for $lt$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5630$1229, $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2886$388: $auto$alumacc.cc:495:replace_alu$12550
  creating $alu cell for $flatten\picorv32.\genblk2.pcpi_div.$le$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2498$3074: $auto$alumacc.cc:495:replace_alu$12557
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2322$319: $auto$alumacc.cc:495:replace_alu$12566
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2361$322: $auto$alumacc.cc:495:replace_alu$12569
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2791$373: $auto$alumacc.cc:495:replace_alu$12572
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4219$894: $auto$alumacc.cc:495:replace_alu$12575
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:4221$895: $auto$alumacc.cc:495:replace_alu$12578
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5454$1179: $auto$alumacc.cc:495:replace_alu$12581
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5467$1188: $auto$alumacc.cc:495:replace_alu$12584
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5482$1189: $auto$alumacc.cc:495:replace_alu$12587
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5499$1193: $auto$alumacc.cc:495:replace_alu$12590
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5502$1194: $auto$alumacc.cc:495:replace_alu$12593
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5506$1199: $auto$alumacc.cc:495:replace_alu$12596
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5521$1204: $auto$alumacc.cc:495:replace_alu$12599
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5524$1205: $auto$alumacc.cc:495:replace_alu$12602
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5528$1210: $auto$alumacc.cc:495:replace_alu$12605
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5631$1230: $auto$alumacc.cc:495:replace_alu$12608
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5717$1247: $auto$alumacc.cc:495:replace_alu$12611
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5734$1251: $auto$alumacc.cc:495:replace_alu$12614
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5737$1252: $auto$alumacc.cc:495:replace_alu$12617
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5741$1257: $auto$alumacc.cc:495:replace_alu$12620
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5810$1273: $auto$alumacc.cc:495:replace_alu$12623
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5813$1274: $auto$alumacc.cc:495:replace_alu$12626
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5817$1279: $auto$alumacc.cc:495:replace_alu$12629
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5886$1295: $auto$alumacc.cc:495:replace_alu$12632
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5889$1296: $auto$alumacc.cc:495:replace_alu$12635
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5893$1301: $auto$alumacc.cc:495:replace_alu$12638
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5962$1317: $auto$alumacc.cc:495:replace_alu$12641
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5965$1318: $auto$alumacc.cc:495:replace_alu$12644
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5969$1323: $auto$alumacc.cc:495:replace_alu$12647
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6230$1379: $auto$alumacc.cc:495:replace_alu$12650
  creating $alu cell for $add$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6241$1382: $auto$alumacc.cc:495:replace_alu$12653
  creating $alu cell for $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1317$2808: $auto$alumacc.cc:495:replace_alu$12656
  creating $alu cell for $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1433$2849: $auto$alumacc.cc:495:replace_alu$12659
  creating $alu cell for $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1552$2900: $auto$alumacc.cc:495:replace_alu$12662
  creating $alu cell for $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1564$2903: $auto$alumacc.cc:495:replace_alu$12665
  creating $alu cell for $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1569$2904: $auto$alumacc.cc:495:replace_alu$12668
  creating $alu cell for $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1806$2951: $auto$alumacc.cc:495:replace_alu$12671
  creating $alu cell for $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1869$2976: $auto$alumacc.cc:495:replace_alu$12674
  creating $alu cell for $flatten\picorv32.$lt$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1242$3028: $auto$alumacc.cc:495:replace_alu$12677
  creating $alu cell for $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1240$3025: $auto$alumacc.cc:495:replace_alu$12684
  creating $alu cell for $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1240$3024, $flatten\picorv32.$lt$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1243$3029, $flatten\picorv32.$eq$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1241$3027: $auto$alumacc.cc:495:replace_alu$12687
  creating $alu cell for $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1426$2847: $auto$alumacc.cc:495:replace_alu$12694
  creating $alu cell for $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1443$2854: $auto$alumacc.cc:495:replace_alu$12697
  creating $alu cell for $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1842$2965, $flatten\picorv32.$ge$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1835$2957: $auto$alumacc.cc:495:replace_alu$12700
  creating $alu cell for $flatten\picorv32.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1850$2972: $auto$alumacc.cc:495:replace_alu$12713
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6202$1352, $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6203$1353: $auto$alumacc.cc:495:replace_alu$12716
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6187$1349: $auto$alumacc.cc:495:replace_alu$12721
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6172$1346: $auto$alumacc.cc:495:replace_alu$12724
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6040$1341: $auto$alumacc.cc:495:replace_alu$12727
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6033$1338: $auto$alumacc.cc:495:replace_alu$12730
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6022$1334, $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6023$1335: $auto$alumacc.cc:495:replace_alu$12733
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6007$1331, $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6008$1332: $auto$alumacc.cc:495:replace_alu$12738
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5992$1328, $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5993$1329: $auto$alumacc.cc:495:replace_alu$12743
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5973$1324: $auto$alumacc.cc:495:replace_alu$12748
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5946$1312, $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5947$1313: $auto$alumacc.cc:495:replace_alu$12751
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5931$1309, $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5932$1310: $auto$alumacc.cc:495:replace_alu$12756
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5916$1306, $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5917$1307: $auto$alumacc.cc:495:replace_alu$12761
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5897$1302: $auto$alumacc.cc:495:replace_alu$12766
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5870$1290, $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5871$1291: $auto$alumacc.cc:495:replace_alu$12769
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5855$1287, $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5856$1288: $auto$alumacc.cc:495:replace_alu$12774
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5840$1284, $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5841$1285: $auto$alumacc.cc:495:replace_alu$12779
  creating $alu cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2299$3133: $auto$alumacc.cc:495:replace_alu$12784
  creating $alu cell for $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2474$3052: $auto$alumacc.cc:495:replace_alu$12787
  creating $alu cell for $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2475$3057: $auto$alumacc.cc:495:replace_alu$12790
  creating $alu cell for $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2493$3070: $auto$alumacc.cc:495:replace_alu$12793
  creating $alu cell for $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2495$3072: $auto$alumacc.cc:495:replace_alu$12796
  creating $alu cell for $flatten\picorv32.\genblk2.pcpi_div.$sub$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2499$3075: $auto$alumacc.cc:495:replace_alu$12799
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2195$265: $auto$alumacc.cc:495:replace_alu$12802
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2918$398, $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2938$403: $auto$alumacc.cc:495:replace_alu$12805
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2922$399: $auto$alumacc.cc:495:replace_alu$12810
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:2955$405: $auto$alumacc.cc:495:replace_alu$12813
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5447$1177: $auto$alumacc.cc:495:replace_alu$12816
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5510$1200: $auto$alumacc.cc:495:replace_alu$12819
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5532$1211: $auto$alumacc.cc:495:replace_alu$12822
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5539$1213: $auto$alumacc.cc:495:replace_alu$12825
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5572$1219: $auto$alumacc.cc:495:replace_alu$12828
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5606$1225: $auto$alumacc.cc:495:replace_alu$12831
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5643$1233: $auto$alumacc.cc:495:replace_alu$12834
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5664$1236: $auto$alumacc.cc:495:replace_alu$12837
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5670$1237: $auto$alumacc.cc:495:replace_alu$12840
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5681$1240: $auto$alumacc.cc:495:replace_alu$12843
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5745$1258: $auto$alumacc.cc:495:replace_alu$12846
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5764$1262, $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5765$1263: $auto$alumacc.cc:495:replace_alu$12849
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5779$1265, $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5780$1266: $auto$alumacc.cc:495:replace_alu$12854
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5794$1268, $eq$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5795$1269: $auto$alumacc.cc:495:replace_alu$12859
  creating $alu cell for $sub$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:5821$1280: $auto$alumacc.cc:495:replace_alu$12864
  created 87 $alu and 16 $macc cells.

4.24. Executing OPT pass (performing simple optimizations).

4.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~3 debug messages>

4.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

4.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1583 debug messages>

4.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.24.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$12114 ($dffe) from module colorlight_i5 (D = $auto$wreduce.cc:514:run$12495 [6], Q = \picorv32.genblk1.genblk1.pcpi_mul.mul_counter [6], rval = 1'0).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 32 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 33 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 34 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 35 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 36 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 37 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 38 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 39 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 40 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 41 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 42 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 43 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 44 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 45 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 46 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 47 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 48 on $auto$ff.cc:266:slice$12117 ($dffe) from module colorlight_i5.

4.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 17 unused cells and 49 unused wires.
<suppressed ~18 debug messages>

4.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.24.9. Rerunning OPT passes. (Maybe there is more to do..)

4.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1587 debug messages>

4.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.24.13. Executing OPT_DFF pass (perform DFF optimizations).

4.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.24.16. Finished fast OPT passes. (There is nothing left to do.)

4.25. Executing MEMORY pass.

4.25.1. Executing OPT_MEM pass (optimize memories).
colorlight_i5.mem: removing const-0 lane 7
Performed a total of 97 transformations.

4.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 6 transformations.

4.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing colorlight_i5.data_mem_grain0 write port 0.
  Analyzing colorlight_i5.data_mem_grain1 write port 0.
  Analyzing colorlight_i5.data_mem_grain10 write port 0.
  Analyzing colorlight_i5.data_mem_grain11 write port 0.
  Analyzing colorlight_i5.data_mem_grain12 write port 0.
  Analyzing colorlight_i5.data_mem_grain13 write port 0.
  Analyzing colorlight_i5.data_mem_grain14 write port 0.
  Analyzing colorlight_i5.data_mem_grain15 write port 0.
  Analyzing colorlight_i5.data_mem_grain2 write port 0.
  Analyzing colorlight_i5.data_mem_grain3 write port 0.
  Analyzing colorlight_i5.data_mem_grain4 write port 0.
  Analyzing colorlight_i5.data_mem_grain5 write port 0.
  Analyzing colorlight_i5.data_mem_grain6 write port 0.
  Analyzing colorlight_i5.data_mem_grain7 write port 0.
  Analyzing colorlight_i5.data_mem_grain8 write port 0.
  Analyzing colorlight_i5.data_mem_grain9 write port 0.
  Analyzing colorlight_i5.picorv32.cpuregs write port 0.
  Analyzing colorlight_i5.sram write port 0.
  Analyzing colorlight_i5.sram write port 1.
  Analyzing colorlight_i5.sram write port 2.
  Analyzing colorlight_i5.sram write port 3.
  Analyzing colorlight_i5.storage_1 write port 0.
  Analyzing colorlight_i5.storage_2 write port 0.
  Analyzing colorlight_i5.storage_3 write port 0.
  Analyzing colorlight_i5.storage_4 write port 0.
  Analyzing colorlight_i5.storage_5 write port 0.
  Analyzing colorlight_i5.storage_6 write port 0.
  Analyzing colorlight_i5.tag_mem write port 0.

4.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\data_mem_grain0'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain1'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain10'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain11'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain12'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain13'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain14'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain15'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain2'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain3'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain4'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain5'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain6'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain7'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain8'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain9'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\mem'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\picorv32.cpuregs'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\picorv32.cpuregs'[1] in module `\colorlight_i5': no output FF found.
Checking read port `\rom'[0] in module `\colorlight_i5': merging output FF to cell.
Checking read port `\sram'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_1'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_2'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_3'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_4'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_5'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_6'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\tag_mem'[0] in module `\colorlight_i5': no output FF found.
Checking read port address `\data_mem_grain0'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain1'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain10'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain11'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain12'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain13'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain14'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain15'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain2'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain3'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain4'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain5'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain6'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain7'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain8'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain9'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\mem'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\picorv32.cpuregs'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\picorv32.cpuregs'[1] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\sram'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\storage_3'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_4'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_5'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_6'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\tag_mem'[0] in module `\colorlight_i5': merged address FF to cell.

4.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 6 unused cells and 68 unused wires.
<suppressed ~26 debug messages>

4.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory colorlight_i5.picorv32.cpuregs by address:
Consolidating write ports of memory colorlight_i5.sram by address:
  Merging ports 0, 1 (address \picorv32.mem_addr [12:2]).
  Merging ports 0, 2 (address \picorv32.mem_addr [12:2]).
  Merging ports 0, 3 (address \picorv32.mem_addr [12:2]).

4.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 4 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

4.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory colorlight_i5.data_mem_grain0 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain1 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain10 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain11 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain12 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain13 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain14 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain15 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain2 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain3 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain4 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain5 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain6 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain7 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain8 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain9 via $__ECP5_DP16KD_
using FF mapping for memory colorlight_i5.mem
mapping memory colorlight_i5.picorv32.cpuregs via $__ECP5_PDPW16KD_
mapping memory colorlight_i5.rom via $__ECP5_DP16KD_
mapping memory colorlight_i5.sram via $__ECP5_DP16KD_
mapping memory colorlight_i5.storage_1 via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlight_i5.storage_1: $\storage_1$rdreg[0]
mapping memory colorlight_i5.storage_2 via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlight_i5.storage_2: $\storage_2$rdreg[0]
mapping memory colorlight_i5.storage_3 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.storage_4 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.storage_5 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.storage_6 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.tag_mem via $__ECP5_PDPW16KD_
<suppressed ~12843 debug messages>

4.28. Executing TECHMAP pass (map to technology primitives).

4.28.1. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

4.28.2. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v
Generating RTLIL representation for module `\$__ECP5_DP16KD_'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD_'.
Successfully finished Verilog frontend.

4.28.3. Continuing TECHMAP pass.
Using template $paramod$a4afb6d79da8aed774c694d407539fd5d6112dcf\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$750b5bb5da028b10c4c30c8d17f4f3f0d4d6604f\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$94a1fe297bf98fc2602345278c42f70233973c9f\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$6062cda995eb1de0f0d5f3a1ca2a89538fa06db0\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$04778961cc1285a5efea28f98f28381eb2862208\$__TRELLIS_DPR16X4_ for cells of type $__TRELLIS_DPR16X4_.
Using template $paramod$02d10cc8049219b734b94ed56325542341e7b150\$__ECP5_PDPW16KD_ for cells of type $__ECP5_PDPW16KD_.
Using template $paramod$62f5886294c695d8f11e0b7e028a245b657a02f5\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$b12bad32c507b7733af92c583c913d11b63a0e68\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$f08b8c42185f5fe96afdb3451a0cd20e355903f8\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$13bb167c471aca9ebb44f5b9b19ff2d19a8559a2\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$bf399e722979bb7f3ed962cc27f4db04c8b84a76\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$edfc60e7bcfd72f7c63fec9cd5a23d5cf81507c5\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$6d122d70ad4c2d55cd4e84e38513820fe1e54c7a\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$316e7890b464805925217b7851a3bdcd644aa382\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$a10a25af11d908e44aaf6560f4e208663b2a2ef9\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$cd96969f065300c09775f47efbd793f56e89a68a\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$39d269844be47428f18765079a4f2940cb973904\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$509909e21ea2826f73a7517c1c0218e318566b86\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$193ff526656ebbf43fc96fcb69c900990cac1cb2\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$013f273131152506d08c69698cbae9001c111da4\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$af580afe420c972ec8f2f0f208683686a6424f63\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
No more expansions possible.
<suppressed ~663 debug messages>

4.29. Executing OPT pass (performing simple optimizations).

4.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~501 debug messages>

4.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.29.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$mem.cc:1169:emulate_transparency$13153 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$mem.cc:1169:emulate_transparency$13051 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_libmap.cc:1668:generate_mux$13063 ($dffe) from module colorlight_i5.
Adding SRST signal on $auto$ff.cc:266:slice$12151 ($dffe) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5882_Y, Q = \picorv32.mem_valid, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12130 ($dffe) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5841_Y, Q = \picorv32.mem_state, rval = 2'00).

4.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 38 unused cells and 1538 unused wires.
<suppressed ~75 debug messages>

4.29.5. Rerunning OPT passes. (Removed registers in this run.)

4.29.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~23 debug messages>

4.29.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.29.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\picorv32.$procdff$9803 ($dff) from module colorlight_i5 (D = { $flatten\picorv32.$2\next_irq_pending[31:0] [31:5] $flatten\picorv32.$2\next_irq_pending[31:0] [1] }, Q = { \picorv32.irq_pending [31:5] \picorv32.irq_pending [1] }, rval = 28'0000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14735 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1513$2869_Y [31:5], Q = \picorv32.irq_pending [31:5]).
Adding EN signal on $auto$ff.cc:266:slice$14735 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$2\next_irq_pending[31:0] [1], Q = \picorv32.irq_pending [1]).
Adding EN signal on $flatten\picorv32.$procdff$9799 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$0\reg_sh[4:0] [1:0], Q = \picorv32.reg_sh [1:0]).
Adding SRST signal on $auto$ff.cc:266:slice$12093 ($dffe) from module colorlight_i5 (D = $auto$wreduce.cc:514:run$12500 [31], Q = \picorv32.genblk2.pcpi_div.divisor [62], rval = 1'0).
Setting constant 0-bit at position 19 on $auto$mem.cc:1169:emulate_transparency$13153 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$mem.cc:1169:emulate_transparency$13153 ($dff) from module colorlight_i5.

4.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

4.29.10. Rerunning OPT passes. (Removed registers in this run.)

4.29.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~7 debug messages>

4.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.29.13. Executing OPT_DFF pass (perform DFF optimizations).

4.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

4.29.15. Finished fast OPT passes.

4.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \mem in module \colorlight_i5:
  created 47 $dff cells and 0 static cells of width 7.
Extracted data FF from read port 0 of colorlight_i5.mem: $\mem$rdreg[0]
  read interface: 1 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.

4.31. Executing OPT pass (performing simple optimizations).

4.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~33 debug messages>

4.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1010 debug messages>

4.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$11698: { $procmux$8926_CMP $procmux$8921_CMP $procmux$8913_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$11645: { $procmux$8705_CMP $procmux$8700_CMP $procmux$8692_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$11592: { $procmux$8484_CMP $procmux$8479_CMP $procmux$8471_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$11539: { $procmux$8263_CMP $procmux$8258_CMP $procmux$8250_CMP \sys_rst }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][14]$14899:
      Old ports: A=7'0110000, B=7'0110010, Y=$memory\mem$rdmux[0][4][7]$a$14831
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][7]$a$14831 [1]
      New connections: { $memory\mem$rdmux[0][4][7]$a$14831 [6:2] $memory\mem$rdmux[0][4][7]$a$14831 [0] } = 6'011000
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][13]$14896:
      Old ports: A=7'0100000, B=7'0110010, Y=$memory\mem$rdmux[0][4][6]$b$14829
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][6]$b$14829 [1]
      New connections: { $memory\mem$rdmux[0][4][6]$b$14829 [6:2] $memory\mem$rdmux[0][4][6]$b$14829 [0] } = { 2'01 $memory\mem$rdmux[0][4][6]$b$14829 [1] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][12]$14893:
      Old ports: A=7'1001001, B=7'0111001, Y=$memory\mem$rdmux[0][4][6]$a$14828
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][6]$a$14828 [6] $memory\mem$rdmux[0][4][6]$a$14828 [4] }
      New connections: { $memory\mem$rdmux[0][4][6]$a$14828 [5] $memory\mem$rdmux[0][4][6]$a$14828 [3:0] } = { $memory\mem$rdmux[0][4][6]$a$14828 [4] 4'1001 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][11]$14890:
      Old ports: A=7'1110100, B=7'0100000, Y=$memory\mem$rdmux[0][4][5]$b$14826
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][5]$b$14826 [2]
      New connections: { $memory\mem$rdmux[0][4][5]$b$14826 [6:3] $memory\mem$rdmux[0][4][5]$b$14826 [1:0] } = { $memory\mem$rdmux[0][4][5]$b$14826 [2] 1'1 $memory\mem$rdmux[0][4][5]$b$14826 [2] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][10]$14887:
      Old ports: A=7'1100111, B=7'1101000, Y=$memory\mem$rdmux[0][4][5]$a$14825
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][5]$a$14825 [3] $memory\mem$rdmux[0][4][5]$a$14825 [0] }
      New connections: { $memory\mem$rdmux[0][4][5]$a$14825 [6:4] $memory\mem$rdmux[0][4][5]$a$14825 [2:1] } = { 3'110 $memory\mem$rdmux[0][4][5]$a$14825 [0] $memory\mem$rdmux[0][4][5]$a$14825 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][9]$14884:
      Old ports: A=7'1101100, B=7'1101001, Y=$memory\mem$rdmux[0][4][4]$b$14823
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][4]$b$14823 [2] $memory\mem$rdmux[0][4][4]$b$14823 [0] }
      New connections: { $memory\mem$rdmux[0][4][4]$b$14823 [6:3] $memory\mem$rdmux[0][4][4]$b$14823 [1] } = 5'11010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][8]$14881:
      Old ports: A=7'1101111, B=7'1110010, Y=$memory\mem$rdmux[0][4][4]$a$14822
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][4]$a$14822 [4] $memory\mem$rdmux[0][4][4]$a$14822 [0] }
      New connections: { $memory\mem$rdmux[0][4][4]$a$14822 [6:5] $memory\mem$rdmux[0][4][4]$a$14822 [3:1] } = { 2'11 $memory\mem$rdmux[0][4][4]$a$14822 [0] $memory\mem$rdmux[0][4][4]$a$14822 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][7]$14878:
      Old ports: A=7'1101111, B=7'1101100, Y=$memory\mem$rdmux[0][4][3]$b$14820
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][3]$b$14820 [0]
      New connections: $memory\mem$rdmux[0][4][3]$b$14820 [6:1] = { 5'11011 $memory\mem$rdmux[0][4][3]$b$14820 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][6]$14875:
      Old ports: A=7'0100000, B=7'1000011, Y=$memory\mem$rdmux[0][4][3]$a$14819
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][3]$a$14819 [5] $memory\mem$rdmux[0][4][3]$a$14819 [0] }
      New connections: { $memory\mem$rdmux[0][4][3]$a$14819 [6] $memory\mem$rdmux[0][4][3]$a$14819 [4:1] } = { $memory\mem$rdmux[0][4][3]$a$14819 [0] 3'000 $memory\mem$rdmux[0][4][3]$a$14819 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][5]$14872:
      Old ports: A=7'1101111, B=7'1101110, Y=$memory\mem$rdmux[0][4][2]$b$14817
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][2]$b$14817 [0]
      New connections: $memory\mem$rdmux[0][4][2]$b$14817 [6:1] = 6'110111
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][4]$14869:
      Old ports: A=7'1000011, B=7'0100000, Y=$memory\mem$rdmux[0][4][2]$a$14816
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][2]$a$14816 [5] $memory\mem$rdmux[0][4][2]$a$14816 [0] }
      New connections: { $memory\mem$rdmux[0][4][2]$a$14816 [6] $memory\mem$rdmux[0][4][2]$a$14816 [4:1] } = { $memory\mem$rdmux[0][4][2]$a$14816 [0] 3'000 $memory\mem$rdmux[0][4][2]$a$14816 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][3]$14866:
      Old ports: A=7'1010011, B=7'1101111, Y=$memory\mem$rdmux[0][4][1]$b$14814
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][1]$b$14814 [4] $memory\mem$rdmux[0][4][1]$b$14814 [2] }
      New connections: { $memory\mem$rdmux[0][4][1]$b$14814 [6:5] $memory\mem$rdmux[0][4][1]$b$14814 [3] $memory\mem$rdmux[0][4][1]$b$14814 [1:0] } = { 1'1 $memory\mem$rdmux[0][4][1]$b$14814 [2] $memory\mem$rdmux[0][4][1]$b$14814 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][2]$14863:
      Old ports: A=7'1011000, B=7'0100000, Y=$memory\mem$rdmux[0][4][1]$a$14813
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][1]$a$14813 [5] $memory\mem$rdmux[0][4][1]$a$14813 [3] }
      New connections: { $memory\mem$rdmux[0][4][1]$a$14813 [6] $memory\mem$rdmux[0][4][1]$a$14813 [4] $memory\mem$rdmux[0][4][1]$a$14813 [2:0] } = { $memory\mem$rdmux[0][4][1]$a$14813 [3] $memory\mem$rdmux[0][4][1]$a$14813 [3] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][1]$14860:
      Old ports: A=7'1110100, B=7'1100101, Y=$memory\mem$rdmux[0][4][0]$b$14811
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$b$14811 [4] $memory\mem$rdmux[0][4][0]$b$14811 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$b$14811 [6:5] $memory\mem$rdmux[0][4][0]$b$14811 [3:1] } = 5'11010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][0]$14857:
      Old ports: A=7'1001100, B=7'1101001, Y=$memory\mem$rdmux[0][4][0]$a$14810
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$a$14810 [2] $memory\mem$rdmux[0][4][0]$a$14810 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$a$14810 [6:3] $memory\mem$rdmux[0][4][0]$a$14810 [1] } = { 1'1 $memory\mem$rdmux[0][4][0]$a$14810 [0] 3'010 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][22]$14923:
      Old ports: A=7'0110000, B=7'0111000, Y=$memory\mem$rdmux[0][4][11]$a$14843
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][11]$a$14843 [3]
      New connections: { $memory\mem$rdmux[0][4][11]$a$14843 [6:4] $memory\mem$rdmux[0][4][11]$a$14843 [2:0] } = 6'011000
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][18]$14911:
      Old ports: A=7'0111000, B=7'0100000, Y=$memory\mem$rdmux[0][4][9]$a$14837
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][9]$a$14837 [3]
      New connections: { $memory\mem$rdmux[0][4][9]$a$14837 [6:4] $memory\mem$rdmux[0][4][9]$a$14837 [2:0] } = { 2'01 $memory\mem$rdmux[0][4][9]$a$14837 [3] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][17]$14908:
      Old ports: A=7'0101101, B=7'0110010, Y=$memory\mem$rdmux[0][4][8]$b$14835
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][8]$b$14835 [1:0]
      New connections: $memory\mem$rdmux[0][4][8]$b$14835 [6:2] = { 2'01 $memory\mem$rdmux[0][4][8]$b$14835 [1:0] $memory\mem$rdmux[0][4][8]$b$14835 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][20]$14917:
      Old ports: A=7'0111010, B=7'0110101, Y=$memory\mem$rdmux[0][4][10]$a$14840
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][4][10]$a$14840 [1:0]
      New connections: $memory\mem$rdmux[0][4][10]$a$14840 [6:2] = { 3'011 $memory\mem$rdmux[0][4][10]$a$14840 [1:0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][23]$14926:
      Old ports: A=7'0000000, B=7'x, Y=$memory\mem$rdmux[0][4][11]$b$14844
      New ports: A=1'0, B=1'x, Y=$memory\mem$rdmux[0][4][11]$b$14844 [0]
      New connections: $memory\mem$rdmux[0][4][11]$b$14844 [6:1] = { $memory\mem$rdmux[0][4][11]$b$14844 [0] $memory\mem$rdmux[0][4][11]$b$14844 [0] $memory\mem$rdmux[0][4][11]$b$14844 [0] $memory\mem$rdmux[0][4][11]$b$14844 [0] $memory\mem$rdmux[0][4][11]$b$14844 [0] $memory\mem$rdmux[0][4][11]$b$14844 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][19]$14914:
      Old ports: A=7'0110001, B=7'0110110, Y=$memory\mem$rdmux[0][4][9]$b$14838
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][9]$b$14838 [1:0]
      New connections: $memory\mem$rdmux[0][4][9]$b$14838 [6:2] = { 4'0110 $memory\mem$rdmux[0][4][9]$b$14838 [1] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][15]$14902:
      Old ports: A=7'0110101, B=7'0101101, Y=$memory\mem$rdmux[0][4][7]$b$14832
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][4][7]$b$14832 [4:3]
      New connections: { $memory\mem$rdmux[0][4][7]$b$14832 [6:5] $memory\mem$rdmux[0][4][7]$b$14832 [2:0] } = 5'01101
    Consolidated identical input bits for $pmux cell $flatten\picorv32.$procmux$4033:
      Old ports: A=\picorv32.mem_rdata_word, B={ \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15:0] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7:0] }, Y=$flatten\picorv32.$procmux$4033_Y
      New ports: A=\picorv32.mem_rdata_word [31:8], B={ \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15:7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] }, Y=$flatten\picorv32.$procmux$4033_Y [31:8]
      New connections: $flatten\picorv32.$procmux$4033_Y [7:0] = \picorv32.mem_rdata_word [7:0]
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4289: { \picorv32.cpu_state [3] $auto$opt_reduce.cc:137:opt_pmux$14954 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4599: { $auto$opt_reduce.cc:137:opt_pmux$14956 $auto$opt_reduce.cc:137:opt_pmux$10347 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4807: { \picorv32.cpu_state [4] $auto$opt_reduce.cc:137:opt_pmux$14958 }
    Consolidated identical input bits for $mux cell $flatten\picorv32.$procmux$4857:
      Old ports: A={ $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1552$2900_Y [31:2] $auto$alumacc.cc:511:replace_alu$12663 [1:0] }, B={ $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1569$2904_Y [31:1] $auto$alumacc.cc:511:replace_alu$12663 [0] }, Y=$flatten\picorv32.$procmux$4857_Y
      New ports: A={ $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1552$2900_Y [31:2] $auto$alumacc.cc:511:replace_alu$12663 [1] }, B=$flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1569$2904_Y [31:1], Y=$flatten\picorv32.$procmux$4857_Y [31:1]
      New connections: $flatten\picorv32.$procmux$4857_Y [0] = $auto$alumacc.cc:511:replace_alu$12663 [0]
    Consolidated identical input bits for $mux cell $flatten\picorv32.$procmux$4863:
      Old ports: A={ $flatten\picorv32.$3\current_pc[31:0] [31:2] $auto$alumacc.cc:511:replace_alu$12663 [1:0] }, B={ $flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1552$2900_Y [31:2] $auto$alumacc.cc:511:replace_alu$12663 [1:0] }, Y=$flatten\picorv32.$procmux$4863_Y
      New ports: A=$flatten\picorv32.$3\current_pc[31:0] [31:2], B=$flatten\picorv32.$add$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1552$2900_Y [31:2], Y=$flatten\picorv32.$procmux$4863_Y [31:2]
      New connections: $flatten\picorv32.$procmux$4863_Y [1:0] = $auto$alumacc.cc:511:replace_alu$12663 [1:0]
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$5841: { $flatten\picorv32.$procmux$5851_CMP $auto$opt_reduce.cc:137:opt_pmux$14960 }
    Consolidated identical input bits for $pmux cell $flatten\picorv32.$procmux$6135:
      Old ports: A={ 24'000000000000000000000000 \picorv32.mem_rdata [7:0] }, B={ 24'000000000000000000000000 \picorv32.mem_rdata [15:8] 24'000000000000000000000000 \picorv32.mem_rdata [23:16] 24'000000000000000000000000 \picorv32.mem_rdata [31:24] }, Y=$flatten\picorv32.$3\mem_rdata_word[31:0]
      New ports: A=\picorv32.mem_rdata [7:0], B={ \picorv32.mem_rdata [15:8] \picorv32.mem_rdata [23:16] \picorv32.mem_rdata [31:24] }, Y=$flatten\picorv32.$3\mem_rdata_word[31:0] [7:0]
      New connections: $flatten\picorv32.$3\mem_rdata_word[31:0] [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\picorv32.$procmux$6144:
      Old ports: A={ 16'0000000000000000 \picorv32.mem_rdata [15:0] }, B={ 16'0000000000000000 \picorv32.mem_rdata [31:16] }, Y=$flatten\picorv32.$2\mem_rdata_word[31:0]
      New ports: A=\picorv32.mem_rdata [15:0], B=\picorv32.mem_rdata [31:16], Y=$flatten\picorv32.$2\mem_rdata_word[31:0] [15:0]
      New connections: $flatten\picorv32.$2\mem_rdata_word[31:0] [31:16] = 16'0000000000000000
    Consolidated identical input bits for $pmux cell $flatten\picorv32.$procmux$6160:
      Old ports: A=\picorv32.reg_op2, B={ \picorv32.reg_op2 [15:0] \picorv32.reg_op2 [15:0] \picorv32.reg_op2 [7:0] \picorv32.reg_op2 [7:0] \picorv32.reg_op2 [7:0] \picorv32.reg_op2 [7:0] }, Y=\picorv32.mem_la_wdata
      New ports: A=\picorv32.reg_op2 [31:8], B={ \picorv32.reg_op2 [15:0] \picorv32.reg_op2 [15:0] \picorv32.reg_op2 [7:0] \picorv32.reg_op2 [7:0] }, Y=\picorv32.mem_la_wdata [31:8]
      New connections: \picorv32.mem_la_wdata [7:0] = \picorv32.reg_op2 [7:0]
    Consolidated identical input bits for $mux cell $flatten\picorv32.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1541$2892:
      Old ports: A=2'00, B=2'10, Y=$flatten\picorv32.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1541$2892_Y
      New ports: A=1'0, B=1'1, Y=$flatten\picorv32.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1541$2892_Y [1]
      New connections: $flatten\picorv32.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1541$2892_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\picorv32.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:382$2416:
      Old ports: A={ \picorv32.reg_op1 [31:2] 2'00 }, B={ \picorv32.next_pc [31:2] 2'00 }, Y=\basesoc_picorv322
      New ports: A=\picorv32.reg_op1 [31:2], B=\picorv32.next_pc [31:2], Y=\basesoc_picorv322 [31:2]
      New connections: \basesoc_picorv322 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\picorv32.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:411$2431:
      Old ports: A=4'0011, B=4'1100, Y=$flatten\picorv32.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:411$2431_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\picorv32.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:411$2431_Y [2] $flatten\picorv32.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:411$2431_Y [0] }
      New connections: { $flatten\picorv32.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:411$2431_Y [3] $flatten\picorv32.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:411$2431_Y [1] } = { $flatten\picorv32.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:411$2431_Y [2] $flatten\picorv32.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:411$2431_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\picorv32.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:617$2491:
      Old ports: A=2'11, B=2'00, Y=$flatten\picorv32.$procmux$5847_Y
      New ports: A=1'1, B=1'0, Y=$flatten\picorv32.$procmux$5847_Y [0]
      New connections: $flatten\picorv32.$procmux$5847_Y [1] = $flatten\picorv32.$procmux$5847_Y [0]
    Consolidated identical input bits for $mux cell $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180:
      Old ports: A={ 32'00000000000000000000000000000000 \picorv32.reg_op2 }, B={ \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 }, Y=$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y
      New ports: A=1'0, B=\picorv32.reg_op2 [31], Y=$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [32]
      New connections: { $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [63:33] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [31:0] } = { $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3180_Y [32] \picorv32.reg_op2 }
    Consolidated identical input bits for $mux cell $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3189:
      Old ports: A={ 31'0000000000000000000000000000000 \picorv32.reg_op1 }, B={ \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 }, Y=$auto$wreduce.cc:514:run$12493 [62:0]
      New ports: A=1'0, B=\picorv32.reg_op1 [31], Y=$auto$wreduce.cc:514:run$12493 [32]
      New connections: { $auto$wreduce.cc:514:run$12493 [62:33] $auto$wreduce.cc:514:run$12493 [31:0] } = { $auto$wreduce.cc:514:run$12493 [32] $auto$wreduce.cc:514:run$12493 [32] $auto$wreduce.cc:514:run$12493 [32] $auto$wreduce.cc:514:run$12493 [32] $auto$wreduce.cc:514:run$12493 [32] $auto$wreduce.cc:514:run$12493 [32] $auto$wreduce.cc:514:run$12493 [32] $auto$wreduce.cc:514:run$12493 [32] $auto$wreduce.cc:514:run$12493 [32] $auto$wreduce.cc:514:run$12493 [32] $auto$wreduce.cc:514:run$12493 [32] $auto$wreduce.cc:514:run$12493 [32] $auto$wreduce.cc:514:run$12493 [32] $auto$wreduce.cc:514:run$12493 [32] $auto$wreduce.cc:514:run$12493 [32] $auto$wreduce.cc:514:run$12493 [32] $auto$wreduce.cc:514:run$12493 [32] $auto$wreduce.cc:514:run$12493 [32] $auto$wreduce.cc:514:run$12493 [32] $auto$wreduce.cc:514:run$12493 [32] $auto$wreduce.cc:514:run$12493 [32] $auto$wreduce.cc:514:run$12493 [32] $auto$wreduce.cc:514:run$12493 [32] $auto$wreduce.cc:514:run$12493 [32] $auto$wreduce.cc:514:run$12493 [32] $auto$wreduce.cc:514:run$12493 [32] $auto$wreduce.cc:514:run$12493 [32] $auto$wreduce.cc:514:run$12493 [32] $auto$wreduce.cc:514:run$12493 [32] $auto$wreduce.cc:514:run$12493 [32] \picorv32.reg_op1 }
    Consolidated identical input bits for $mux cell $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$ternary$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2291$3131:
      Old ports: A=6'011110, B=6'111110, Y=$auto$wreduce.cc:514:run$12496 [5:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$12496 [5]
      New connections: $auto$wreduce.cc:514:run$12496 [4:0] = 5'11110
    Consolidated identical input bits for $mux cell $procmux$6665:
      Old ports: A=11'00000000000, B=11'10000000000, Y=$procmux$6665_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6665_Y [10]
      New connections: $procmux$6665_Y [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $procmux$6957:
      Old ports: A=2'01, B=2'00, Y=$procmux$6957_Y
      New ports: A=1'1, B=1'0, Y=$procmux$6957_Y [0]
      New connections: $procmux$6957_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $procmux$6966:
      Old ports: A=2'00, B=2'11, Y=$procmux$6966_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6966_Y [0]
      New connections: $procmux$6966_Y [1] = $procmux$6966_Y [0]
    Consolidated identical input bits for $mux cell $procmux$6975:
      Old ports: A=2'11, B=2'10, Y=$procmux$6975_Y
      New ports: A=1'1, B=1'0, Y=$procmux$6975_Y [0]
      New connections: $procmux$6975_Y [1] = 1'1
    Consolidated identical input bits for $mux cell $procmux$7859:
      Old ports: A=8'00000000, B={ 1'0 \csr_bankarray_dat_r [6:0] }, Y=\csr_bankarray_sram_bus_dat_r
      New ports: A=7'0000000, B=\csr_bankarray_dat_r [6:0], Y=\csr_bankarray_sram_bus_dat_r [6:0]
      New connections: \csr_bankarray_sram_bus_dat_r [7] = 1'0
    New ctrl vector for $pmux cell $procmux$7945: $auto$opt_reduce.cc:137:opt_pmux$14962
    New ctrl vector for $pmux cell $procmux$8035: { $procmux$8046_CMP \interface_we }
    Consolidated identical input bits for $mux cell $procmux$8139:
      Old ports: A=3'100, B=3'010, Y=$procmux$8139_Y
      New ports: A=2'10, B=2'01, Y=$procmux$8139_Y [2:1]
      New connections: $procmux$8139_Y [0] = 1'0
    New ctrl vector for $pmux cell $procmux$8142: { \sdram_choose_req_want_writes $auto$opt_reduce.cc:137:opt_pmux$14964 $procmux$8144_CMP $procmux$8143_CMP }
    Consolidated identical input bits for $mux cell $procmux$8155:
      Old ports: A=3'011, B=3'010, Y=$procmux$8155_Y
      New ports: A=1'1, B=1'0, Y=$procmux$8155_Y [0]
      New connections: $procmux$8155_Y [2:1] = 2'01
    Consolidated identical input bits for $mux cell $procmux$8237:
      Old ports: A=3'001, B=3'010, Y=$procmux$8237_Y
      New ports: A=2'01, B=2'10, Y=$procmux$8237_Y [1:0]
      New connections: $procmux$8237_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$8249: { $auto$opt_reduce.cc:137:opt_pmux$14968 $auto$opt_reduce.cc:137:opt_pmux$14966 }
    Consolidated identical input bits for $mux cell $procmux$8458:
      Old ports: A=3'001, B=3'010, Y=$procmux$8458_Y
      New ports: A=2'01, B=2'10, Y=$procmux$8458_Y [1:0]
      New connections: $procmux$8458_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$8470: { $auto$opt_reduce.cc:137:opt_pmux$14972 $auto$opt_reduce.cc:137:opt_pmux$14970 }
    Consolidated identical input bits for $mux cell $procmux$8679:
      Old ports: A=3'001, B=3'010, Y=$procmux$8679_Y
      New ports: A=2'01, B=2'10, Y=$procmux$8679_Y [1:0]
      New connections: $procmux$8679_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$8691: { $auto$opt_reduce.cc:137:opt_pmux$14976 $auto$opt_reduce.cc:137:opt_pmux$14974 }
    Consolidated identical input bits for $mux cell $procmux$8900:
      Old ports: A=3'001, B=3'010, Y=$procmux$8900_Y
      New ports: A=2'01, B=2'10, Y=$procmux$8900_Y [1:0]
      New connections: $procmux$8900_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$8912: { $auto$opt_reduce.cc:137:opt_pmux$14980 $auto$opt_reduce.cc:137:opt_pmux$14978 }
    Consolidated identical input bits for $mux cell $procmux$9422:
      Old ports: A=3'001, B=3'111, Y=$auto$wreduce.cc:514:run$12504 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$12504 [1]
      New connections: { $auto$wreduce.cc:514:run$12504 [2] $auto$wreduce.cc:514:run$12504 [0] } = { $auto$wreduce.cc:514:run$12504 [1] 1'1 }
    Consolidated identical input bits for $mux cell $procmux$9443:
      Old ports: A=2'01, B=2'11, Y=$auto$wreduce.cc:514:run$12505 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$12505 [1]
      New connections: $auto$wreduce.cc:514:run$12505 [0] = 1'1
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][21]$14920:
      Old ports: A=7'0110111, B=7'0111010, Y=$memory\mem$rdmux[0][4][10]$b$14841
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][10]$b$14841 [3] $memory\mem$rdmux[0][4][10]$b$14841 [0] }
      New connections: { $memory\mem$rdmux[0][4][10]$b$14841 [6:4] $memory\mem$rdmux[0][4][10]$b$14841 [2:1] } = { 3'011 $memory\mem$rdmux[0][4][10]$b$14841 [0] 1'1 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$14953: { \picorv32.cpu_state [6] \picorv32.cpu_state [4] \picorv32.cpu_state [2] }
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][11]$14842:
      Old ports: A=$memory\mem$rdmux[0][4][11]$a$14843, B=$memory\mem$rdmux[0][4][11]$b$14844, Y=$memory\mem$rdmux[0][3][5]$b$14802
      New ports: A={ 1'1 $memory\mem$rdmux[0][4][11]$a$14843 [3] 1'0 }, B={ $memory\mem$rdmux[0][4][11]$b$14844 [0] $memory\mem$rdmux[0][4][11]$b$14844 [0] $memory\mem$rdmux[0][4][11]$b$14844 [0] }, Y={ $memory\mem$rdmux[0][3][5]$b$14802 [4:3] $memory\mem$rdmux[0][3][5]$b$14802 [0] }
      New connections: { $memory\mem$rdmux[0][3][5]$b$14802 [6:5] $memory\mem$rdmux[0][3][5]$b$14802 [2:1] } = { $memory\mem$rdmux[0][3][5]$b$14802 [0] $memory\mem$rdmux[0][3][5]$b$14802 [4] $memory\mem$rdmux[0][3][5]$b$14802 [0] $memory\mem$rdmux[0][3][5]$b$14802 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][10]$14839:
      Old ports: A=$memory\mem$rdmux[0][4][10]$a$14840, B=$memory\mem$rdmux[0][4][10]$b$14841, Y=$memory\mem$rdmux[0][3][5]$a$14801
      New ports: A={ $memory\mem$rdmux[0][4][10]$a$14840 [1] $memory\mem$rdmux[0][4][10]$a$14840 [1:0] }, B={ $memory\mem$rdmux[0][4][10]$b$14841 [3] 1'1 $memory\mem$rdmux[0][4][10]$b$14841 [0] }, Y={ $memory\mem$rdmux[0][3][5]$a$14801 [3] $memory\mem$rdmux[0][3][5]$a$14801 [1:0] }
      New connections: { $memory\mem$rdmux[0][3][5]$a$14801 [6:4] $memory\mem$rdmux[0][3][5]$a$14801 [2] } = { 3'011 $memory\mem$rdmux[0][3][5]$a$14801 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][9]$14836:
      Old ports: A=$memory\mem$rdmux[0][4][9]$a$14837, B=$memory\mem$rdmux[0][4][9]$b$14838, Y=$memory\mem$rdmux[0][3][4]$b$14799
      New ports: A={ $memory\mem$rdmux[0][4][9]$a$14837 [3] $memory\mem$rdmux[0][4][9]$a$14837 [3] 2'00 }, B={ 2'10 $memory\mem$rdmux[0][4][9]$b$14838 [1:0] }, Y={ $memory\mem$rdmux[0][3][4]$b$14799 [4:3] $memory\mem$rdmux[0][3][4]$b$14799 [1:0] }
      New connections: { $memory\mem$rdmux[0][3][4]$b$14799 [6:5] $memory\mem$rdmux[0][3][4]$b$14799 [2] } = { 2'01 $memory\mem$rdmux[0][3][4]$b$14799 [1] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][8]$14833:
      Old ports: A=7'0110001, B=$memory\mem$rdmux[0][4][8]$b$14835, Y=$memory\mem$rdmux[0][3][4]$a$14798
      New ports: A=4'1001, B={ $memory\mem$rdmux[0][4][8]$b$14835 [1:0] $memory\mem$rdmux[0][4][8]$b$14835 [1:0] }, Y={ $memory\mem$rdmux[0][3][4]$a$14798 [4] $memory\mem$rdmux[0][3][4]$a$14798 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][4]$a$14798 [6:5] $memory\mem$rdmux[0][3][4]$a$14798 [3] } = { 2'01 $memory\mem$rdmux[0][3][4]$a$14798 [2] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][7]$14830:
      Old ports: A=$memory\mem$rdmux[0][4][7]$a$14831, B=$memory\mem$rdmux[0][4][7]$b$14832, Y=$memory\mem$rdmux[0][3][3]$b$14796
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][7]$a$14831 [1] 1'0 }, B={ $memory\mem$rdmux[0][4][7]$b$14832 [4:3] 2'01 }, Y={ $memory\mem$rdmux[0][3][3]$b$14796 [4:3] $memory\mem$rdmux[0][3][3]$b$14796 [1:0] }
      New connections: { $memory\mem$rdmux[0][3][3]$b$14796 [6:5] $memory\mem$rdmux[0][3][3]$b$14796 [2] } = { 2'01 $memory\mem$rdmux[0][3][3]$b$14796 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][6]$14827:
      Old ports: A=$memory\mem$rdmux[0][4][6]$a$14828, B=$memory\mem$rdmux[0][4][6]$b$14829, Y=$memory\mem$rdmux[0][3][3]$a$14795
      New ports: A={ $memory\mem$rdmux[0][4][6]$a$14828 [6] $memory\mem$rdmux[0][4][6]$a$14828 [4] $memory\mem$rdmux[0][4][6]$a$14828 [4] 2'01 }, B={ 2'01 $memory\mem$rdmux[0][4][6]$b$14829 [1] $memory\mem$rdmux[0][4][6]$b$14829 [1] 1'0 }, Y={ $memory\mem$rdmux[0][3][3]$a$14795 [6:4] $memory\mem$rdmux[0][3][3]$a$14795 [1:0] }
      New connections: $memory\mem$rdmux[0][3][3]$a$14795 [3:2] = { $memory\mem$rdmux[0][3][3]$a$14795 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][5]$14824:
      Old ports: A=$memory\mem$rdmux[0][4][5]$a$14825, B=$memory\mem$rdmux[0][4][5]$b$14826, Y=$memory\mem$rdmux[0][3][2]$b$14793
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][5]$a$14825 [3] $memory\mem$rdmux[0][4][5]$a$14825 [0] $memory\mem$rdmux[0][4][5]$a$14825 [0] }, B={ $memory\mem$rdmux[0][4][5]$b$14826 [2] $memory\mem$rdmux[0][4][5]$b$14826 [2] 1'0 $memory\mem$rdmux[0][4][5]$b$14826 [2] 1'0 }, Y={ $memory\mem$rdmux[0][3][2]$b$14793 [6] $memory\mem$rdmux[0][3][2]$b$14793 [4:2] $memory\mem$rdmux[0][3][2]$b$14793 [0] }
      New connections: { $memory\mem$rdmux[0][3][2]$b$14793 [5] $memory\mem$rdmux[0][3][2]$b$14793 [1] } = { 1'1 $memory\mem$rdmux[0][3][2]$b$14793 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][4]$14821:
      Old ports: A=$memory\mem$rdmux[0][4][4]$a$14822, B=$memory\mem$rdmux[0][4][4]$b$14823, Y=$memory\mem$rdmux[0][3][2]$a$14792
      New ports: A={ $memory\mem$rdmux[0][4][4]$a$14822 [4] $memory\mem$rdmux[0][4][4]$a$14822 [0] $memory\mem$rdmux[0][4][4]$a$14822 [0] 1'1 $memory\mem$rdmux[0][4][4]$a$14822 [0] }, B={ 2'01 $memory\mem$rdmux[0][4][4]$b$14823 [2] 1'0 $memory\mem$rdmux[0][4][4]$b$14823 [0] }, Y=$memory\mem$rdmux[0][3][2]$a$14792 [4:0]
      New connections: $memory\mem$rdmux[0][3][2]$a$14792 [6:5] = 2'11
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][3]$14818:
      Old ports: A=$memory\mem$rdmux[0][4][3]$a$14819, B=$memory\mem$rdmux[0][4][3]$b$14820, Y=$memory\mem$rdmux[0][3][1]$b$14790
      New ports: A={ $memory\mem$rdmux[0][4][3]$a$14819 [0] $memory\mem$rdmux[0][4][3]$a$14819 [5] 1'0 $memory\mem$rdmux[0][4][3]$a$14819 [0] }, B={ 3'111 $memory\mem$rdmux[0][4][3]$b$14820 [0] }, Y={ $memory\mem$rdmux[0][3][1]$b$14790 [6:5] $memory\mem$rdmux[0][3][1]$b$14790 [2] $memory\mem$rdmux[0][3][1]$b$14790 [0] }
      New connections: { $memory\mem$rdmux[0][3][1]$b$14790 [4:3] $memory\mem$rdmux[0][3][1]$b$14790 [1] } = { 1'0 $memory\mem$rdmux[0][3][1]$b$14790 [2] $memory\mem$rdmux[0][3][1]$b$14790 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][2]$14815:
      Old ports: A=$memory\mem$rdmux[0][4][2]$a$14816, B=$memory\mem$rdmux[0][4][2]$b$14817, Y=$memory\mem$rdmux[0][3][1]$a$14789
      New ports: A={ $memory\mem$rdmux[0][4][2]$a$14816 [5] 1'0 $memory\mem$rdmux[0][4][2]$a$14816 [0] $memory\mem$rdmux[0][4][2]$a$14816 [0] }, B={ 3'111 $memory\mem$rdmux[0][4][2]$b$14817 [0] }, Y={ $memory\mem$rdmux[0][3][1]$a$14789 [5] $memory\mem$rdmux[0][3][1]$a$14789 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][1]$a$14789 [6] $memory\mem$rdmux[0][3][1]$a$14789 [4:3] } = { $memory\mem$rdmux[0][3][1]$a$14789 [1] 1'0 $memory\mem$rdmux[0][3][1]$a$14789 [2] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][1]$14812:
      Old ports: A=$memory\mem$rdmux[0][4][1]$a$14813, B=$memory\mem$rdmux[0][4][1]$b$14814, Y=$memory\mem$rdmux[0][3][0]$b$14787
      New ports: A={ $memory\mem$rdmux[0][4][1]$a$14813 [3] $memory\mem$rdmux[0][4][1]$a$14813 [5] $memory\mem$rdmux[0][4][1]$a$14813 [3] $memory\mem$rdmux[0][4][1]$a$14813 [3] 2'00 }, B={ 1'1 $memory\mem$rdmux[0][4][1]$b$14814 [2] $memory\mem$rdmux[0][4][1]$b$14814 [4] $memory\mem$rdmux[0][4][1]$b$14814 [2] $memory\mem$rdmux[0][4][1]$b$14814 [2] 1'1 }, Y={ $memory\mem$rdmux[0][3][0]$b$14787 [6:2] $memory\mem$rdmux[0][3][0]$b$14787 [0] }
      New connections: $memory\mem$rdmux[0][3][0]$b$14787 [1] = $memory\mem$rdmux[0][3][0]$b$14787 [0]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$14809:
      Old ports: A=$memory\mem$rdmux[0][4][0]$a$14810, B=$memory\mem$rdmux[0][4][0]$b$14811, Y=$memory\mem$rdmux[0][3][0]$a$14786
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$14810 [0] 2'01 $memory\mem$rdmux[0][4][0]$a$14810 [2] $memory\mem$rdmux[0][4][0]$a$14810 [0] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$b$14811 [4] 2'01 $memory\mem$rdmux[0][4][0]$b$14811 [0] }, Y={ $memory\mem$rdmux[0][3][0]$a$14786 [5:2] $memory\mem$rdmux[0][3][0]$a$14786 [0] }
      New connections: { $memory\mem$rdmux[0][3][0]$a$14786 [6] $memory\mem$rdmux[0][3][0]$a$14786 [1] } = 2'10
    Consolidated identical input bits for $mux cell $flatten\picorv32.$procmux$4859:
      Old ports: A={ $flatten\picorv32.$3\current_pc[31:0] [31:2] $auto$alumacc.cc:511:replace_alu$12663 [1:0] }, B=$flatten\picorv32.$procmux$4857_Y, Y=$flatten\picorv32.$procmux$4859_Y
      New ports: A={ $flatten\picorv32.$3\current_pc[31:0] [31:2] $auto$alumacc.cc:511:replace_alu$12663 [1] }, B=$flatten\picorv32.$procmux$4857_Y [31:1], Y=$flatten\picorv32.$procmux$4859_Y [31:1]
      New connections: $flatten\picorv32.$procmux$4859_Y [0] = $auto$alumacc.cc:511:replace_alu$12663 [0]
    Consolidated identical input bits for $mux cell $procmux$6667:
      Old ports: A=$procmux$6665_Y, B=11'10000000000, Y=$procmux$6667_Y
      New ports: A=$procmux$6665_Y [10], B=1'1, Y=$procmux$6667_Y [10]
      New connections: $procmux$6667_Y [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $procmux$8239:
      Old ports: A=3'011, B=$procmux$8237_Y, Y=$procmux$8239_Y
      New ports: A=2'11, B=$procmux$8237_Y [1:0], Y=$procmux$8239_Y [1:0]
      New connections: $procmux$8239_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$8460:
      Old ports: A=3'011, B=$procmux$8458_Y, Y=$procmux$8460_Y
      New ports: A=2'11, B=$procmux$8458_Y [1:0], Y=$procmux$8460_Y [1:0]
      New connections: $procmux$8460_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$8681:
      Old ports: A=3'011, B=$procmux$8679_Y, Y=$procmux$8681_Y
      New ports: A=2'11, B=$procmux$8679_Y [1:0], Y=$procmux$8681_Y [1:0]
      New connections: $procmux$8681_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$8902:
      Old ports: A=3'011, B=$procmux$8900_Y, Y=$procmux$8902_Y
      New ports: A=2'11, B=$procmux$8900_Y [1:0], Y=$procmux$8902_Y [1:0]
      New connections: $procmux$8902_Y [2] = 1'0
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][5]$14800:
      Old ports: A=$memory\mem$rdmux[0][3][5]$a$14801, B=$memory\mem$rdmux[0][3][5]$b$14802, Y=$memory\mem$rdmux[0][2][2]$b$14781
      New ports: A={ 2'01 $memory\mem$rdmux[0][3][5]$a$14801 [3] $memory\mem$rdmux[0][3][5]$a$14801 [1:0] }, B={ $memory\mem$rdmux[0][3][5]$b$14802 [0] $memory\mem$rdmux[0][3][5]$b$14802 [4:3] $memory\mem$rdmux[0][3][5]$b$14802 [0] $memory\mem$rdmux[0][3][5]$b$14802 [0] }, Y={ $memory\mem$rdmux[0][2][2]$b$14781 [6] $memory\mem$rdmux[0][2][2]$b$14781 [4:3] $memory\mem$rdmux[0][2][2]$b$14781 [1:0] }
      New connections: { $memory\mem$rdmux[0][2][2]$b$14781 [5] $memory\mem$rdmux[0][2][2]$b$14781 [2] } = { $memory\mem$rdmux[0][2][2]$b$14781 [4] $memory\mem$rdmux[0][2][2]$b$14781 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][4]$14797:
      Old ports: A=$memory\mem$rdmux[0][3][4]$a$14798, B=$memory\mem$rdmux[0][3][4]$b$14799, Y=$memory\mem$rdmux[0][2][2]$a$14780
      New ports: A={ $memory\mem$rdmux[0][3][4]$a$14798 [4] $memory\mem$rdmux[0][3][4]$a$14798 [2] $memory\mem$rdmux[0][3][4]$a$14798 [2:0] }, B={ $memory\mem$rdmux[0][3][4]$b$14799 [4:3] $memory\mem$rdmux[0][3][4]$b$14799 [1] $memory\mem$rdmux[0][3][4]$b$14799 [1:0] }, Y=$memory\mem$rdmux[0][2][2]$a$14780 [4:0]
      New connections: $memory\mem$rdmux[0][2][2]$a$14780 [6:5] = 2'01
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][2]$14791:
      Old ports: A=$memory\mem$rdmux[0][3][2]$a$14792, B=$memory\mem$rdmux[0][3][2]$b$14793, Y=$memory\mem$rdmux[0][2][1]$a$14777
      New ports: A={ 1'1 $memory\mem$rdmux[0][3][2]$a$14792 [4:0] }, B={ $memory\mem$rdmux[0][3][2]$b$14793 [6] $memory\mem$rdmux[0][3][2]$b$14793 [4:2] $memory\mem$rdmux[0][3][2]$b$14793 [0] $memory\mem$rdmux[0][3][2]$b$14793 [0] }, Y={ $memory\mem$rdmux[0][2][1]$a$14777 [6] $memory\mem$rdmux[0][2][1]$a$14777 [4:0] }
      New connections: $memory\mem$rdmux[0][2][1]$a$14777 [5] = 1'1
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][1]$14788:
      Old ports: A=$memory\mem$rdmux[0][3][1]$a$14789, B=$memory\mem$rdmux[0][3][1]$b$14790, Y=$memory\mem$rdmux[0][2][0]$b$14775
      New ports: A={ $memory\mem$rdmux[0][3][1]$a$14789 [1] $memory\mem$rdmux[0][3][1]$a$14789 [5] $memory\mem$rdmux[0][3][1]$a$14789 [2:0] }, B={ $memory\mem$rdmux[0][3][1]$b$14790 [6:5] $memory\mem$rdmux[0][3][1]$b$14790 [2] $memory\mem$rdmux[0][3][1]$b$14790 [0] $memory\mem$rdmux[0][3][1]$b$14790 [0] }, Y={ $memory\mem$rdmux[0][2][0]$b$14775 [6:5] $memory\mem$rdmux[0][2][0]$b$14775 [2:0] }
      New connections: $memory\mem$rdmux[0][2][0]$b$14775 [4:3] = { 1'0 $memory\mem$rdmux[0][2][0]$b$14775 [2] }
    Consolidated identical input bits for $mux cell $flatten\picorv32.$procmux$4865:
      Old ports: A=$flatten\picorv32.$procmux$4859_Y, B=$flatten\picorv32.$procmux$4863_Y, Y=$flatten\picorv32.$procmux$4865_Y
      New ports: A=$flatten\picorv32.$procmux$4859_Y [31:1], B={ $flatten\picorv32.$procmux$4863_Y [31:2] $auto$alumacc.cc:511:replace_alu$12663 [1] }, Y=$flatten\picorv32.$procmux$4865_Y [31:1]
      New connections: $flatten\picorv32.$procmux$4865_Y [0] = $auto$alumacc.cc:511:replace_alu$12663 [0]
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $flatten\picorv32.$procmux$4868:
      Old ports: A=$flatten\picorv32.$procmux$4865_Y, B={ $flatten\picorv32.$3\current_pc[31:0] [31:2] $auto$alumacc.cc:511:replace_alu$12663 [1:0] }, Y=$flatten\picorv32.$procmux$4868_Y
      New ports: A=$flatten\picorv32.$procmux$4865_Y [31:1], B={ $flatten\picorv32.$3\current_pc[31:0] [31:2] $auto$alumacc.cc:511:replace_alu$12663 [1] }, Y=$flatten\picorv32.$procmux$4868_Y [31:1]
      New connections: $flatten\picorv32.$procmux$4868_Y [0] = $auto$alumacc.cc:511:replace_alu$12663 [0]
  Optimizing cells in module \colorlight_i5.
Performed a total of 89 changes.

4.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~60 debug messages>
Removed a total of 20 cells.

4.31.6. Executing OPT_DFF pass (perform DFF optimizations).

4.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 100 unused wires.
<suppressed ~1 debug messages>

4.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~5 debug messages>

4.31.9. Rerunning OPT passes. (Maybe there is more to do..)

4.31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1014 debug messages>

4.31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$14809:
      Old ports: A={ $memory\mem$rdmux[0][4][0]$a$14810 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$14810 [2] $memory\mem$rdmux[0][4][0]$a$14810 [5] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$14810 [2] 2'01 $memory\mem$rdmux[0][4][0]$a$14810 [5] }, Y={ $memory\mem$rdmux[0][3][0]$a$14786 [5:2] $memory\mem$rdmux[0][3][0]$a$14786 [0] }
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$14810 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$14810 [2] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$14810 [2] 2'01 }, Y=$memory\mem$rdmux[0][3][0]$a$14786 [5:2]
      New connections: $memory\mem$rdmux[0][3][0]$a$14786 [0] = $memory\mem$rdmux[0][4][0]$a$14810 [5]
  Optimizing cells in module \colorlight_i5.
Performed a total of 1 changes.

4.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.31.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$12868 ($dffe) from module colorlight_i5 (D = $auto$wreduce.cc:514:run$12495 [4:0], Q = \picorv32.genblk1.genblk1.pcpi_mul.mul_counter [4:0], rval = 5'11110).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11492 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11492 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11492 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$11492 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$11492 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$11492 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$11492 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$11492 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$11492 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$11492 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12162 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$12162 ($dffe) from module colorlight_i5.

4.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.31.16. Rerunning OPT passes. (Maybe there is more to do..)

4.31.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1013 debug messages>

4.31.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.31.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.31.20. Executing OPT_DFF pass (perform DFF optimizations).

4.31.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.31.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.31.23. Finished fast OPT passes. (There is nothing left to do.)

4.32. Executing TECHMAP pass (map to technology primitives).

4.32.1. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

4.32.2. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

4.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$constmap:092011f7d4aee5efbb37c41f16125a055a79abd7$paramod$de1d9972c51b15d146c71a65843743c3d44ff991\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $or.
Using template $paramod$ed40eaed6d7865a5f6e873e7da3aa6067d71cfbb\_80_ecp5_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ecp5_alu for cells of type $alu.
Using template $paramod$0caac64af565d74f94601e94c56dcde258d571c2\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d8458b3c47920e79a4e96c2be935e3ae586a4c76\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$02c0ba6693d64b4460f26b4c091cdc44914c034d\_80_ecp5_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_80_ecp5_alu for cells of type $alu.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_ecp5_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$1eb759649286d7485bd82f4dfc30385bade4b4b3\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$10ed987432f06055e5279101f9ec60a49861b43c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d7387fdb214042e5ef2d69a3f74948694b4bb65e\_90_pmux for cells of type $pmux.
Using template $paramod$bf8e268f26361094a16ad6650df0ad1ca719658a\_90_pmux for cells of type $pmux.
Using template $paramod$c96def1cdcef2eee3c62e5dfb7ba2dd09c9f74dd\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $bmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$92cf01bf728df7e0842e2c2f058ab4e418831778\_90_pmux for cells of type $pmux.
Using template $paramod$97b4ede9ac0b1e299c90f9b8e8f5b82f01419d4d\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$ed0bb9616228df1e6c226f91f8133e751815f1b1\_90_pmux for cells of type $pmux.
Using template $paramod$c15e84c77f007506123baf6c4be45847f0e33a3b\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$b6ec48645094baeb70d6b93add0cdbbe7498ad3c\_90_pmux for cells of type $pmux.
Using template $paramod$f3115659d5e2977ebd2cb01ff3557fc5f6187689\_90_pmux for cells of type $pmux.
Using extmapper maccmap for cells of type $macc_v2.
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [51:48] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [51:48] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [48] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$d78e566c506c66d93c09551323305e40fb9dc1b2\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$c6baa65225090ac0a120feab1b920965244aa496\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ecp5_alu for cells of type $alu.
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [43:40] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [43:40] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [40] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [35:32] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [35:32] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [32] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [47:44] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [47:44] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [44] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [59:56] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [59:56] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [56] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [39:36] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [39:36] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [36] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [55:52] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [55:52] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [52] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [63:60] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [63:60] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [60] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [23:20] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [23:20] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [20] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [7:4] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [7:4] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [4] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [15:12] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [15:12] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [12] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [3:0] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [3:0] (4 bits, unsigned)
  add 4'0000 (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [27:24] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [27:24] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [24] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [19:16] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [19:16] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [16] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [31:28] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [31:28] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [28] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [11:8] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [11:8] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [8] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$59b03ae2620a41577de8da5f5c97b2919e82362b\_90_pmux for cells of type $pmux.
Using template $paramod$2407ada40cc3dda6c6015be2b49b748cddb5a800\_90_pmux for cells of type $pmux.
Using template $paramod$b098bc6f249c0ac91c4d6e19d54b23c285914115\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_80_ecp5_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_80_ecp5_alu for cells of type $alu.
Using template $paramod$cc80a4e89b0341cb117f5d28b0e7244620640141\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000010 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000001 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000011 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
No more expansions possible.
<suppressed ~9020 debug messages>

4.33. Executing OPT pass (performing simple optimizations).

4.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~8484 debug messages>

4.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~7236 debug messages>
Removed a total of 2412 cells.

4.33.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$26176 ($_SDFFE_PP0P_) from module colorlight_i5 (D = $auto$share.cc:665:make_supercell$12526 [31], Q = \spiflash_phy_sr_out [31]).

4.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1988 unused cells and 11224 unused wires.
<suppressed ~1990 debug messages>

4.33.5. Rerunning OPT passes. (Removed registers in this run.)

4.33.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~14 debug messages>

4.33.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.33.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$33597 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5289.Y_B [31], Q = \picorv32.decoded_imm [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$33596 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5289.Y_B [30], Q = \picorv32.decoded_imm [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$33595 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5289.Y_B [29], Q = \picorv32.decoded_imm [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$33594 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5289.Y_B [28], Q = \picorv32.decoded_imm [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$33593 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5289.Y_B [27], Q = \picorv32.decoded_imm [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$33592 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5289.Y_B [26], Q = \picorv32.decoded_imm [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$33591 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5289.Y_B [25], Q = \picorv32.decoded_imm [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$33590 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5289.Y_B [24], Q = \picorv32.decoded_imm [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$33589 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5289.Y_B [23], Q = \picorv32.decoded_imm [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$33588 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5289.Y_B [22], Q = \picorv32.decoded_imm [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$33587 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5289.Y_B [21], Q = \picorv32.decoded_imm [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$33586 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5289.Y_B [20], Q = \picorv32.decoded_imm [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$33585 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5289.Y_B [19], Q = \picorv32.decoded_imm [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$33584 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5289.Y_B [18], Q = \picorv32.decoded_imm [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$33583 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5289.Y_B [17], Q = \picorv32.decoded_imm [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$33582 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5289.Y_B [16], Q = \picorv32.decoded_imm [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$33581 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5289.Y_B [15], Q = \picorv32.decoded_imm [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$33580 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5289.Y_B [14], Q = \picorv32.decoded_imm [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$33579 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5289.Y_B [13], Q = \picorv32.decoded_imm [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$33578 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5289.Y_B [12], Q = \picorv32.decoded_imm [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$33577 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5289.Y_B [11], Q = \picorv32.decoded_imm [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$33576 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5289.Y_B [10], Q = \picorv32.decoded_imm [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$33575 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5289.Y_B [9], Q = \picorv32.decoded_imm [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$33574 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5289.Y_B [8], Q = \picorv32.decoded_imm [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$33573 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5289.Y_B [7], Q = \picorv32.decoded_imm [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$33572 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5289.Y_B [6], Q = \picorv32.decoded_imm [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$33571 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5289.Y_B [5], Q = \picorv32.decoded_imm [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$33570 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5289.Y_B [4], Q = \picorv32.decoded_imm [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$33569 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5289.Y_B [3], Q = \picorv32.decoded_imm [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$33568 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5289.Y_B [2], Q = \picorv32.decoded_imm [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$33567 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5289.Y_B [1], Q = \picorv32.decoded_imm [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$31400 ($_SDFFE_PP0P_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$3772.B_AND_S [32], Q = \picorv32.reg_next_pc [0]).
Adding SRST signal on $auto$ff.cc:266:slice$25955 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7640.B_AND_S [9], Q = \sdram_dfi_p0_address [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25954 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7640.B_AND_S [8], Q = \sdram_dfi_p0_address [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25953 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7640.B_AND_S [7], Q = \sdram_dfi_p0_address [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25952 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7640.B_AND_S [6], Q = \sdram_dfi_p0_address [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25951 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7640.B_AND_S [5], Q = \sdram_dfi_p0_address [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25950 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7640.B_AND_S [4], Q = \sdram_dfi_p0_address [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25949 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7640.B_AND_S [3], Q = \sdram_dfi_p0_address [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25948 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7640.B_AND_S [2], Q = \sdram_dfi_p0_address [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25947 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7640.B_AND_S [1], Q = \sdram_dfi_p0_address [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25946 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7640.B_AND_S [0], Q = \sdram_dfi_p0_address [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25688 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9570.Y_B [29], Q = \mmap_burst_adr [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25687 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9570.Y_B [28], Q = \mmap_burst_adr [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25686 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9570.Y_B [27], Q = \mmap_burst_adr [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25685 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9570.Y_B [26], Q = \mmap_burst_adr [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25684 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9570.Y_B [25], Q = \mmap_burst_adr [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25683 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9570.Y_B [24], Q = \mmap_burst_adr [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25682 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9570.Y_B [23], Q = \mmap_burst_adr [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25681 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9570.Y_B [22], Q = \mmap_burst_adr [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25680 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9570.Y_B [21], Q = \mmap_burst_adr [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25679 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9570.Y_B [20], Q = \mmap_burst_adr [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25678 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9570.Y_B [19], Q = \mmap_burst_adr [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25677 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9570.Y_B [18], Q = \mmap_burst_adr [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25676 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9570.Y_B [17], Q = \mmap_burst_adr [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25675 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9570.Y_B [16], Q = \mmap_burst_adr [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25674 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9570.Y_B [15], Q = \mmap_burst_adr [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25673 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9570.Y_B [14], Q = \mmap_burst_adr [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25672 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9570.Y_B [13], Q = \mmap_burst_adr [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25671 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9570.Y_B [12], Q = \mmap_burst_adr [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25670 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9570.Y_B [11], Q = \mmap_burst_adr [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25669 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9570.Y_B [10], Q = \mmap_burst_adr [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25668 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9570.Y_B [9], Q = \mmap_burst_adr [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25667 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9570.Y_B [8], Q = \mmap_burst_adr [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25666 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9570.Y_B [7], Q = \mmap_burst_adr [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25665 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9570.Y_B [6], Q = \mmap_burst_adr [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25664 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9570.Y_B [5], Q = \mmap_burst_adr [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25663 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9570.Y_B [4], Q = \mmap_burst_adr [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25662 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9570.Y_B [3], Q = \mmap_burst_adr [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25661 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9570.Y_B [2], Q = \mmap_burst_adr [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25660 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9570.Y_B [1], Q = \mmap_burst_adr [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25659 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9570.Y_B [0], Q = \mmap_burst_adr [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25554 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6489.B_AND_S [55], Q = \csr_bankarray_interface5_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25553 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6489.B_AND_S [54], Q = \csr_bankarray_interface5_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25552 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6489.B_AND_S [53], Q = \csr_bankarray_interface5_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25551 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6489.B_AND_S [52], Q = \csr_bankarray_interface5_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25550 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6489.B_AND_S [51], Q = \csr_bankarray_interface5_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25549 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6489.B_AND_S [50], Q = \csr_bankarray_interface5_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25548 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6489.Y_B [1], Q = \csr_bankarray_interface5_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25547 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6489.Y_B [0], Q = \csr_bankarray_interface5_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25546 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6516.Y_B [31], Q = \csr_bankarray_interface4_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25545 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6516.Y_B [30], Q = \csr_bankarray_interface4_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25544 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6516.Y_B [29], Q = \csr_bankarray_interface4_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25543 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6516.Y_B [28], Q = \csr_bankarray_interface4_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25542 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6516.Y_B [27], Q = \csr_bankarray_interface4_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25541 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6516.Y_B [26], Q = \csr_bankarray_interface4_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25540 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6516.Y_B [25], Q = \csr_bankarray_interface4_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25539 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6516.Y_B [24], Q = \csr_bankarray_interface4_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25538 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6516.Y_B [23], Q = \csr_bankarray_interface4_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25537 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6516.Y_B [22], Q = \csr_bankarray_interface4_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25536 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6516.Y_B [21], Q = \csr_bankarray_interface4_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25535 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6516.Y_B [20], Q = \csr_bankarray_interface4_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25534 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6516.Y_B [19], Q = \csr_bankarray_interface4_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25533 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6516.Y_B [18], Q = \csr_bankarray_interface4_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25532 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6516.Y_B [17], Q = \csr_bankarray_interface4_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25531 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6516.Y_B [16], Q = \csr_bankarray_interface4_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25530 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6516.Y_B [15], Q = \csr_bankarray_interface4_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25529 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6516.Y_B [14], Q = \csr_bankarray_interface4_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25528 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6516.Y_B [13], Q = \csr_bankarray_interface4_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25527 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6516.Y_B [12], Q = \csr_bankarray_interface4_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25526 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6516.Y_B [11], Q = \csr_bankarray_interface4_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25525 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6516.Y_B [10], Q = \csr_bankarray_interface4_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25524 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6516.Y_B [9], Q = \csr_bankarray_interface4_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25523 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6516.Y_B [8], Q = \csr_bankarray_interface4_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25522 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6516.Y_B [7], Q = \csr_bankarray_interface4_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25521 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6516.Y_B [6], Q = \csr_bankarray_interface4_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25520 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6516.Y_B [5], Q = \csr_bankarray_interface4_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25519 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6516.Y_B [4], Q = \csr_bankarray_interface4_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25518 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6516.Y_B [3], Q = \csr_bankarray_interface4_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25517 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6516.Y_B [2], Q = \csr_bankarray_interface4_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25516 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6516.Y_B [1], Q = \csr_bankarray_interface4_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25515 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6516.Y_B [0], Q = \csr_bankarray_interface4_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25514 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6537.B_AND_S [63], Q = \csr_bankarray_interface3_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25513 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6537.B_AND_S [62], Q = \csr_bankarray_interface3_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25512 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6537.B_AND_S [61], Q = \csr_bankarray_interface3_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25511 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6537.B_AND_S [60], Q = \csr_bankarray_interface3_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25510 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6537.B_AND_S [59], Q = \csr_bankarray_interface3_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25509 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6537.B_AND_S [58], Q = \csr_bankarray_interface3_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25508 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6537.B_AND_S [57], Q = \csr_bankarray_interface3_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25507 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6537.B_AND_S [56], Q = \csr_bankarray_interface3_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25506 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6537.Y_B [23], Q = \csr_bankarray_interface3_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25505 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6537.Y_B [22], Q = \csr_bankarray_interface3_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25504 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6537.Y_B [21], Q = \csr_bankarray_interface3_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25503 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6537.Y_B [20], Q = \csr_bankarray_interface3_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25502 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6537.Y_B [19], Q = \csr_bankarray_interface3_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25501 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6537.Y_B [18], Q = \csr_bankarray_interface3_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25500 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6537.Y_B [17], Q = \csr_bankarray_interface3_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25499 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6537.Y_B [16], Q = \csr_bankarray_interface3_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25498 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6537.Y_B [15], Q = \csr_bankarray_interface3_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25497 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6537.Y_B [14], Q = \csr_bankarray_interface3_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25496 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6537.Y_B [13], Q = \csr_bankarray_interface3_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25495 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6537.Y_B [12], Q = \csr_bankarray_interface3_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25494 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6537.Y_B [11], Q = \csr_bankarray_interface3_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25493 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6537.Y_B [10], Q = \csr_bankarray_interface3_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25492 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6537.Y_B [9], Q = \csr_bankarray_interface3_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25491 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6537.Y_B [8], Q = \csr_bankarray_interface3_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25490 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6537.Y_B [7], Q = \csr_bankarray_interface3_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25489 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6537.Y_B [6], Q = \csr_bankarray_interface3_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25488 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6537.Y_B [5], Q = \csr_bankarray_interface3_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25487 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6537.Y_B [4], Q = \csr_bankarray_interface3_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25486 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6537.Y_B [3], Q = \csr_bankarray_interface3_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25485 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6537.Y_B [2], Q = \csr_bankarray_interface3_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25484 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6537.Y_B [1], Q = \csr_bankarray_interface3_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25483 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6537.Y_B [0], Q = \csr_bankarray_interface3_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25482 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6558.Y_B [31], Q = \csr_bankarray_interface2_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25481 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6558.Y_B [30], Q = \csr_bankarray_interface2_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25480 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6558.Y_B [29], Q = \csr_bankarray_interface2_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25479 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6558.Y_B [28], Q = \csr_bankarray_interface2_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25478 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6558.Y_B [27], Q = \csr_bankarray_interface2_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25477 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6558.Y_B [26], Q = \csr_bankarray_interface2_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25476 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6558.Y_B [25], Q = \csr_bankarray_interface2_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25475 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6558.Y_B [24], Q = \csr_bankarray_interface2_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25474 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6558.Y_B [23], Q = \csr_bankarray_interface2_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25473 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6558.Y_B [22], Q = \csr_bankarray_interface2_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25472 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6558.Y_B [21], Q = \csr_bankarray_interface2_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25471 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6558.Y_B [20], Q = \csr_bankarray_interface2_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25470 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6558.Y_B [19], Q = \csr_bankarray_interface2_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25469 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6558.Y_B [18], Q = \csr_bankarray_interface2_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25468 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6558.Y_B [17], Q = \csr_bankarray_interface2_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25467 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6558.Y_B [16], Q = \csr_bankarray_interface2_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25466 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6558.Y_B [15], Q = \csr_bankarray_interface2_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25465 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6558.Y_B [14], Q = \csr_bankarray_interface2_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25464 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6558.Y_B [13], Q = \csr_bankarray_interface2_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25463 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6558.Y_B [12], Q = \csr_bankarray_interface2_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25462 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6558.Y_B [11], Q = \csr_bankarray_interface2_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25461 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6558.Y_B [10], Q = \csr_bankarray_interface2_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25460 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6558.Y_B [9], Q = \csr_bankarray_interface2_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25459 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6558.Y_B [8], Q = \csr_bankarray_interface2_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25458 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6558.Y_B [7], Q = \csr_bankarray_interface2_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25457 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6558.Y_B [6], Q = \csr_bankarray_interface2_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25456 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6558.Y_B [5], Q = \csr_bankarray_interface2_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25455 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6558.Y_B [4], Q = \csr_bankarray_interface2_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25454 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6558.Y_B [3], Q = \csr_bankarray_interface2_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25453 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6558.Y_B [2], Q = \csr_bankarray_interface2_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25452 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6558.Y_B [1], Q = \csr_bankarray_interface2_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25451 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6558.Y_B [0], Q = \csr_bankarray_interface2_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25450 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6582.Y_B [31], Q = \csr_bankarray_interface0_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25449 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6582.Y_B [30], Q = \csr_bankarray_interface0_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25448 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6582.Y_B [29], Q = \csr_bankarray_interface0_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25447 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6582.Y_B [28], Q = \csr_bankarray_interface0_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25446 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6582.Y_B [27], Q = \csr_bankarray_interface0_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25445 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6582.Y_B [26], Q = \csr_bankarray_interface0_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25444 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6582.Y_B [25], Q = \csr_bankarray_interface0_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25443 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6582.Y_B [24], Q = \csr_bankarray_interface0_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25442 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6582.Y_B [23], Q = \csr_bankarray_interface0_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25441 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6582.Y_B [22], Q = \csr_bankarray_interface0_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25440 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6582.Y_B [21], Q = \csr_bankarray_interface0_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25439 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6582.Y_B [20], Q = \csr_bankarray_interface0_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25438 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6582.Y_B [19], Q = \csr_bankarray_interface0_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25437 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6582.Y_B [18], Q = \csr_bankarray_interface0_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25436 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6582.Y_B [17], Q = \csr_bankarray_interface0_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25435 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6582.Y_B [16], Q = \csr_bankarray_interface0_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25434 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6582.Y_B [15], Q = \csr_bankarray_interface0_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25433 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6582.Y_B [14], Q = \csr_bankarray_interface0_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25432 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6582.Y_B [13], Q = \csr_bankarray_interface0_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25431 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6582.Y_B [12], Q = \csr_bankarray_interface0_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25430 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6582.Y_B [11], Q = \csr_bankarray_interface0_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25429 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6582.Y_B [10], Q = \csr_bankarray_interface0_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25428 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6582.Y_B [9], Q = \csr_bankarray_interface0_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25427 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6582.Y_B [8], Q = \csr_bankarray_interface0_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25426 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6582.Y_B [7], Q = \csr_bankarray_interface0_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25425 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6582.Y_B [6], Q = \csr_bankarray_interface0_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25424 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6582.Y_B [5], Q = \csr_bankarray_interface0_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25423 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6582.Y_B [4], Q = \csr_bankarray_interface0_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25422 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6582.Y_B [3], Q = \csr_bankarray_interface0_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25421 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6582.Y_B [2], Q = \csr_bankarray_interface0_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25420 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6582.Y_B [1], Q = \csr_bankarray_interface0_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$25419 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6582.Y_B [0], Q = \csr_bankarray_interface0_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$24640 ($_DFFE_PP_) from module colorlight_i5 (D = \picorv32.decoded_rd [4], Q = \picorv32.latched_rd [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$24639 ($_DFFE_PP_) from module colorlight_i5 (D = \picorv32.decoded_rd [3], Q = \picorv32.latched_rd [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$24638 ($_DFFE_PP_) from module colorlight_i5 (D = \picorv32.decoded_rd [2], Q = \picorv32.latched_rd [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$24637 ($_DFFE_PP_) from module colorlight_i5 (D = \picorv32.decoded_rd [1], Q = \picorv32.latched_rd [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$24636 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4149.A [0], Q = \picorv32.latched_rd [0], rval = 1'0).

4.33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 217 unused cells and 159 unused wires.
<suppressed ~219 debug messages>

4.33.10. Rerunning OPT passes. (Removed registers in this run.)

4.33.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~849 debug messages>
Removed a total of 283 cells.

4.33.13. Executing OPT_DFF pass (perform DFF optimizations).

4.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 283 unused wires.
<suppressed ~1 debug messages>

4.33.15. Finished fast OPT passes.

4.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.36. Executing TECHMAP pass (map to technology primitives).

4.36.1. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

4.36.2. Continuing TECHMAP pass.
Using template FD1S3BX for cells of type FD1S3BX.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PN_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template IFS1P3BX for cells of type IFS1P3BX.
Using template OFS1P3BX for cells of type OFS1P3BX.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template \$_SDFFE_PP1N_ for cells of type $_SDFFE_PP1N_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
No more expansions possible.
<suppressed ~2856 debug messages>

4.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~113 debug messages>

4.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.39. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in colorlight_i5.

4.40. Executing ATTRMVCP pass (move or copy attributes).

4.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 14762 unused wires.
<suppressed ~1 debug messages>

4.42. Executing TECHMAP pass (map to technology primitives).

4.42.1. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

4.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.43. Executing ABC9 pass.

4.43.1. Executing ABC9_OPS pass (helper functions for ABC9).

4.43.2. Executing ABC9_OPS pass (helper functions for ABC9).

4.43.3. Executing PROC pass (convert processes to netlists).

4.43.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.43.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$54986 in module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Removed a total of 0 dead cases.

4.43.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

4.43.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$54987'.
  Set init value: \Q = 1'1

4.43.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$54986'.

4.43.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

4.43.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$54987'.
Creating decoders for process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$54986'.
     1/1: $0\Q[0:0]

4.43.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.43.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.\Q' using process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$54986'.
  created $adff cell `$procdff$54992' with positive edge clock and positive level reset.

4.43.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.43.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$54987'.
Found and cleaned up 1 empty switch in `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$54986'.
Removing empty process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$54986'.
Cleaned up 1 empty switch.

4.43.4. Executing PROC pass (convert processes to netlists).

4.43.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.43.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$55000 in module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Removed a total of 0 dead cases.

4.43.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

4.43.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$55001'.
  Set init value: \Q = 1'1

4.43.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$55000'.

4.43.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

4.43.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$55001'.
Creating decoders for process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$55000'.
     1/1: $0\Q[0:0]

4.43.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.43.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.\Q' using process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$55000'.
  created $adff cell `$procdff$55006' with positive edge clock and positive level reset.

4.43.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.43.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$55001'.
Found and cleaned up 1 empty switch in `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$55000'.
Removing empty process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$55000'.
Cleaned up 1 empty switch.

4.43.5. Executing PROC pass (convert processes to netlists).

4.43.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$55024'.
Cleaned up 1 empty switch.

4.43.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$55025 in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Removed a total of 0 dead cases.

4.43.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 22 assignments to connections.

4.43.5.4. Executing PROC_INIT pass (extract init attributes).

4.43.5.5. Executing PROC_ARST pass (detect async resets in processes).

4.43.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

4.43.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$55049'.
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$55025'.
     1/3: $1$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$55023_EN[3:0]$55031
     2/3: $1$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$55023_DATA[3:0]$55030
     3/3: $1$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$55023_ADDR[3:0]$55029
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$55024'.

4.43.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.\i' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$55049'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$55021_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$55049'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$55015_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$55049'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$55010_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$55049'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$55017_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$55049'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$55011_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$55049'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$55020_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$55049'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$55014_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$55049'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$55019_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$55049'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$55012_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$55049'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$55013_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$55049'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$55009_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$55049'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$55016_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$55049'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$55022_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$55049'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$55008_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$55049'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$55018_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$55049'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$55007_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$55049'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.\muxwre' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$55024'.

4.43.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$55023_ADDR' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$55025'.
  created $dff cell `$procdff$55075' with positive edge clock.
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$55023_DATA' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$55025'.
  created $dff cell `$procdff$55076' with positive edge clock.
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$55023_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$55025'.
  created $dff cell `$procdff$55077' with positive edge clock.

4.43.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.43.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$55049'.
Found and cleaned up 1 empty switch in `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$55025'.
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$55025'.
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$55024'.
Cleaned up 1 empty switch.

4.43.6. Executing SCC pass (detecting logic loops).
Found an SCC: $auto$ff.cc:266:slice$25818 $auto$simplemap.cc:157:simplemap_reduce$22957 $auto$simplemap.cc:106:simplemap_bitop$17421 $auto$simplemap.cc:157:simplemap_reduce$35512 $auto$simplemap.cc:106:simplemap_bitop$35509 $auto$simplemap.cc:298:simplemap_mux$23307 $auto$ff.cc:266:slice$25773 $auto$simplemap.cc:46:simplemap_not$17882 $auto$simplemap.cc:106:simplemap_bitop$37253 $auto$simplemap.cc:298:simplemap_mux$37260 $auto$simplemap.cc:298:simplemap_mux$35507 $auto$simplemap.cc:157:simplemap_reduce$35514 $auto$simplemap.cc:298:simplemap_mux$35519 $auto$simplemap.cc:106:simplemap_bitop$37084 $auto$simplemap.cc:106:simplemap_bitop$17903 $auto$simplemap.cc:106:simplemap_bitop$17902 $auto$simplemap.cc:106:simplemap_bitop$17886 $auto$simplemap.cc:106:simplemap_bitop$17885 $auto$simplemap.cc:46:simplemap_not$17884 $auto$simplemap.cc:106:simplemap_bitop$17883 $auto$simplemap.cc:106:simplemap_bitop$17881 $auto$simplemap.cc:106:simplemap_bitop$37213 $auto$simplemap.cc:298:simplemap_mux$37220 $auto$simplemap.cc:157:simplemap_reduce$35526 $auto$simplemap.cc:106:simplemap_bitop$35510 $auto$simplemap.cc:106:simplemap_bitop$17506 $auto$ff.cc:266:slice$25770 $auto$simplemap.cc:157:simplemap_reduce$22967 $auto$simplemap.cc:106:simplemap_bitop$17422 $auto$simplemap.cc:106:simplemap_bitop$17420 $auto$simplemap.cc:106:simplemap_bitop$17979 $auto$ff.cc:266:slice$25869 $auto$simplemap.cc:157:simplemap_reduce$22879 $auto$simplemap.cc:106:simplemap_bitop$17542 $auto$simplemap.cc:157:simplemap_reduce$35553 $auto$simplemap.cc:106:simplemap_bitop$35550 $auto$simplemap.cc:298:simplemap_mux$23078 $auto$ff.cc:266:slice$25824 $auto$simplemap.cc:46:simplemap_not$17906 $auto$simplemap.cc:106:simplemap_bitop$37252 $auto$simplemap.cc:298:simplemap_mux$37279 $auto$simplemap.cc:298:simplemap_mux$35548 $auto$simplemap.cc:157:simplemap_reduce$35555 $auto$simplemap.cc:298:simplemap_mux$35560 $auto$simplemap.cc:106:simplemap_bitop$37083 $auto$simplemap.cc:106:simplemap_bitop$17927 $auto$simplemap.cc:106:simplemap_bitop$17926 $auto$simplemap.cc:106:simplemap_bitop$17910 $auto$simplemap.cc:106:simplemap_bitop$17909 $auto$simplemap.cc:46:simplemap_not$17908 $auto$simplemap.cc:106:simplemap_bitop$17907 $auto$simplemap.cc:106:simplemap_bitop$17905 $auto$simplemap.cc:106:simplemap_bitop$37212 $auto$simplemap.cc:298:simplemap_mux$37227 $auto$simplemap.cc:157:simplemap_reduce$35567 $auto$simplemap.cc:106:simplemap_bitop$35551 $auto$simplemap.cc:106:simplemap_bitop$17595 $auto$ff.cc:266:slice$25821 $auto$simplemap.cc:157:simplemap_reduce$22894 $auto$simplemap.cc:106:simplemap_bitop$17544 $auto$simplemap.cc:106:simplemap_bitop$17541 $auto$simplemap.cc:106:simplemap_bitop$17991 $auto$ff.cc:266:slice$25920 $auto$simplemap.cc:157:simplemap_reduce$22673 $auto$simplemap.cc:106:simplemap_bitop$17649 $auto$simplemap.cc:157:simplemap_reduce$35594 $auto$simplemap.cc:106:simplemap_bitop$35591 $auto$simplemap.cc:298:simplemap_mux$22835 $auto$ff.cc:266:slice$25875 $auto$simplemap.cc:46:simplemap_not$17930 $auto$simplemap.cc:157:simplemap_reduce$37257 $auto$simplemap.cc:157:simplemap_reduce$37255 $auto$simplemap.cc:106:simplemap_bitop$37251 $auto$simplemap.cc:298:simplemap_mux$37286 $auto$simplemap.cc:298:simplemap_mux$35589 $auto$simplemap.cc:157:simplemap_reduce$35596 $auto$simplemap.cc:298:simplemap_mux$35601 $auto$simplemap.cc:157:simplemap_reduce$37088 $auto$simplemap.cc:157:simplemap_reduce$37086 $auto$simplemap.cc:106:simplemap_bitop$37082 $auto$simplemap.cc:106:simplemap_bitop$17951 $auto$simplemap.cc:106:simplemap_bitop$17950 $auto$simplemap.cc:106:simplemap_bitop$17934 $auto$simplemap.cc:106:simplemap_bitop$17933 $auto$simplemap.cc:46:simplemap_not$17932 $auto$simplemap.cc:106:simplemap_bitop$17931 $auto$simplemap.cc:106:simplemap_bitop$17929 $auto$simplemap.cc:157:simplemap_reduce$37217 $auto$simplemap.cc:157:simplemap_reduce$37215 $auto$simplemap.cc:106:simplemap_bitop$37211 $auto$simplemap.cc:298:simplemap_mux$37234 $auto$simplemap.cc:157:simplemap_reduce$35608 $auto$simplemap.cc:106:simplemap_bitop$35592 $auto$simplemap.cc:106:simplemap_bitop$17702 $auto$ff.cc:266:slice$25872 $auto$simplemap.cc:157:simplemap_reduce$22682 $auto$simplemap.cc:106:simplemap_bitop$17650 $auto$simplemap.cc:106:simplemap_bitop$17648 $auto$simplemap.cc:106:simplemap_bitop$18002 $auto$ff.cc:266:slice$25929 $auto$simplemap.cc:157:simplemap_reduce$22574 $auto$simplemap.cc:106:simplemap_bitop$17738 $auto$simplemap.cc:157:simplemap_reduce$35635 $auto$simplemap.cc:106:simplemap_bitop$35632 $auto$simplemap.cc:298:simplemap_mux$22490 $auto$ff.cc:266:slice$25926 $auto$simplemap.cc:46:simplemap_not$17954 $auto$simplemap.cc:298:simplemap_mux$37250 $auto$simplemap.cc:298:simplemap_mux$37293 $auto$simplemap.cc:298:simplemap_mux$35630 $auto$simplemap.cc:157:simplemap_reduce$35637 $auto$simplemap.cc:298:simplemap_mux$35642 $auto$simplemap.cc:46:simplemap_not$17821 $auto$simplemap.cc:298:simplemap_mux$22408 $auto$simplemap.cc:298:simplemap_mux$37081 $auto$simplemap.cc:106:simplemap_bitop$17975 $auto$simplemap.cc:106:simplemap_bitop$17974 $auto$simplemap.cc:106:simplemap_bitop$17958 $auto$simplemap.cc:106:simplemap_bitop$17957 $auto$simplemap.cc:46:simplemap_not$17956 $auto$simplemap.cc:106:simplemap_bitop$17955 $auto$simplemap.cc:106:simplemap_bitop$17953 $auto$simplemap.cc:298:simplemap_mux$22409 $auto$simplemap.cc:298:simplemap_mux$37210 $auto$simplemap.cc:298:simplemap_mux$37241 $auto$simplemap.cc:157:simplemap_reduce$35649 $auto$simplemap.cc:106:simplemap_bitop$35633 $auto$simplemap.cc:106:simplemap_bitop$17815 $auto$ff.cc:266:slice$25923 $auto$simplemap.cc:157:simplemap_reduce$22587 $auto$simplemap.cc:106:simplemap_bitop$17763 $auto$simplemap.cc:106:simplemap_bitop$17737 $auto$simplemap.cc:106:simplemap_bitop$18037 $auto$simplemap.cc:106:simplemap_bitop$17818 $auto$simplemap.cc:298:simplemap_mux$22399 $auto$simplemap.cc:106:simplemap_bitop$18067 $auto$simplemap.cc:106:simplemap_bitop$18066 $auto$simplemap.cc:46:simplemap_not$18065 $auto$simplemap.cc:106:simplemap_bitop$17822 $auto$simplemap.cc:106:simplemap_bitop$17820 $auto$simplemap.cc:46:simplemap_not$17819 $auto$simplemap.cc:298:simplemap_mux$22410
Found an SCC: $auto$ff.cc:266:slice$26110 $auto$ff.cc:266:slice$26109 $auto$ff.cc:266:slice$26108 $auto$ff.cc:266:slice$26106 $auto$ff.cc:266:slice$26104 $auto$alumacc.cc:495:replace_alu$12550.slice[0].ccu2c_i $auto$ff.cc:266:slice$26103 $auto$alumacc.cc:495:replace_alu$12550.slice[2].ccu2c_i $auto$ff.cc:266:slice$26105 $auto$simplemap.cc:157:simplemap_reduce$20579 $auto$alumacc.cc:495:replace_alu$12550.slice[6].ccu2c_i $auto$alumacc.cc:495:replace_alu$12550.slice[4].ccu2c_i $auto$ff.cc:266:slice$26107 $auto$simplemap.cc:157:simplemap_reduce$20581
Found an SCC: $auto$simplemap.cc:46:simplemap_not$16446 $auto$simplemap.cc:157:simplemap_reduce$16004 $auto$simplemap.cc:256:simplemap_logbin$33604 $auto$simplemap.cc:227:simplemap_lognot$31541 $auto$simplemap.cc:256:simplemap_logbin$33681 $auto$ff.cc:266:slice$30699 $auto$simplemap.cc:256:simplemap_logbin$31266 $auto$opt_expr.cc:617:replace_const_cells$48726 $auto$ff.cc:266:slice$31561 $auto$simplemap.cc:298:simplemap_mux$30613 $auto$simplemap.cc:298:simplemap_mux$30656 $auto$simplemap.cc:298:simplemap_mux$31116 $auto$opt_expr.cc:617:replace_const_cells$48472 $auto$simplemap.cc:157:simplemap_reduce$16064 $auto$opt_expr.cc:617:replace_const_cells$47798 $auto$ff.cc:266:slice$32492 $auto$ff.cc:496:convert_ce_over_srst$51895 $auto$simplemap.cc:157:simplemap_reduce$15790 $auto$simplemap.cc:157:simplemap_reduce$15788 $auto$simplemap.cc:157:simplemap_reduce$15709 $auto$simplemap.cc:227:simplemap_lognot$29751 $auto$simplemap.cc:157:simplemap_reduce$29749 $auto$simplemap.cc:157:simplemap_reduce$15770 $auto$simplemap.cc:157:simplemap_reduce$15768 $auto$simplemap.cc:227:simplemap_lognot$29771 $auto$simplemap.cc:157:simplemap_reduce$29769 $auto$opt_expr.cc:617:replace_const_cells$48122 $auto$simplemap.cc:157:simplemap_reduce$15934 $auto$simplemap.cc:157:simplemap_reduce$15780 $auto$simplemap.cc:157:simplemap_reduce$15778 $auto$simplemap.cc:157:simplemap_reduce$15711 $auto$simplemap.cc:157:simplemap_reduce$15980 $auto$simplemap.cc:157:simplemap_reduce$15978 $auto$opt_expr.cc:617:replace_const_cells$48926 $auto$simplemap.cc:157:simplemap_reduce$15946 $auto$simplemap.cc:157:simplemap_reduce$15708 $auto$simplemap.cc:227:simplemap_lognot$29761 $auto$simplemap.cc:157:simplemap_reduce$29759 $auto$simplemap.cc:157:simplemap_reduce$15929 $auto$simplemap.cc:157:simplemap_reduce$15937 $auto$simplemap.cc:157:simplemap_reduce$15933 $auto$simplemap.cc:157:simplemap_reduce$15713 $auto$ff.cc:266:slice$26032 $auto$simplemap.cc:198:logic_reduce$16741 $auto$ff.cc:266:slice$26033 $auto$ff.cc:266:slice$26034 $auto$simplemap.cc:198:logic_reduce$16752 $auto$simplemap.cc:198:logic_reduce$16742 $auto$ff.cc:266:slice$26035 $auto$ff.cc:266:slice$26036 $auto$simplemap.cc:198:logic_reduce$16743 $auto$ff.cc:266:slice$26037 $auto$ff.cc:266:slice$26038 $auto$simplemap.cc:198:logic_reduce$16758 $auto$simplemap.cc:198:logic_reduce$16753 $auto$simplemap.cc:198:logic_reduce$16744 $auto$ff.cc:266:slice$26039 $auto$ff.cc:266:slice$26040 $auto$simplemap.cc:198:logic_reduce$16745 $auto$ff.cc:266:slice$26041 $auto$ff.cc:266:slice$26042 $auto$simplemap.cc:198:logic_reduce$16754 $auto$simplemap.cc:198:logic_reduce$16746 $auto$ff.cc:266:slice$26043 $auto$ff.cc:266:slice$26044 $auto$simplemap.cc:198:logic_reduce$16747 $auto$ff.cc:266:slice$26045 $auto$ff.cc:266:slice$26046 $auto$simplemap.cc:198:logic_reduce$16761 $auto$simplemap.cc:198:logic_reduce$16759 $auto$simplemap.cc:198:logic_reduce$16755 $auto$simplemap.cc:198:logic_reduce$16748 $auto$ff.cc:266:slice$26047 $auto$ff.cc:266:slice$26048 $auto$simplemap.cc:198:logic_reduce$16749 $auto$ff.cc:266:slice$26049 $auto$ff.cc:266:slice$26050 $auto$simplemap.cc:198:logic_reduce$16763 $auto$simplemap.cc:198:logic_reduce$16756 $auto$simplemap.cc:198:logic_reduce$16750 $auto$ff.cc:266:slice$26051 $auto$simplemap.cc:157:simplemap_reduce$16161 $auto$simplemap.cc:46:simplemap_not$21268 $auto$simplemap.cc:106:simplemap_bitop$16447 $auto$ff.cc:266:slice$23897 $auto$ff.cc:496:convert_ce_over_srst$51285 $auto$simplemap.cc:157:simplemap_reduce$16066 $auto$simplemap.cc:157:simplemap_reduce$16063 $auto$simplemap.cc:157:simplemap_reduce$15948 $auto$simplemap.cc:227:simplemap_lognot$33687 $auto$simplemap.cc:198:logic_reduce$33686 $auto$simplemap.cc:256:simplemap_logbin$33691 $auto$simplemap.cc:157:simplemap_reduce$33693 $auto$ff.cc:266:slice$32491 $auto$ff.cc:496:convert_ce_over_srst$51893 $auto$simplemap.cc:157:simplemap_reduce$15939 $auto$simplemap.cc:157:simplemap_reduce$15935 $auto$simplemap.cc:157:simplemap_reduce$15931 $auto$simplemap.cc:157:simplemap_reduce$15928 $auto$simplemap.cc:256:simplemap_logbin$33680 $auto$simplemap.cc:256:simplemap_logbin$33695 $auto$simplemap.cc:256:simplemap_logbin$33696 $auto$ff.cc:266:slice$31560 $auto$simplemap.cc:298:simplemap_mux$30612 $auto$simplemap.cc:298:simplemap_mux$30655 $auto$simplemap.cc:298:simplemap_mux$31140 $auto$simplemap.cc:256:simplemap_logbin$31540 $auto$simplemap.cc:256:simplemap_logbin$33689 $auto$simplemap.cc:256:simplemap_logbin$33690 $auto$simplemap.cc:256:simplemap_logbin$33694 $auto$simplemap.cc:256:simplemap_logbin$33697 $auto$simplemap.cc:256:simplemap_logbin$33700 $auto$simplemap.cc:298:simplemap_mux$24999
Found an SCC: $auto$simplemap.cc:157:simplemap_reduce$25931 $auto$opt_expr.cc:617:replace_const_cells$49462 $auto$simplemap.cc:256:simplemap_logbin$31933 $auto$simplemap.cc:256:simplemap_logbin$31966 $auto$ff.cc:266:slice$31690 $auto$simplemap.cc:157:simplemap_reduce$25934
Found an SCC: $auto$ff.cc:266:slice$29089 $auto$ff.cc:496:convert_ce_over_srst$51693 $auto$ff.cc:266:slice$29090 $auto$ff.cc:496:convert_ce_over_srst$51695 $auto$ff.cc:266:slice$29092 $auto$ff.cc:496:convert_ce_over_srst$51699 $auto$simplemap.cc:198:logic_reduce$28579 $auto$ff.cc:266:slice$29093 $auto$ff.cc:496:convert_ce_over_srst$51701 $auto$ff.cc:266:slice$29094 $auto$ff.cc:496:convert_ce_over_srst$51703 $auto$simplemap.cc:198:logic_reduce$28578 $auto$ff.cc:266:slice$29091 $auto$ff.cc:496:convert_ce_over_srst$51697 $auto$simplemap.cc:198:logic_reduce$28588 $auto$simplemap.cc:198:logic_reduce$28577 $auto$ff.cc:266:slice$29088 $auto$ff.cc:496:convert_ce_over_srst$51691 $auto$ff.cc:266:slice$29064 $auto$ff.cc:496:convert_ce_over_srst$51643 $auto$simplemap.cc:198:logic_reduce$28565 $auto$ff.cc:266:slice$29065 $auto$ff.cc:496:convert_ce_over_srst$51645 $auto$ff.cc:266:slice$29067 $auto$ff.cc:496:convert_ce_over_srst$51649 $auto$ff.cc:266:slice$29068 $auto$ff.cc:496:convert_ce_over_srst$51651 $auto$simplemap.cc:198:logic_reduce$28567 $auto$ff.cc:266:slice$29069 $auto$ff.cc:496:convert_ce_over_srst$51653 $auto$simplemap.cc:198:logic_reduce$28594 $auto$simplemap.cc:198:logic_reduce$28589 $auto$simplemap.cc:198:logic_reduce$28580 $auto$ff.cc:266:slice$29095 $auto$ff.cc:496:convert_ce_over_srst$51705 $auto$ff.cc:266:slice$29070 $auto$ff.cc:496:convert_ce_over_srst$51655 $auto$simplemap.cc:198:logic_reduce$28583 $auto$simplemap.cc:198:logic_reduce$28568 $auto$ff.cc:266:slice$29071 $auto$ff.cc:496:convert_ce_over_srst$51657 $auto$ff.cc:266:slice$29072 $auto$ff.cc:496:convert_ce_over_srst$51659 $auto$ff.cc:266:slice$29075 $auto$ff.cc:496:convert_ce_over_srst$51665 $auto$simplemap.cc:198:logic_reduce$28570 $auto$ff.cc:266:slice$29074 $auto$ff.cc:496:convert_ce_over_srst$51663 $auto$simplemap.cc:198:logic_reduce$28584 $auto$simplemap.cc:198:logic_reduce$28569 $auto$ff.cc:266:slice$29073 $auto$ff.cc:496:convert_ce_over_srst$51661 $auto$ff.cc:266:slice$29076 $auto$ff.cc:496:convert_ce_over_srst$51667 $auto$simplemap.cc:198:logic_reduce$28571 $auto$ff.cc:266:slice$29077 $auto$ff.cc:496:convert_ce_over_srst$51669 $auto$ff.cc:266:slice$29078 $auto$ff.cc:496:convert_ce_over_srst$51671 $auto$ff.cc:266:slice$29080 $auto$ff.cc:496:convert_ce_over_srst$51675 $auto$simplemap.cc:198:logic_reduce$28592 $auto$simplemap.cc:198:logic_reduce$28585 $auto$simplemap.cc:198:logic_reduce$28572 $auto$ff.cc:266:slice$29079 $auto$ff.cc:496:convert_ce_over_srst$51673 $auto$ff.cc:266:slice$29087 $auto$ff.cc:496:convert_ce_over_srst$51689 $auto$simplemap.cc:198:logic_reduce$28576 $auto$ff.cc:266:slice$29086 $auto$ff.cc:496:convert_ce_over_srst$51687 $auto$ff.cc:266:slice$29085 $auto$ff.cc:496:convert_ce_over_srst$51685 $auto$simplemap.cc:198:logic_reduce$28596 $auto$simplemap.cc:198:logic_reduce$28591 $auto$simplemap.cc:198:logic_reduce$28582 $auto$simplemap.cc:198:logic_reduce$28566 $auto$ff.cc:266:slice$29066 $auto$ff.cc:496:convert_ce_over_srst$51647 $auto$simplemap.cc:198:logic_reduce$28587 $auto$simplemap.cc:198:logic_reduce$28575 $auto$ff.cc:266:slice$29084 $auto$ff.cc:496:convert_ce_over_srst$51683 $auto$ff.cc:266:slice$29083 $auto$ff.cc:496:convert_ce_over_srst$51681 $auto$simplemap.cc:198:logic_reduce$28574 $auto$ff.cc:266:slice$29082 $auto$ff.cc:496:convert_ce_over_srst$51679 $auto$simplemap.cc:157:simplemap_reduce$24651 $auto$opt_expr.cc:617:replace_const_cells$48556 $auto$simplemap.cc:256:simplemap_logbin$28601 $auto$simplemap.cc:227:simplemap_lognot$28600 $auto$simplemap.cc:198:logic_reduce$28599 $auto$simplemap.cc:198:logic_reduce$28597 $auto$simplemap.cc:198:logic_reduce$28593 $auto$simplemap.cc:198:logic_reduce$28586 $auto$simplemap.cc:198:logic_reduce$28573 $auto$ff.cc:266:slice$29081 $auto$ff.cc:496:convert_ce_over_srst$51677 $auto$simplemap.cc:157:simplemap_reduce$24924
Found an SCC: $auto$ff.cc:266:slice$26019 $auto$simplemap.cc:198:logic_reduce$17370 $auto$ff.cc:266:slice$26020 $auto$ff.cc:266:slice$26021 $auto$simplemap.cc:198:logic_reduce$17376 $auto$simplemap.cc:198:logic_reduce$17371 $auto$ff.cc:266:slice$26022 $auto$ff.cc:266:slice$26023 $auto$simplemap.cc:198:logic_reduce$17372 $auto$ff.cc:266:slice$26024 $auto$ff.cc:266:slice$26025 $auto$simplemap.cc:198:logic_reduce$17379 $auto$simplemap.cc:198:logic_reduce$17377 $auto$simplemap.cc:198:logic_reduce$17373 $auto$ff.cc:266:slice$26026 $auto$ff.cc:266:slice$26027 $auto$simplemap.cc:227:simplemap_lognot$17382 $auto$simplemap.cc:198:logic_reduce$17381 $auto$simplemap.cc:198:logic_reduce$17374 $auto$ff.cc:266:slice$26028 $auto$simplemap.cc:157:simplemap_reduce$21585
Found an SCC: $auto$simplemap.cc:46:simplemap_not$35191 $auto$ff.cc:266:slice$25999 $auto$simplemap.cc:157:simplemap_reduce$19931 $auto$ff.cc:266:slice$26000 $auto$simplemap.cc:227:simplemap_lognot$19935 $auto$simplemap.cc:157:simplemap_reduce$19933 $auto$opt_expr.cc:617:replace_const_cells$48304 $auto$ff.cc:266:slice$26001 $auto$simplemap.cc:157:simplemap_reduce$22011
Found an SCC: $auto$ff.cc:266:slice$25120 $auto$simplemap.cc:46:simplemap_not$20072 $auto$simplemap.cc:106:simplemap_bitop$16262 $auto$simplemap.cc:46:simplemap_not$16261 $auto$simplemap.cc:106:simplemap_bitop$16260 $auto$simplemap.cc:298:simplemap_mux$21437 $auto$ff.cc:266:slice$25122 FD1S3BX_1
Found 8 SCCs in module colorlight_i5.
Found 8 SCCs.

4.43.7. Executing ABC9_OPS pass (helper functions for ABC9).

4.43.8. Executing TECHMAP pass (map to technology primitives).

4.43.8.1. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

4.43.8.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~170 debug messages>

4.43.9. Executing OPT pass (performing simple optimizations).

4.43.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Optimizing module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Optimizing module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.

4.43.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF'.
Finding identical cells in module `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF'.
Finding identical cells in module `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4'.
Removed a total of 0 cells.

4.43.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.43.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
  Optimizing cells in module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
  Optimizing cells in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Performed a total of 0 changes.

4.43.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF'.
Finding identical cells in module `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF'.
Finding identical cells in module `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4'.
Removed a total of 0 cells.

4.43.9.6. Executing OPT_DFF pass (perform DFF optimizations).

4.43.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF..
Finding unused cells or wires in module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF..
Finding unused cells or wires in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4..

4.43.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Optimizing module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Optimizing module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.

4.43.9.9. Finished fast OPT passes. (There is nothing left to do.)

4.43.10. Executing TECHMAP pass (map to technology primitives).

4.43.10.1. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/abc9_map.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/abc9_map.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/abc9_map.v
Successfully finished Verilog frontend.

4.43.10.2. Continuing TECHMAP pass.
Using template $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF for cells of type $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Using template $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF for cells of type $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4 for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
No more expansions possible.
<suppressed ~145 debug messages>

4.43.11. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/abc9_model.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/abc9_model.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/abc9_model.v
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

4.43.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

4.43.13. Executing ABC9_OPS pass (helper functions for ABC9).

4.43.14. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

4.43.15. Executing TECHMAP pass (map to technology primitives).

4.43.15.1. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

4.43.15.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\LUT4\INIT=16'1001011010101010 for cells of type LUT4.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using template $paramod\LUT2\INIT=4'1010 for cells of type LUT2.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~209 debug messages>

4.43.16. Executing OPT pass (performing simple optimizations).

4.43.16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~18 debug messages>

4.43.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.43.16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.43.16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.43.16.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.43.16.6. Executing OPT_DFF pass (perform DFF optimizations).

4.43.16.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

4.43.16.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.43.16.9. Rerunning OPT passes. (Maybe there is more to do..)

4.43.16.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.43.16.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.43.16.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.43.16.13. Executing OPT_DFF pass (perform DFF optimizations).

4.43.16.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.43.16.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.43.16.16. Finished fast OPT passes. (There is nothing left to do.)

4.43.17. Executing AIGMAP pass (map logic to AIG).
Module colorlight_i5: replaced 18 cells with 120 new cells, skipped 39 cells.
  replaced 3 cell types:
      14 $_MUX_
       2 $_OR_
       2 $_XOR_
  not replaced 3 cell types:
       4 $_AND_
       4 $_NOT_
      31 $specify2

4.43.18. Executing AIGMAP pass (map logic to AIG).
Module colorlight_i5: replaced 7912 cells with 43895 new cells, skipped 7429 cells.
  replaced 5 cell types:
      85 $_ANDNOT_
    3803 $_MUX_
      78 $_ORNOT_
    3584 $_OR_
     362 $_XOR_
  not replaced 17 cell types:
    2913 $_AND_
    1043 $_NOT_
       1 $__ABC9_SCC_BREAKER
       3 $scopeinfo
    2602 TRELLIS_FF
      32 TRELLIS_IO
      41 DP16KD
       1 EHXPLLL
       1 USRMCLK
       1 ODDRX1F
     115 $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF
       2 $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF
     510 $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C
       1 $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp
      24 $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4
     115 $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp
      24 $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp

4.43.18.1. Executing ABC9_OPS pass (helper functions for ABC9).

4.43.18.2. Executing ABC9_OPS pass (helper functions for ABC9).

4.43.18.3. Executing XAIGER backend.
<suppressed ~11 debug messages>
Extracted 19155 AND gates and 54580 wires from module `colorlight_i5' to a netlist network with 3300 inputs and 3254 outputs.

4.43.18.4. Executing ABC9_EXE pass (technology mapping using ABC9).

4.43.18.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   3300/   3254  and =   15672  lev =   35 (2.23)  mem = 0.38 MB  box = 650  bb = 140
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1 carries.
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f -r 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   3300/   3254  and =   19597  lev =   28 (1.82)  mem = 0.43 MB  ch = 2478  box = 632  bb = 140
ABC: cst =       0  cls =   2205  lit =    2478  unused =   19902  proof =     0
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1 carries.
ABC: + &if -W 300 -v 
ABC: K = 7. Memory (bytes): Truth =    0. Cut =   64. Obj =  148. Set =  672. CutMin = no
ABC: Node =   19597.  Ch =  2205.  Total mem =    5.11 MB. Peak cut mem =    0.41 MB.
ABC: P:  Del = 4985.00.  Ar =   17245.0.  Edge =    22383.  Cut =   208822.  T =     0.06 sec
ABC: P:  Del = 4936.00.  Ar =   17414.0.  Edge =    22530.  Cut =   203852.  T =     0.06 sec
ABC: P:  Del = 4936.00.  Ar =    6705.0.  Edge =    18214.  Cut =   401976.  T =     0.11 sec
ABC: F:  Del = 4936.00.  Ar =    5344.0.  Edge =    16860.  Cut =   349895.  T =     0.11 sec
ABC: A:  Del = 4936.00.  Ar =    5057.0.  Edge =    15558.  Cut =   335401.  T =     0.16 sec
ABC: A:  Del = 4936.00.  Ar =    5001.0.  Edge =    15526.  Cut =   342285.  T =     0.15 sec
ABC: Total time =     0.65 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =   3300/   3254  and =   13907  lev =   28 (1.93)  mem = 0.36 MB  box = 632  bb = 140
ABC: Mapping (K=7)  :  lut =   4284  edge =   15159  lev =   10 (1.01)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   28  mem = 0.19 MB
ABC: LUT = 4284 : 2=677 15.8 %  3=1154 26.9 %  4=1971 46.0 %  5=447 10.4 %  6=21 0.5 %  7=14 0.3 %  Ave = 3.54
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1 carries.
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 3.67 seconds, total: 3.67 seconds

4.43.18.6. Executing AIGER frontend.
<suppressed ~13138 debug messages>
Removed 20191 unused cells and 34368 unused wires.

4.43.18.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     4331
ABC RESULTS:   $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C cells:      492
ABC RESULTS:   $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp cells:        1
ABC RESULTS:   $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp cells:      115
ABC RESULTS:   $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp cells:       24
ABC RESULTS:           input signals:      483
ABC RESULTS:          output signals:     1063
Removing temp directory.

4.43.19. Executing TECHMAP pass (map to technology primitives).

4.43.19.1. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/abc9_unmap.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

4.43.19.2. Continuing TECHMAP pass.
Using template $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF for cells of type $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Using template $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF for cells of type $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using template $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp for cells of type $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4 for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Using template $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp for cells of type $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp.
Using template $paramod\$__ABC9_SCC_BREAKER\WIDTH=32'00000000000000000000000000001001 for cells of type $__ABC9_SCC_BREAKER.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp.
No more expansions possible.
<suppressed ~797 debug messages>
Removed 1071 unused cells and 62898 unused wires.

4.44. Executing TECHMAP pass (map to technology primitives).

4.44.1. Executing Verilog-2005 frontend: /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
verilog frontend filename /home/mateus/Documentos/embarca/oss/oss-cad-suite-linux-x64-20251008/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.44.2. Continuing TECHMAP pass.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$346842b88e407bf40d83dc890111dffae3530202\$lut for cells of type $lut.
Using template $paramod$cffc8d1fa08931a41971712dc3d39cc5818fb4bc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$0d3ac82cf5b8a192d5ff4c23e3143360366ae882\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod$ed7c2114137350227a95d36eacb018e373765cc2\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod$5dc745bb48e2cf535179547ba13f0fe5364d6d54\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$8f05ccf5c6dea013219df3c40de29317b3797113\$lut for cells of type $lut.
Using template $paramod$b45e5cb971154e30a797eecb0461619c3eeae12d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod$f9df0bb8fc3cbb332d575e165ec04d3cfd4c90ca\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$509383819812d331dca6b49338d0f34aecd1e133\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011101 for cells of type $lut.
Using template $paramod$1f6f4e0c38a68ed22c0391bff11c5390c4beec3c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111001 for cells of type $lut.
Using template $paramod$f2c7724a377078ae43fd5553a51bddaa7059bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$038e0c6bb407d70fb3d4b03becb2402bb36ab4a0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110110 for cells of type $lut.
Using template $paramod$b92f6ef4878f4157c155565d605e8afa91bf57ef\$lut for cells of type $lut.
Using template $paramod$a78570fb0d1b28fa97018aef0f6c13e479711d10\$lut for cells of type $lut.
Using template $paramod$db1d0c2dc748c9d8ee2dafd0b2655c9ea3fc754b\$lut for cells of type $lut.
Using template $paramod$378674974b3807d742e27f000a928a69cc15ff78\$lut for cells of type $lut.
Using template $paramod$569aa3676d69e70a18502a69d6ce84b9aa17eb29\$lut for cells of type $lut.
Using template $paramod$914a3c3276fdacf0130c124f5c674e351df87a89\$lut for cells of type $lut.
Using template $paramod$fcff9a7b1687e357a40264efcefe8443c8b2971a\$lut for cells of type $lut.
Using template $paramod$fe8d59712eb53859780a91a6bffc4d028a74a96c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$368ece0cbe0dd8813956f5c0ea41432c34a980c2\$lut for cells of type $lut.
Using template $paramod$83c1b6108170249166239e09804c5f4542556524\$lut for cells of type $lut.
Using template $paramod$9ab494594f178f1b2722725c1a755ee5c002129c\$lut for cells of type $lut.
Using template $paramod$ef7291dff566fa035b5fca0a9bd04a582e5c32e9\$lut for cells of type $lut.
Using template $paramod$d002d7bbe36597d64fca36afa18bf621bb0a4750\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod$2645ed3928f2726e8ccb403cb23252de43b617d7\$lut for cells of type $lut.
Using template $paramod$c0e395c2d0dfbafa147a6aae7cfc1897ce26affb\$lut for cells of type $lut.
Using template $paramod$2382b0dd4cb27fd4312681c40a6dd179c2a7a26a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$7e9df0afb32b76fe5fce0691b8752aca650057fa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$a699ad34be768465e9f62cdbd92e381326cc035a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000111 for cells of type $lut.
Using template $paramod$62068df6e5d05af597cb5d6516b3ccdf992fe51a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$94daf7258b2347ec3e61aff149dbef003f665819\$lut for cells of type $lut.
Using template $paramod$6b2d68f7a41e880df45686f55b7b5d1e9ad53f5c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110010 for cells of type $lut.
Using template $paramod$6b3793aeb89f025688f459aacbd05cca611e3685\$lut for cells of type $lut.
Using template $paramod$2643bac0d592d03742d07f8833ae116e65c6122a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001101 for cells of type $lut.
Using template $paramod$e85b6eba0dacefc5f73f8748159b8b9599212afc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011011 for cells of type $lut.
Using template $paramod$73a5df16621ef784522b67337a59ea39f6f28f4f\$lut for cells of type $lut.
Using template $paramod$e4b832d686d12318ec0715f027fe549b42e45c20\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$a6597eda4608f36e684c1dd07ed552fcbec112b2\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea\$lut for cells of type $lut.
Using template $paramod$c217e185eb8e6463ca272982ba8c5940fa90d81f\$lut for cells of type $lut.
Using template $paramod$7d35f3eb4056e6484203c99fe42cfcf1dfaba704\$lut for cells of type $lut.
Using template $paramod$a08b5553a0b8825b754896808899f08d47a7f14e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$11d98a734fddb972e4bcf061987d6c0007a7bbfa\$lut for cells of type $lut.
Using template $paramod$818104d74e99f98fca1645547d929ba06538e890\$lut for cells of type $lut.
Using template $paramod$8cac5452d526045503c5864c3a1dac0121c7053e\$lut for cells of type $lut.
Using template $paramod$dc83a80120d64d8f0a0556a90cfe2db67ae4f49e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$abf4c2343f2a618f8169f4abd078cde5af83f77f\$lut for cells of type $lut.
Using template $paramod$b812877c6826ca7c644c48fb02bb69a3ab237674\$lut for cells of type $lut.
Using template $paramod$ec6c71d259df49ae0842190ffaff1179e43a8db4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001000 for cells of type $lut.
Using template $paramod$6b7c9c56fc2a32a479d463d5f3b0d3f4673b67f1\$lut for cells of type $lut.
Using template $paramod$290e659c823d347bbe676cd8697d5158186cfacf\$lut for cells of type $lut.
Using template $paramod$94cac50d1bd1ce1a3a6aebd1662e23b5be8abe07\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$7491e7206ae8c682d288373efe06a43b67c277cf\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$1a10df59f43f252ae2ee713b788731ad5d18c6f5\$lut for cells of type $lut.
Using template $paramod$b55f45c6dc20e6c434e3ecfaac16a92e424cd4fe\$lut for cells of type $lut.
Using template $paramod$620586420e818d3afa7e5b51fcf19f5c6ea83ad4\$lut for cells of type $lut.
Using template $paramod$0392318cefd9d15f572622bd5a88290120220d9c\$lut for cells of type $lut.
Using template $paramod$fdcae86fcfd036c1880a04306ae771a9d7579c31\$lut for cells of type $lut.
Using template $paramod$af01034afe1bdbc87587d263805971d96e724ed7\$lut for cells of type $lut.
Using template $paramod$ead66ba22839f96e739c8f1b5a09bc1717b3be02\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$fc6feb7ca0813ec6f9a6e104d2344b22630ad56a\$lut for cells of type $lut.
Using template $paramod$02a39d6f75416c06fff45fc81145d64144c93f5a\$lut for cells of type $lut.
Using template $paramod$3e06dc229ada3e4c75506b32cb33f3f3fd10a937\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$d79e8c7f0cb3bd049a34d82ec5fe688d444e5a52\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$2014354416722209de7d48370ab008bc2278a034\$lut for cells of type $lut.
Using template $paramod$b600d182ae966d09f33a746441e104587fe7a58f\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$153c6cdaaddbc43e6ef3facd06aa851de33910ae\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$fda6887b37f599177ed9cb69271d882b63df7e66\$lut for cells of type $lut.
Using template $paramod$ab9e2dbf312b614b00e2956932705316bd566a24\$lut for cells of type $lut.
Using template $paramod$4a0b7d2a2849f16773696ba19d68aee3da2f49f1\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$1816ab9d89d34338423e92baed3cee854d70815a\$lut for cells of type $lut.
Using template $paramod$70f68cc10fbeada9b6fa90c3bb75475e348ca467\$lut for cells of type $lut.
Using template $paramod$9ef49e52ebebd30f1d5efa92abbbac73f01436d3\$lut for cells of type $lut.
Using template $paramod$018d71a0fe325d6362687fe53ac13dd6340e400d\$lut for cells of type $lut.
Using template $paramod$6f9324703e8fcc3b6df2bc2bec54ec19a446ae96\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$a3b54fd28d229f374eacdb8562ed95c032f234ab\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$8384e66d408d22ab39dfb451efb7879731befeb8\$lut for cells of type $lut.
Using template $paramod$9ea238b3c4036add2bd96e5aaac8768e1ad77c5a\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$16894c241be5ea1f024e9339dea788b4dbe184ae\$lut for cells of type $lut.
Using template $paramod$cdc5bba2585477f1744fd1f869bebc8beb23d707\$lut for cells of type $lut.
Using template $paramod$1d8df5022ec9bf78a0094af10a1318599d7ea13a\$lut for cells of type $lut.
Using template $paramod$ee027be034f17b4a3101947a266b05925d77c12f\$lut for cells of type $lut.
Using template $paramod$e253ac66462c8a22f75a6323ed00b0d275ebc3e1\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001010 for cells of type $lut.
Using template $paramod$da98d9e875932ba6a280d468e3b5f7014491d245\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110011 for cells of type $lut.
Using template $paramod$32abbd1d449a67fb913b4733374e345d4c17175b\$lut for cells of type $lut.
Using template $paramod$f65af1b660a013aeaba9a5dc41e6bdede642e3c3\$lut for cells of type $lut.
Using template $paramod$75d5c453cca75cc7a7ca320c4fb7be0932b6aaa7\$lut for cells of type $lut.
Using template $paramod$8d0f2c5f145938efe1b2edc77e3fd17de7330ca5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$bc9180cdfcd49ad6f178d338e90551ccba0f90ae\$lut for cells of type $lut.
Using template $paramod$1393cc91c00f9520586619e5992507ad2f55f048\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$0c822c65361ce832091b6c90f1a02f1ee0b109d4\$lut for cells of type $lut.
Using template $paramod$60fbe765055dbb13e4f71ec74829352112717783\$lut for cells of type $lut.
Using template $paramod$37c9af120c85145419565a9ccf4ceb7397fbbe92\$lut for cells of type $lut.
Using template $paramod$34ccb0403abd26609d9a7a8ea9a44b40cc4b3caf\$lut for cells of type $lut.
Using template $paramod$dbdbcb07b9994e498bb1324e5c006c6aa08a7a37\$lut for cells of type $lut.
Using template $paramod$ffc2ea81a65101fbef8a332deddf112494d27163\$lut for cells of type $lut.
Using template $paramod$e134ec2a47a2462a591072e65d34fb15b81c90e0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$b19788283dc842f2fb05a9f39a9441055f36b13a\$lut for cells of type $lut.
Using template $paramod$777eb9c80273aaf97a6b17ff175cd8baef859547\$lut for cells of type $lut.
Using template $paramod$79c6fa820be0e1c4a6353e2027d8d319ced22f23\$lut for cells of type $lut.
Using template $paramod$de5328836923c44c99600bcab852423201246f91\$lut for cells of type $lut.
Using template $paramod$4a39b7ff477557e1ad2992faaf5d4aa5b802668c\$lut for cells of type $lut.
Using template $paramod$769bdbbde83614df0f4ab5f54e777ded51bb10ce\$lut for cells of type $lut.
Using template $paramod$9488659465061022ad8f3a5a185fdc75904bcac8\$lut for cells of type $lut.
Using template $paramod$ec77ef2f39e0c5347eaada9711f26fca6a276050\$lut for cells of type $lut.
Using template $paramod$6238402164dba6ee3feb499856ff13a30141dbbf\$lut for cells of type $lut.
Using template $paramod$64ed40f74e19bff7f50592ea328f713c3f8b3f50\$lut for cells of type $lut.
Using template $paramod$4acaad3481bccc123482c4010bb095c9612e3455\$lut for cells of type $lut.
Using template $paramod$dd0930bc3f95e455098f587e94d781217b7c4455\$lut for cells of type $lut.
Using template $paramod$adc0b354bb960519a616db7423a6274fc380540e\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000100 for cells of type $lut.
Using template $paramod$3ccc23db184ad4ca7ed34ebe2511de41d5d97e78\$lut for cells of type $lut.
Using template $paramod$211984b6a379dcd5539a44691df4cb719d9259d4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110001 for cells of type $lut.
Using template $paramod$297eda4a20bb0e8a5187fb0c2fd5b492ee7701f2\$lut for cells of type $lut.
Using template $paramod$5502a85110dbca29ac631107f0b0635e7fade476\$lut for cells of type $lut.
Using template $paramod$c4fe0d52e4fa3d649d75cb9587992cb08e44f263\$lut for cells of type $lut.
Using template $paramod$fe58d8240d4be1ff2786259d57a3c92279a78a28\$lut for cells of type $lut.
Using template $paramod$8da02996bc6ce025fcc2ce1dafd66f4b38a423f1\$lut for cells of type $lut.
Using template $paramod$234fd643079033ba0cbc98ff572df9b7b7a0dc86\$lut for cells of type $lut.
Using template $paramod$f7cbd8f5974233f70d25c33ef6a692898e4f6377\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$b80e608920ce9cfa1f5c7d21df7a72954e9b0a70\$lut for cells of type $lut.
Using template $paramod$faeedcc045c5fd2fbd2cb0c24e50ae83fb289140\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod$99f6097c0aaf33b8a34b8bef91364931f622a794\$lut for cells of type $lut.
Using template $paramod$ec29fbabc60000385651d0bb814c957b0e7c961f\$lut for cells of type $lut.
Using template $paramod$8d7e631403a80aa650e318c82a10887417c8ada0\$lut for cells of type $lut.
Using template $paramod$15942ac7be0dd725beac7480dcc74ee28533af66\$lut for cells of type $lut.
Using template $paramod$0e3b92163337f2e219624ed5cc4f8fbb4537d621\$lut for cells of type $lut.
Using template $paramod$0d512cb508d8fbe017591720bd46a2fa014bceb1\$lut for cells of type $lut.
Using template $paramod$4ac73e90cabe3fd5423b3897754e1be51d1645fa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$72d04cda0ad63fcea17225ad4256bc664683b513\$lut for cells of type $lut.
Using template $paramod$b86b68a00733dbecb31d58a14a13683475a2002a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111011 for cells of type $lut.
Using template $paramod$4976b5f7a7b9f6e596e742c7d9dd919d8c62448f\$lut for cells of type $lut.
Using template $paramod$7d952586e2ff258e3ae006d85188c5abda773e8d\$lut for cells of type $lut.
Using template $paramod$eab8c2e20ad6848564bec45c7148558972138f5b\$lut for cells of type $lut.
Using template $paramod$9640380942618015231dc80e07fe9e6281ac216a\$lut for cells of type $lut.
Using template $paramod$44ff3d01a2588fda5053a4aed598e10717d073b5\$lut for cells of type $lut.
Using template $paramod$9f3c34fb7ca43509ca4147e7f3c65a970782cd45\$lut for cells of type $lut.
Using template $paramod$90b499009889daab8f9b82c9a03bab65326c30e0\$lut for cells of type $lut.
Using template $paramod$ffbdf3001f0d2972a014e8e8948b59dcda97f633\$lut for cells of type $lut.
Using template $paramod$a7dad16c080c08c1647c7e1b9706a59a123d8bcd\$lut for cells of type $lut.
Using template $paramod$086937f2e69afb7c662e45e33f5a7616aa818da8\$lut for cells of type $lut.
Using template $paramod$611e5863a30eeacc19b5015939188ef7be763eab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100001 for cells of type $lut.
Using template $paramod$7a7a6f06db59d75c186fabd7eee6af458a3ea02b\$lut for cells of type $lut.
Using template $paramod$f8339238e8ff65d7e658036d177fb14f494877c0\$lut for cells of type $lut.
Using template $paramod$fcef0006ab854f51bb6cf5c7e838a4168f61db82\$lut for cells of type $lut.
Using template $paramod$525425bfbe66d72ee88210d059d9a74f55ab8de8\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$fbeb981284ed9625a545bea7c4427b499d14c439\$lut for cells of type $lut.
Using template $paramod$286ed3273cbe066b6afe10d043ec3b66405aa78e\$lut for cells of type $lut.
Using template $paramod$40882341c54dcd36f630f00dd7e46a35652abd36\$lut for cells of type $lut.
Using template $paramod$2c1c2183c0558f2e63975c2497071b95f690b06d\$lut for cells of type $lut.
Using template $paramod$20f3f4b8e32f8a8b038b0056872dc94926194798\$lut for cells of type $lut.
Using template $paramod$098684024492baca2791d8d2cc7ab98df093c8c1\$lut for cells of type $lut.
Using template $paramod$ee506c85a8998184de0da1fa5abc2a6e0af397f7\$lut for cells of type $lut.
Using template $paramod$53255035aecb6976ad815a8fd4454414837df2f9\$lut for cells of type $lut.
Using template $paramod$2b29ccbd5fb8b9c557f92ddec1023c75686f32ae\$lut for cells of type $lut.
Using template $paramod$717bf6666116ee4d3a36e1209754d5d20abff615\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod$4c062300547baeb0db28d20d7e66bbb462805fa5\$lut for cells of type $lut.
Using template $paramod$6be53ab59e0a69757fc32adb071ddcb64e8c87b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110101 for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$e2c3888fc6838eb31f8abdde6925231c4029735d\$lut for cells of type $lut.
Using template $paramod$10b7b810a6a6f18bc62789393bbe16e6a166c87b\$lut for cells of type $lut.
Using template $paramod$8295a75d1f0e49391c004d9c9cde8a5ba3310363\$lut for cells of type $lut.
Using template $paramod$6021d979c3a6f6d4d7d9e4026bc9b37c0a94c801\$lut for cells of type $lut.
Using template $paramod$b33d93970f22483a5f9c7de8e357c06241c9728e\$lut for cells of type $lut.
Using template $paramod$523590621c58e40230fca869593c896ed6f8f50a\$lut for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011111 for cells of type $lut.
Using template $paramod$aea822f95ccd4b6aac4e08d291d9001f4393fb57\$lut for cells of type $lut.
Using template $paramod$8512f4fb47fa9596f76cdbe5b407a5b54df368e7\$lut for cells of type $lut.
Using template $paramod$024f437069ede126a08cbaf2540201977a378569\$lut for cells of type $lut.
Using template $paramod$992bdc10cff2c6edd722994f0e1044bc863f79f7\$lut for cells of type $lut.
Using template $paramod$65d5d5c1e01bf41ee659754efba932f3d99198e5\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod$f13784ede300b12a5285177c86c7721a54cf9e12\$lut for cells of type $lut.
Using template $paramod$cad8f5c808e91f937dcf797b89e646787b39867a\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100010 for cells of type $lut.
Using template $paramod$432f26b811c14bf54c5e87c8670ec65cbcaf38ac\$lut for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101010 for cells of type $lut.
Using template $paramod$fe37cfec7abb3364021869f623d1ca2c288e9209\$lut for cells of type $lut.
Using template $paramod$23c406d3302544ed79a645df17e697e360ff2a8d\$lut for cells of type $lut.
Using template $paramod$e1f6f26c595b714b23aaf5b46e4ff285d7dd2807\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101110 for cells of type $lut.
Using template $paramod$d7ec878ecfa8f5f7604d3e91692b5d4c2ee758ad\$lut for cells of type $lut.
Using template $paramod$19f568890ed784cb1efc3ce1b67eed20a6c54d9a\$lut for cells of type $lut.
Using template $paramod$2eacb258319dad6e02f38d192bc514d67ff39629\$lut for cells of type $lut.
Using template $paramod$7e3d8ac009723e554811ad53385162c0e6a41625\$lut for cells of type $lut.
Using template $paramod$a82a699dba54b8465366aeb90aba90d3d29adde0\$lut for cells of type $lut.
Using template $paramod$53912dcbc5826d845d0587d283963fad0b753d47\$lut for cells of type $lut.
Using template $paramod$eba936fd0b99bb475df2f12b31c5271dd3107eb6\$lut for cells of type $lut.
Using template $paramod$58bd588a49a6a3b9d057d75f907cb4932e1635f6\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$dbd6bfc0079f30bdbd8251243755394b48ae1fbb\$lut for cells of type $lut.
Using template $paramod$7717ea8be68a6e5cb8653f27d9d5641546c3462b\$lut for cells of type $lut.
Using template $paramod$18df3812bc12364e5ebcb6c3ed05c0294e4c26fc\$lut for cells of type $lut.
Using template $paramod$f5c23b297b0a8ca096118d63d2c74ddd6cbea134\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$9d1705341bfa5fd4f71e6517b526937ec7acc6d1\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$9a20e5eb914da7530de8ea5af782be66b9acb237\$lut for cells of type $lut.
Using template $paramod$1241d759e3df4cac11dc7c99c36b0d1b07f7a673\$lut for cells of type $lut.
Using template $paramod$9536f6b84a34d9bfafb357e384ebb39cdded99d5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011100 for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod$d315acbf930db7c20b3f4ac2dad3b7982b1f437c\$lut for cells of type $lut.
Using template $paramod$749f195a62738c96818b66c35fc02d71ebaaa25f\$lut for cells of type $lut.
Using template $paramod$e46703b423a661cd7d311c41833ea655969702cc\$lut for cells of type $lut.
Using template $paramod$d26fd6fa3a9ffb87d199687779bbce38f544dfaa\$lut for cells of type $lut.
Using template $paramod$c6a05248909ecb47c4df27d2940cb5379953f1dd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111001 for cells of type $lut.
Using template $paramod$5e8778dba06ff4e613f0aa4f5a48fea1ee01f962\$lut for cells of type $lut.
Using template $paramod$f3ada871809f362efd8eb0c4fb952bb5c98f0750\$lut for cells of type $lut.
Using template $paramod$526e4703e3f9e5bf75da836fd3d4410dd76747a6\$lut for cells of type $lut.
Using template $paramod$865395c0228487a64a8e4011cecafc2c64b79f2b\$lut for cells of type $lut.
Using template $paramod$aaf2ef5cf75121bbc717334d538c8a2de3e26e03\$lut for cells of type $lut.
Using template $paramod$219b71aec9a19e7a27754ed85a7d6cdad9e5ec96\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001100 for cells of type $lut.
Using template $paramod$9748fe6afb8c4e365cde08e971ac91fd86d5376d\$lut for cells of type $lut.
Using template $paramod$df929792afd0bebf101a124ee890c12e0fed6a8d\$lut for cells of type $lut.
Using template $paramod$6e4a86e6f1a5dc8f826898a131e83cdba4a4fc9e\$lut for cells of type $lut.
Using template $paramod$5ccd22a87c502d3d22cbc4b47d7b1c8309d99f22\$lut for cells of type $lut.
Using template $paramod$da90e02f7b5ff972b0e919351230274774e79833\$lut for cells of type $lut.
Using template $paramod$ea8ce9bba4954525ffeed761cebe87f48fe6f949\$lut for cells of type $lut.
Using template $paramod$7d73762b298aedff6d81ae00e80e32f1fcbcb3d7\$lut for cells of type $lut.
Using template $paramod$ffc80aea4aa44f0166b2d4713ba5912f56e92991\$lut for cells of type $lut.
Using template $paramod$afcb46a6d56ba82360e221df66fab2dbf63e96df\$lut for cells of type $lut.
Using template $paramod$c6932d0419018208e5384761d78f0ead9bcc772f\$lut for cells of type $lut.
Using template $paramod$99415ed4240bd141d4a2f27ff909daf0a85b96f3\$lut for cells of type $lut.
Using template $paramod$719ba2492872a85d290df73f56ad7b7f147d7dbd\$lut for cells of type $lut.
Using template $paramod$7b345f388ee57f1d808a8dbc3b3fca150aa2fc44\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$872def176acf0af46aee1a4df67a9291309e3c01\$lut for cells of type $lut.
Using template $paramod$e0286d7bdebdb6346cb367bb1962e01892ba2e32\$lut for cells of type $lut.
Using template $paramod$782961deb8dc512aef835b73aa3765da3ab3c15c\$lut for cells of type $lut.
Using template $paramod$66cfa457f3bf0a90e11a4f3cf9336b993db8c18a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$ec731ba0b03f9a8c2f9a148aad53e934d7e8d215\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010011 for cells of type $lut.
Using template $paramod$fd3ed3a223484aac184d1b7412ec4cfe4ca64c32\$lut for cells of type $lut.
Using template $paramod$f85f1073c412d406200a6a72283f918c8b751314\$lut for cells of type $lut.
Using template $paramod$097592bb16245531f0716c5ddb18d7090f9c7d9d\$lut for cells of type $lut.
Using template $paramod$0c69d2f3f73758c31a847469983e2fba56b9add6\$lut for cells of type $lut.
Using template $paramod$7aa8140c7d6de3160b21e7ff84e0f93f69f7fcc6\$lut for cells of type $lut.
Using template $paramod$09308a9fa8ec6fc2d880580c8a906974539d34c5\$lut for cells of type $lut.
Using template $paramod$a94fd53c9576775cc4a690dea0d8bb3b6a4ea20d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101001 for cells of type $lut.
Using template $paramod$1b53a9695a0f80de7517b50863b438fd2b7f56da\$lut for cells of type $lut.
Using template $paramod$2d73cf21e7a3b53006ebbae47ecc48e73975ec46\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011100 for cells of type $lut.
Using template $paramod$114cec172d8a99287ecce5b94f20863d32d39458\$lut for cells of type $lut.
Using template $paramod$05ac1639ab7543654a2476d11c1711de01f760e6\$lut for cells of type $lut.
Using template $paramod$c27fe85fea5659f74ad23a3a9356aaa7a8f1410c\$lut for cells of type $lut.
Using template $paramod$49b4d47dab45283a5bca35b8996da0a3c24bef1f\$lut for cells of type $lut.
Using template $paramod$a1d323730045824cfc84bb9f4ee8031f1c4dcc9e\$lut for cells of type $lut.
Using template $paramod$5348912da867a611a8088b6b8b27a62d65f1de6e\$lut for cells of type $lut.
Using template $paramod$12e02a8d7fd736dab9f544ee94424add261abffb\$lut for cells of type $lut.
Using template $paramod$ee04a7397c7e60ad1a187fa314ed449c24407f97\$lut for cells of type $lut.
Using template $paramod$99a2a175d178a040bb1ffceb53184fb0f59423c6\$lut for cells of type $lut.
Using template $paramod$e211c3929b7c4a5a9666180a7619ec6dc9c22584\$lut for cells of type $lut.
Using template $paramod$4cab3b31c601551ff65536bf4f533afa0b2094ee\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$7bcf5f70986487920c848507d659d29b9546545c\$lut for cells of type $lut.
Using template $paramod$246ac673ae0cf26a4b5bb8ebbdbac873782ea234\$lut for cells of type $lut.
Using template $paramod$1394e1ebbfe4356ebc1b2caf7c1ee7fa158528d5\$lut for cells of type $lut.
Using template $paramod$2e37a29808ea9d028852cbc67bbcbc7bc127b77a\$lut for cells of type $lut.
Using template $paramod$70686a4118bdca607f5939f3d096c2e96cd07d5d\$lut for cells of type $lut.
Using template $paramod$52acd744af558b1acd7f06b0e1d721506b042b9b\$lut for cells of type $lut.
Using template $paramod$9891217114ca63a6e9d48073351d843bb1d46faf\$lut for cells of type $lut.
Using template $paramod$a0e540ca32874b087a28efa558ce7da5f775408f\$lut for cells of type $lut.
Using template $paramod$96ac461bdd67097e4e192999a2bfda3772fbd04e\$lut for cells of type $lut.
Using template $paramod$a2bdfa5e998d98fd71d35f847d9d764874dcd9e4\$lut for cells of type $lut.
Using template $paramod$7a09c632ebd39a203628a04507a2df81de3ade57\$lut for cells of type $lut.
Using template $paramod$52fa1b2073b9054923f466bbb768e0ea7c69c9e3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$6079281eb3c0533bc4a87290e614c85106033d62\$lut for cells of type $lut.
Using template $paramod$580d0eb68959e8fd1f3cbc1040e302a5edaaccba\$lut for cells of type $lut.
Using template $paramod$2af9c2364affd938eb516ea9f1129d7264af18ca\$lut for cells of type $lut.
Using template $paramod$d646cd5cb36fb1f9dd2b06f584b3b88b2dec1d24\$lut for cells of type $lut.
Using template $paramod$b45c87067c4fd0088abb66b765df3c35090cb21b\$lut for cells of type $lut.
Using template $paramod$a1af77d306fee4e164ea1608d122e29d674ccd30\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$7320422f226bd70466a7c6de1d2c2a5aa8f9d42b\$lut for cells of type $lut.
Using template $paramod$736cf6f4561887d878de1f6ce56aee7f8f4f075e\$lut for cells of type $lut.
Using template $paramod$2d5bc20486d975ad93935a66efca425d6df3f432\$lut for cells of type $lut.
Using template $paramod$2978a73989be3e1278af72b9db666c30fa0ff85b\$lut for cells of type $lut.
Using template $paramod$4506b5e4a8a9190a8d520c0ff03e050d81fd19a5\$lut for cells of type $lut.
Using template $paramod$b43cdd6ca89f8faa7ea02c4f2b202cefaf655ede\$lut for cells of type $lut.
Using template $paramod$fca001e3e0b52158a872e76e56c01ec10dfbb1de\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$9e354de8d358bf081aa0c089488ea3bc5b7c2fd9\$lut for cells of type $lut.
Using template $paramod$5321e04f7ce32c091123c3570ab562efb1c81402\$lut for cells of type $lut.
Using template $paramod$fc6d1d5d922f69cdc5ce89d141a4cfdf356a2ad8\$lut for cells of type $lut.
Using template $paramod$7c0c958e927437390cb58f1395b98e0852db607c\$lut for cells of type $lut.
Using template $paramod$e89d1024c390633705e33e56c729a3ffe678f56f\$lut for cells of type $lut.
Using template $paramod$d96938b933811903763c8fc48238ba3a4fe3fe61\$lut for cells of type $lut.
Using template $paramod$1c4dba04c7b1b6f9ae2fbd2ebcdbd37f5c14a3e3\$lut for cells of type $lut.
Using template $paramod$728e616c918eb05878d70b2bb240e381ea2847b9\$lut for cells of type $lut.
Using template $paramod$e01a027fedb28671a20c130493a89c7afd4e87d3\$lut for cells of type $lut.
Using template $paramod$cf52221ef2d451442dd7d72d5c8ad598e89310e9\$lut for cells of type $lut.
Using template $paramod$4f8edd664328039cee7936fba43b73a91069e069\$lut for cells of type $lut.
Using template $paramod$06fa3a57dfbc40657446a46fda500e3d9ba9e421\$lut for cells of type $lut.
Using template $paramod$ea2b11aca30aa162d3b93de07d97b9c1565643dd\$lut for cells of type $lut.
Using template $paramod$a8f73f261b38d60c80110a0cf51da19a163ab89f\$lut for cells of type $lut.
Using template $paramod$cf93df6a751c015d454aef52e32716809f254f3e\$lut for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod$2ec6422db00d358fc7469efce6208bffbc8521cd\$lut for cells of type $lut.
Using template $paramod$b34c4ab3beca5982065b4ba7542f9e39cfc3a9a8\$lut for cells of type $lut.
Using template $paramod$89968a75cd461967ed73db8ea07d0b7442f889e1\$lut for cells of type $lut.
Using template $paramod$4a8554d0a765102353ca9705f6a3cc329f4379e7\$lut for cells of type $lut.
Using template $paramod$f114ee54045dce73cd52edc28d8cc75aa50f349b\$lut for cells of type $lut.
Using template $paramod$6116f4fcdc00f58de9374d234694d044f1aa29e6\$lut for cells of type $lut.
Using template $paramod$20ba583962918fa0136fc97b1558cc45cc91cc29\$lut for cells of type $lut.
Using template $paramod$44a6586fa21c1d277ba2728177750c6c473bb6e3\$lut for cells of type $lut.
Using template $paramod$a466678992feb44cf6749703c13a9fa3f3b5c308\$lut for cells of type $lut.
Using template $paramod$db08fd84fb3c4d6a41eaec6adfffe445fb7eb17f\$lut for cells of type $lut.
Using template $paramod$ff80b97fda1a6dd143892567bf23cab4be1fbf18\$lut for cells of type $lut.
Using template $paramod$2c95149d0c6ec8cb015c816ff2bb05269df37d88\$lut for cells of type $lut.
Using template $paramod$de395254bc8c4649efe5980abcb5f5c774a3b6a0\$lut for cells of type $lut.
Using template $paramod$b149564e2d325d948cd081f78aba778643552f20\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110010 for cells of type $lut.
Using template $paramod$342dff7a46d11e735f22d2fe382c9026a4c408d8\$lut for cells of type $lut.
Using template $paramod$0f321fbc35ab60cc9b1f13bcbf4423cb3e15af29\$lut for cells of type $lut.
Using template $paramod$8207a4b4445604513c8d809c61f5081fdab92b58\$lut for cells of type $lut.
Using template $paramod$a50c854edddc8ebaebc58b330fdd1445acaa5865\$lut for cells of type $lut.
Using template $paramod$2e38bcbcaeb8b07fa425b37fd248f5e13ecdda0b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001001 for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$20f82dd03802038bc013e5804609eaebb5d257db\$lut for cells of type $lut.
Using template $paramod$f87bcf1791971b4eaa30f3f28437044fef878a04\$lut for cells of type $lut.
Using template $paramod$4d3ce2a03f75c776b89b7bd980aafa79b736b3c6\$lut for cells of type $lut.
Using template $paramod$df29fe9e6d6d694a9cc5697e4251bf7d8cd4d8e4\$lut for cells of type $lut.
Using template $paramod$ab27bf99442f632054ae16fdf7c339226a082b82\$lut for cells of type $lut.
Using template $paramod$9ae90607a69604075831a445b036e8b4d271642b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$937dc856b73c40171681c3dfdea385ff3fa4b619\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$2c2dc1e712eb09b3e837ea657c9126c7b73de4d7\$lut for cells of type $lut.
Using template $paramod$61e71a6b219041f218388451735d309581e08c5a\$lut for cells of type $lut.
Using template $paramod$3a75385b1beb239786b9fcdc898b53110e63595f\$lut for cells of type $lut.
Using template $paramod$c9994e2a733aa21e4bfe57075af37a9c5257c791\$lut for cells of type $lut.
Using template $paramod$52953750219effadf43093a566baf492fdd6b6c8\$lut for cells of type $lut.
Using template $paramod$19451f719aa4a75f15cb977ed4212a1c1a1550e9\$lut for cells of type $lut.
Using template $paramod$4834046533425f54583d6bd31e49deb63455e1a5\$lut for cells of type $lut.
Using template $paramod$6de442abe246ff8c0692702d40d84ce1c07479d9\$lut for cells of type $lut.
Using template $paramod$1c1208033be3248b429eac87e081dceb4829c767\$lut for cells of type $lut.
Using template $paramod$fbeccb1827a32149c84e75b1670ac100c19f2cfb\$lut for cells of type $lut.
Using template $paramod$82c39e154c64831b8dcb93e85fc122d303b46390\$lut for cells of type $lut.
Using template $paramod$fbed19fb84ee7c8a884778d28a96daea96245184\$lut for cells of type $lut.
Using template $paramod$3a747e24bc1eb338b202ccc5483caf8c62036f31\$lut for cells of type $lut.
Using template $paramod$9e1755e3954600257bb9b9ab192e2c0243b0f35a\$lut for cells of type $lut.
Using template $paramod$2caeb761483fdb6a547632a4cc3a2b2e1c966f51\$lut for cells of type $lut.
Using template $paramod$1b4942fad7257f60532954b1eb94a6b84f2e5ae3\$lut for cells of type $lut.
Using template $paramod$446d5374f1a9a50c11eb107999155fc0219be593\$lut for cells of type $lut.
Using template $paramod$d944ceb8f30ab352512879c18f541cf1ac3eeca3\$lut for cells of type $lut.
Using template $paramod$0774c4008bb822b9e2063d1e1eb2196e7b217b96\$lut for cells of type $lut.
Using template $paramod$9e3d2c0139585f7473a21a4030244445e4cda569\$lut for cells of type $lut.
Using template $paramod$732e1780b927811a5c042d297e1a8e86e2cb3916\$lut for cells of type $lut.
Using template $paramod$c6c32b3f12c4b5483f8551ce064a6776d12e012e\$lut for cells of type $lut.
Using template $paramod$eb5fbd1b65e62545447a20e380b5162190426002\$lut for cells of type $lut.
Using template $paramod$b4b2d4540271a475f22247b93f544ca1f2d1be88\$lut for cells of type $lut.
Using template $paramod$1f75d2c5b0e8d556b09732dea5e97f33f76da3ab\$lut for cells of type $lut.
Using template $paramod$6e5b9047bf4d06255a27fe082357f615feba0dfd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod$feb7e8151706e5529d043f3c1519f082bac85788\$lut for cells of type $lut.
Using template $paramod$31f0a66a4b242b524303bfb4ac95c05ad74158f8\$lut for cells of type $lut.
Using template $paramod$d21d214a5aa271f2d9da3f90f22432c0ecee130f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$373821c5b6ec1cff8d9559f57828fdba1b14ae11\$lut for cells of type $lut.
Using template $paramod$5ad0cb9a7b3403d8a08c082e2c05501d450e6fca\$lut for cells of type $lut.
Using template $paramod$8f7210088a40da1859d27e900c288fd298d68bed\$lut for cells of type $lut.
Using template $paramod$7b733f5b3466ec911060896fccc5c2626cbe3d64\$lut for cells of type $lut.
Using template $paramod$89f931611b66d827751f4a175a88569d5ab95376\$lut for cells of type $lut.
Using template $paramod$82687d3ad8130b5b49618b6a28f43c60b5130fe1\$lut for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$c4e4e438f53deb14c1ad728c967e8024f686836f\$lut for cells of type $lut.
Using template $paramod$15d3dd50cc31557057274aea687fe2a8296cd155\$lut for cells of type $lut.
Using template $paramod$4888f2121a1fba4d507203534ae54782bc81e02e\$lut for cells of type $lut.
Using template $paramod$be48d952fcad8a16b8d84daa4c48a3065f343e5e\$lut for cells of type $lut.
Using template $paramod$2ffdd48c31fd3abb3756c8ed29b2777c7dc5fa83\$lut for cells of type $lut.
Using template $paramod$6842b8b2a2a38d0fdb35de972b4ce1a464745b17\$lut for cells of type $lut.
Using template $paramod$d90f7a4d309f7aacf21c1e8914d9c5e7102d1934\$lut for cells of type $lut.
Using template $paramod$29b4dec5cc48181f13a374cfe2b2d9f29fe1f256\$lut for cells of type $lut.
Using template $paramod$c71ed138d834112b80a85f4478e2e21f72e5c48b\$lut for cells of type $lut.
Using template $paramod$86d1a43c2f1d620ff2cef866448dd1258c868fad\$lut for cells of type $lut.
Using template $paramod$f45429e380905f064bb0bad3a8bdb941708e63a7\$lut for cells of type $lut.
Using template $paramod$3dd4f4ce8ebbf14a7313c2f16ac9ca207adcb450\$lut for cells of type $lut.
Using template $paramod$a7c07944e10969b2e1fd563a5b72f89493cb3705\$lut for cells of type $lut.
Using template $paramod$a743caf801766df40bcc22d49baa12a0bdc2f7fe\$lut for cells of type $lut.
Using template $paramod$61718886ac99baac23a4b50bfa3a407c54e71468\$lut for cells of type $lut.
Using template $paramod$c20e9cdb8ce0b0008600da6cf3b4e69036652cf2\$lut for cells of type $lut.
Using template $paramod$39b0d201a18bed5573a88835da3f39d40814d360\$lut for cells of type $lut.
Using template $paramod$946e4ba6cc6d5f643745e6b56089375901ce6d2c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101100 for cells of type $lut.
Using template $paramod$2806ebbc4e3f33d198d3eb96d02d132b3bd121fc\$lut for cells of type $lut.
Using template $paramod$3702268f692b8bf258e428f65d3bca4e1f76d98b\$lut for cells of type $lut.
Using template $paramod$7d3cbfc289ec00e0691f33de08826f2254fca668\$lut for cells of type $lut.
Using template $paramod$d546db88fc169832512e499a9cdf9a41b89ab74e\$lut for cells of type $lut.
Using template $paramod$a5dd9ee10fc2202a29791f7d68d4afcce241aee5\$lut for cells of type $lut.
Using template $paramod$67913137ca3f966ff2f569165be4786b1518b76c\$lut for cells of type $lut.
Using template $paramod$e6cfc2a250ad5b0b3da266fa46a057a6eca6e3d9\$lut for cells of type $lut.
Using template $paramod$8e7b1ec7df4c8852d827365421a6d41e55bd7752\$lut for cells of type $lut.
Using template $paramod$6a9b42dd2737c91073e6a695b8ac858c4a8587d7\$lut for cells of type $lut.
Using template $paramod$7cfe73664922da444301106f474e41d924726fae\$lut for cells of type $lut.
Using template $paramod$98162d862d449f7c67182f5a43cdfe4123defff8\$lut for cells of type $lut.
Using template $paramod$f73b1ab8f1de4ec40ccc69dacd9275818ebb3669\$lut for cells of type $lut.
Using template $paramod$03b33e8897154a3b6d1be647e0d321fa4c9d519b\$lut for cells of type $lut.
Using template $paramod$5552b23a89809fed2b1588e8f91bb3893be2e6ce\$lut for cells of type $lut.
Using template $paramod$e26a9315b363f44da994febb25b037b4c03334a9\$lut for cells of type $lut.
Using template $paramod$17d0f5800c5f64fa392606fd7bbde9f3f932b963\$lut for cells of type $lut.
Using template $paramod$c37303e5eb77ca6d13e2744abab9770d417e45cf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111101 for cells of type $lut.
Using template $paramod$176a6ceafa512d807921d7dfc76320dfbbfb5fe4\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010111 for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$8670261af8d77851d2850ba537e3a1d0e2415376\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110101 for cells of type $lut.
Using template $paramod$ea9f0804ffa1047d479d3e00429394419ff5856b\$lut for cells of type $lut.
Using template $paramod$aeef74ffa080582aca1f0fd630fdd77f1a4573f5\$lut for cells of type $lut.
Using template $paramod$8d174eaa0d3f16b960f074f74ea073ae90611ed3\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$ad823946862e656cf7f96d606b18b8f972dc6d6c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$4830cbe7bc351998e3e84ec3ae3ec2981fa53795\$lut for cells of type $lut.
Using template $paramod$0ea9f4e845e52bd7830962784cc82631df5269eb\$lut for cells of type $lut.
Using template $paramod$7295da7c5b19f528a428229f2570e0a23ad372af\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$463273e554a933f7be6777fb26911d287af3dd02\$lut for cells of type $lut.
Using template $paramod$02a84e953c934e9642efdb93d82c4cd5e0545198\$lut for cells of type $lut.
Using template $paramod$5d16e795d6c582b27c818459b159f81a7f4525c4\$lut for cells of type $lut.
Using template $paramod$78107355136c565d78c8ffe30e4a20f55dedc5b7\$lut for cells of type $lut.
Using template $paramod$a5ca24457e6d029bf6e2fadc6ac169c07ba7c909\$lut for cells of type $lut.
Using template $paramod$af5fca15e234686148fab1a0abbefc3f847ca99d\$lut for cells of type $lut.
Using template $paramod$f9b952632dfe9ee270ceb73af0f380a49a73bdbf\$lut for cells of type $lut.
Using template $paramod$59105a83b9939a8a8af066d9135f52fbfb3d7eb4\$lut for cells of type $lut.
Using template $paramod$fddfaafad20e385d20971828336f8fb14f3d4f32\$lut for cells of type $lut.
Using template $paramod$fbeae4d13c6561566bb87c819d405873ec370e64\$lut for cells of type $lut.
Using template $paramod$eaf03d983a1fddcb5b99b5c843760311dc832b5a\$lut for cells of type $lut.
Using template $paramod$dbf387558556090da963f1be53d7e6f860491bd5\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$1f6b262f740bbc1bf5792157a78ad69b07e4ccd2\$lut for cells of type $lut.
Using template $paramod$39fecdaa624309b39c1f847c4e14205177fabf73\$lut for cells of type $lut.
Using template $paramod$5637f6366c0fa622e75f886ee59706323e5fe6fc\$lut for cells of type $lut.
Using template $paramod$6c1257cd6f26206025b0302d117e9d5dc5e7ce17\$lut for cells of type $lut.
Using template $paramod$21972aba492c5b553603646857b0e8e9aca32466\$lut for cells of type $lut.
Using template $paramod$619b7c9a4d44585e10b42f7fb79b16304cca97c5\$lut for cells of type $lut.
Using template $paramod$7f8dcbbcc0931c3398304053d9bb53ce1acb1b1f\$lut for cells of type $lut.
Using template $paramod$9198ba8adc7fe03eaedb338cf6624c40039bd33d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod$a4399ab9ab2086a4dd8377a70187771efe5d8c8a\$lut for cells of type $lut.
Using template $paramod$861baf580168c225f7610d7bde541de63f8c1720\$lut for cells of type $lut.
Using template $paramod$6470d30b4f2818e097743f26d09cc1b50ce9d682\$lut for cells of type $lut.
Using template $paramod$a59854b679c443f21a6748ea460109b8241cb007\$lut for cells of type $lut.
Using template $paramod$047ec0a110b3f33933a5b165fc8e4bbf23b12f0a\$lut for cells of type $lut.
Using template $paramod$47b2f5a9f58cb4be072657772748a1ab82d6819a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101010 for cells of type $lut.
Using template $paramod$31dfd2f56fd991340c0afee419f9d0ddd2b35303\$lut for cells of type $lut.
Using template $paramod$7eda405f71620bf5960fbd448a3cd259d608b76f\$lut for cells of type $lut.
Using template $paramod$f79cef88769904cf6213b5d19710904d29e3a483\$lut for cells of type $lut.
Using template $paramod$ee8b592e6fd536573784e7bace718ea4269bf818\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011111 for cells of type $lut.
Using template $paramod$a8f554bb04e997796534a7dd766c8bb82563c4d4\$lut for cells of type $lut.
Using template $paramod$1aa07e19253e3983d715624c765a951e5f9952b1\$lut for cells of type $lut.
Using template $paramod$3bb0a97e27d44d04422f646f61bc036b1dd28994\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~11950 debug messages>

4.45. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in colorlight_i5.
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144419.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144403.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144252.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$143477$lut$auto$rtlil.cc:3182:And$13056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$143477$lut$auto$rtlil.cc:3182:And$13056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$143477$lut$auto$rtlil.cc:3182:And$13056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$143477$lut$auto$rtlil.cc:3182:And$13056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$8336.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$8336.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$143477$lut$auto$rtlil.cc:3270:Mux$12969[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$auto$rtlil.cc:3270:Mux$12969[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$143477$lut$auto$rtlil.cc:3270:Mux$12969[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$143477$lut$auto$rtlil.cc:3270:Mux$12969[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$143477$lut$auto$rtlil.cc:3270:Mux$12969[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$143477$lut$auto$rtlil.cc:3270:Mux$12969[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$143477$lut$auto$rtlil.cc:3270:Mux$12969[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$143477$lut\picorv32.mem_rdata_latched[19].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$143477$lut$auto$rtlil.cc:3270:Mux$12969[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$auto$rtlil.cc:3270:Mux$12969[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$143477$lut$auto$rtlil.cc:3270:Mux$12969[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$143477$lut$auto$rtlil.cc:3270:Mux$12969[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$143477$lut$auto$rtlil.cc:3270:Mux$12969[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$143477$lut$auto$rtlil.cc:3270:Mux$12969[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$143477$lut$auto$rtlil.cc:3270:Mux$12969[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$auto$rtlil.cc:3270:Mux$12969[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$143477$lut$auto$rtlil.cc:3270:Mux$12969[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$143477$lut$auto$rtlil.cc:3270:Mux$12969[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$143477$lut$auto$rtlil.cc:3270:Mux$12969[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$143477$lut$auto$rtlil.cc:3270:Mux$12969[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$8144.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$8144.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$143477$lut$aiger143476$8144.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$8144.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$8144.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$143477$lut$aiger143476$8138.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$8138.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$8138.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$7939.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$7366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$auto$share.cc:669:make_supercell$12527.Y[24].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$14612.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$11297.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$10296.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143620.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$143477$lut\picorv32.mem_rdata_latched[25].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$8063.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$8063.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$8063.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$8063.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$8063.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$8063.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$8063.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$143477$lut$aiger143476$7959.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$7952.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$7899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$7899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$7899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$143477$lut$aiger143476$7899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$7899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$7899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$7778.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$7778.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$7778.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$7778.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$7778.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$7778.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$7778.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$143477$lut\picorv32.mem_rdata_latched[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$7660.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$7660.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$7660.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$8166.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$8037.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$8030.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$7866.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$7841.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143669.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143686.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143686.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$6762.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$flatten\picorv32.$procmux$3928.A.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$143477$lut$flatten\picorv32.$procmux$3928.A.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$143477$lut$flatten\picorv32.$procmux$3928.A.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$143477$lut$flatten\picorv32.$procmux$3928.A.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$143477$lut$flatten\picorv32.$procmux$3928.A.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$5368.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$5338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$5338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$5338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$5338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$5338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$5332.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$5332.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$5332.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$5316.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$5316.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$5232.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$7640.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143888.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143889.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143945.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$8118.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144000.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$8962.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$7758.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$7005.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$6229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$143477$lut$aiger143476$6229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$143477$lut$aiger143476$6229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$6229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$6229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$6229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$143477$lut$aiger143476$6155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$6082.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$6082.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$143477$lut$aiger143476$6082.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$6082.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$6082.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$143477$lut$aiger143476$6082.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$143477$lut$aiger143476$10189.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$10189.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$10196.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$flatten\picorv32.$procmux$4868_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$143477$lut$aiger143476$10571.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$10624.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$10624.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$10657.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$10711.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$10831.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$11003.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$11221.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$11270.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$11270.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$11326.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$11431.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$11635.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$11635.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$11671.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$11814.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$11828.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$11980.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$143477$lut$aiger143476$12016.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$12146.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$12186.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$12297.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$12354.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$12374.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$12374.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$12403.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$12444.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$12545.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$12732.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$12761.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$143477$lut$aiger143476$13067.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[10].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$13245.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$13067.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$143477$lut$aiger143476$13332.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[11].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$13485.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$13521.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$143477$lut$aiger143476$13539.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$13702.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$13754.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$13808.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$13850.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$14121.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$14298.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[16].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$14814.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144102.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143618.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144092.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144064.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$15715.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144047.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144026.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$16199.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144003.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$16331.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$16451.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143979.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143973.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143935.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143931.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143922.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$5444.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143891.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143884.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$17705.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143869.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143852.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$5026.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$5112.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$5132.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$5128.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$5172.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$5191.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$5232.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$5232.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$5307.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$5316.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$5316.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$5332.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$5338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$5345.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$5338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$5368.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$143477$lut$aiger143476$5368.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$5388.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143907.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$5499.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$5520.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$5547.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$5628.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$5635.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$5693.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$5727.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$5066.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$143477$lut$aiger143476$5980.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$6082.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$6082.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$6155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$6155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$6229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$6229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$6302.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$6371.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$7153.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$6677.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$8233.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$6677.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$6687.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$6729.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$6729.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$6769.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$6769.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$6784.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$6802.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$6802.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$6846.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$143477$lut$aiger143476$6876.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$6884.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$6922.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$6309.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$143477$lut$aiger143476$6938.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$7013.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$7009.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$7026.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$7049.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$7034.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$7110.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$7149.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$7163.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$7230.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$7260.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$7348.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$7366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$7386.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$7397.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$7485.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143648.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$7613.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$7613.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$7647.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$7647.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$7687.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$7687.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$7731.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$7731.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$7765.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$7765.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$7778.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$7782.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$7810.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$7810.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$7848.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$7848.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$7873.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$7873.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$7899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$7927.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$7927.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$7939.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$143477$lut$aiger143476$7899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$7959.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$7963.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$7977.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$8010.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$8010.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$8037.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$8041.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$8063.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$8091.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$8091.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$8125.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$8125.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$8144.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$8173.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$8173.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$8240.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$8240.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$8282.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$8282.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$auto$rtlil.cc:3270:Mux$12969[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$8321.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$8336.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$143477$lut$flatten\picorv32.\genblk2.pcpi_div.$0\pcpi_wait[0:0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$8593.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143620.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$8828.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$8922.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$8928.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$8969.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$8969.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$9010.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$9010.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$9057.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$9057.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$9111.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$9111.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$9231.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$9326.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$9414.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$9527.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$9527.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$9561.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$9561.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$9568.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$9598.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$9598.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$9605.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$9837.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$9876.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$9983.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$11117.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$auto$fsm_map.cc:170:map_fsm$10527[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$6375.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$auto$opt_dff.cc:272:make_patterns_logic$12353.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$143477$lut$aiger143476$5745.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$auto$opt_dff.cc:272:make_patterns_logic$50144.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$143477$lut$auto$rtlil.cc:3182:And$13046.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$auto$rtlil.cc:3182:And$13056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$auto$rtlil.cc:3270:Mux$12969[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$auto$rtlil.cc:3270:Mux$12969[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$auto$rtlil.cc:3270:Mux$12969[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$auto$rtlil.cc:3270:Mux$12969[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$auto$opt_dff.cc:272:make_patterns_logic$12160.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$auto$rtlil.cc:3373:AndGate$51898.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$7366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[18].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$9786.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[17].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[19].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$\mem$rdreg[0]$d[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$12481.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[14].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[20].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1064$2625_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1065$2629_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$auto$opt_dff.cc:272:make_patterns_logic$12143.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1088$2710_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1093$2727_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$flatten\picorv32.$logic_and$/home/mateus/Documentos/embarca/oss/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:870$2515_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$flatten\picorv32.$procmux$3928.A.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$flatten\picorv32.$procmux$4868_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[22].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$auto$rtlil.cc:3182:And$13056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$not$/home/mateus/Documentos/embarca/colorlight-i9-examples/tf_litex/build/colorlight_i5/gateware/colorlight_i5.v:6158$1342_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$procmux$6471_Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[10].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[11].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[12].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[13].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[14].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[15].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[16].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[17].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[18].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[19].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[20].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[21].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[22].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[23].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[24].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[7].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[9].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[12].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$14223.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[23].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[7].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_uart_rx_fifo_do_read.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$procmux$6471_Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[24].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$8885.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$12924.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$8144.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$143477$lut$aiger143476$8211.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut\picorv32.mem_rdata_latched[19].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$9028.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut\picorv32.mem_rdata_latched[25].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\picorv32.mem_rdata_latched[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[9].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[13].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$14420.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$10796.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$auto$opt_dff.cc:272:make_patterns_logic$11510.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[21].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$13202.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut\basesoc_picorv322[15].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$11658.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143722.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143488.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143504.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$8483.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143551.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143562.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143504.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143620.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143625.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$7889.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143632.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$7237.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143647.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143669.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143669.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143686.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$143477$lut$flatten\picorv32.$procmux$3928.A.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143724.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$143477$lut$aiger143476$18283.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$18048.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$17992.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143852.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$17921.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143860.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143860.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143869.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$17575.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143884.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143888.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143889.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$17370.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143907.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$17244.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143922.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143931.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$17055.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143935.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143945.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$16881.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143952.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143952.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$16665.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143973.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$16591.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$143979.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$16482.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144000.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144003.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$16125.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144030.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144030.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$15937.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$15895.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$143477$lut$aiger143476$15837.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144047.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$15552.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144064.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$15312.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144087.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144092.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$143477$lut$aiger143476$15108.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144102.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144107.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144128.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144132.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144132.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144142.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144145.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144145.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144156.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144163.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144163.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144181.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144181.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144210.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144210.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144215.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144252.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144253.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144256.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144256.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144262.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144279.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144279.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144295.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144295.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144323.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144326.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144326.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144334.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144339.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144343.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144352.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144354.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144354.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144357.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144359.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144370.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144374.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144374.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144381.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144383.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144386.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144386.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144521.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144403.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144404.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144405.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144419.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144420.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144439.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144470.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144479.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144480.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144480.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144488.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144498.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144507.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144522.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$144215.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
Removed 0 unused cells and 9669 unused wires.

4.46. Executing AUTONAME pass.
Renamed 12952 objects in module colorlight_i5 (1390 iterations).
<suppressed ~12952 debug messages>

4.47. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `colorlight_i5'. Setting top module to colorlight_i5.

4.47.1. Analyzing design hierarchy..
Top module:  \colorlight_i5

4.47.2. Analyzing design hierarchy..
Top module:  \colorlight_i5
Removed 0 unused modules.

4.48. Printing statistics.

=== colorlight_i5 ===

        +----------Local Count, excluding submodules.
        | 
     5622 wires
    23752 wire bits
     5622 public wires
    23752 public wire bits
       15 ports
       64 port bits
       79 cells
        3   $scopeinfo
       41   DP16KD
        1   EHXPLLL
        1   ODDRX1F
       32   TRELLIS_IO
        1   USRMCLK
     8795 submodules
      492   CCU2C
       64   L6MUX21
     4949   LUT4
      547   PFUMX
       24   TRELLIS_DPR16X4
     2719   TRELLIS_FF

=== design hierarchy ===

        +----------Count including submodules.
        | 
       79 colorlight_i5

        +----------Count including submodules.
        | 
     5622 wires
    23752 wire bits
     5622 public wires
    23752 public wire bits
       15 ports
       64 port bits
        - memories
        - memory bits
        - processes
       79 cells
        3   $scopeinfo
       41   DP16KD
        1   EHXPLLL
        1   ODDRX1F
       32   TRELLIS_IO
        1   USRMCLK
     8795 submodules
      492   CCU2C
       64   L6MUX21
     4949   LUT4
      547   PFUMX
       24   TRELLIS_DPR16X4
     2719   TRELLIS_FF

4.49. Executing CHECK pass (checking for obvious problems).
Checking module colorlight_i5...
Found and reported 0 problems.

5. Executing JSON backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 75059e53df, CPU: user 30.66s system 0.78s, MEM: 858.54 MB peak
Yosys 0.57+268 (git sha1 47ca09a01, clang++ 18.1.8 -fPIC -O3)
Time spent: 31% 1x autoname (11 sec), 12% 11x techmap (4 sec), ...
