<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/alexivanov/Desktop/UNI/FPGA/Lab 5/Lab5/impl/gwsynthesis/Lab5.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/alexivanov/Desktop/UNI/FPGA/Lab 5/Lab5/src/Lab5.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Dec 26 14:07:01 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>325</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>325</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>14</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>57</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>spi_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>spi_clk_s1/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">30.753(MHz)</td>
<td>34</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>spi_clk</td>
<td>100.000(MHz)</td>
<td>281.010(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-1188.417</td>
<td>56</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-22.517</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_14_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>32.482</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-22.517</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>32.482</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-22.513</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_22_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>32.478</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-22.513</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_23_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>32.478</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-22.513</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>32.478</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-22.512</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>32.477</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-22.512</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>32.477</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-22.463</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>32.428</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-22.461</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_21_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>32.426</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-22.461</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>32.426</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-22.451</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>32.416</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-22.451</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>32.416</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-22.451</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>32.416</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-22.445</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>32.410</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-22.386</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>32.351</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-22.386</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>32.351</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-22.088</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>32.054</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-22.088</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>32.053</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-22.088</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>32.053</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-22.079</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>32.044</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-21.975</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_7_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>31.940</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-21.571</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>31.536</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-21.571</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_25_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>31.536</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-21.500</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_37_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>31.465</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-21.500</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_36_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>31.465</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.317</td>
<td>n48_s2/I0</td>
<td>spi_clk_s1/D</td>
<td>spi_clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-4.638</td>
<td>0.366</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>ms_timer_3_s0/Q</td>
<td>ms_timer_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>ms_timer_13_s0/Q</td>
<td>ms_timer_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>timer_6_s0/Q</td>
<td>timer_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>timer_8_s0/Q</td>
<td>timer_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>timer_12_s0/Q</td>
<td>timer_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>second_timer_0_s0/Q</td>
<td>second_timer_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>second_timer_2_s0/Q</td>
<td>second_timer_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>second_timer_6_s0/Q</td>
<td>second_timer_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>second_timer_8_s0/Q</td>
<td>second_timer_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>second_timer_12_s0/Q</td>
<td>second_timer_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>second_timer_14_s0/Q</td>
<td>second_timer_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>second_timer_18_s0/Q</td>
<td>second_timer_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>second_timer_20_s0/Q</td>
<td>second_timer_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>second_timer_24_s0/Q</td>
<td>second_timer_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>second_timer_26_s0/Q</td>
<td>second_timer_26_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>second_timer_30_s0/Q</td>
<td>second_timer_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>spi_timer_0_s0/Q</td>
<td>spi_timer_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>spi_timer_2_s0/Q</td>
<td>spi_timer_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>spi_timer_6_s0/Q</td>
<td>spi_timer_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>spi_timer_8_s0/Q</td>
<td>spi_timer_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>spi_timer_12_s0/Q</td>
<td>spi_timer_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>spi_timer_14_s0/Q</td>
<td>spi_timer_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>spi_timer_18_s0/Q</td>
<td>spi_timer_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.427</td>
<td>shifter_instance/bits_sent_1_s1/Q</td>
<td>shifter_instance/bits_sent_1_s1/D</td>
<td>spi_clk:[F]</td>
<td>spi_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>spi_timer_18_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>spi_timer_16_s0</td>
</tr>
<tr>
<td>3</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>spi_timer_14_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>spi_timer_10_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>spi_timer_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>second_timer_18_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>timer_18_s0</td>
</tr>
<tr>
<td>8</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>display_buffer_27_s0</td>
</tr>
<tr>
<td>9</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>display_buffer_28_s0</td>
</tr>
<tr>
<td>10</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>timer_17_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R38C18[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.967</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>n906_s321/I3</td>
</tr>
<tr>
<td>8.420</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C13[0][A]</td>
<td style=" background: #97FFFF;">n906_s321/F</td>
</tr>
<tr>
<td>8.918</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][B]</td>
<td>n906_s268/I3</td>
</tr>
<tr>
<td>9.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C15[3][B]</td>
<td style=" background: #97FFFF;">n906_s268/F</td>
</tr>
<tr>
<td>10.054</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td>n906_s312/I0</td>
</tr>
<tr>
<td>10.425</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td style=" background: #97FFFF;">n906_s312/F</td>
</tr>
<tr>
<td>10.839</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[1][B]</td>
<td>n906_s261/I2</td>
</tr>
<tr>
<td>11.292</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s261/F</td>
</tr>
<tr>
<td>11.305</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[0][B]</td>
<td>n906_s335/I0</td>
</tr>
<tr>
<td>11.860</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C13[0][B]</td>
<td style=" background: #97FFFF;">n906_s335/F</td>
</tr>
<tr>
<td>12.111</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[1][B]</td>
<td>n906_s308/I3</td>
</tr>
<tr>
<td>12.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s308/F</td>
</tr>
<tr>
<td>12.856</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td>n906_s394/I0</td>
</tr>
<tr>
<td>13.411</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s394/F</td>
</tr>
<tr>
<td>14.367</td>
<td>0.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td>n906_s298/I0</td>
</tr>
<tr>
<td>14.922</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">n906_s298/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>n906_s244/I0</td>
</tr>
<tr>
<td>15.794</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C16[2][A]</td>
<td style=" background: #97FFFF;">n906_s244/F</td>
</tr>
<tr>
<td>16.468</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[2][A]</td>
<td>n906_s194/I1</td>
</tr>
<tr>
<td>17.023</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C15[2][A]</td>
<td style=" background: #97FFFF;">n906_s194/F</td>
</tr>
<tr>
<td>17.276</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[0][B]</td>
<td>n906_s148/I3</td>
</tr>
<tr>
<td>17.729</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C17[0][B]</td>
<td style=" background: #97FFFF;">n906_s148/F</td>
</tr>
<tr>
<td>18.229</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C13[2][B]</td>
<td>n906_s104/I0</td>
</tr>
<tr>
<td>18.682</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C13[2][B]</td>
<td style=" background: #97FFFF;">n906_s104/F</td>
</tr>
<tr>
<td>19.141</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[2][A]</td>
<td>n906_s101/I2</td>
</tr>
<tr>
<td>19.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s101/F</td>
</tr>
<tr>
<td>20.089</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[3][A]</td>
<td>n906_s140/I1</td>
</tr>
<tr>
<td>20.606</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C14[3][A]</td>
<td style=" background: #97FFFF;">n906_s140/F</td>
</tr>
<tr>
<td>21.052</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C14[0][A]</td>
<td>n906_s114/I1</td>
</tr>
<tr>
<td>21.607</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R43C14[0][A]</td>
<td style=" background: #97FFFF;">n906_s114/F</td>
</tr>
<tr>
<td>22.305</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C14[3][B]</td>
<td>n906_s91/I2</td>
</tr>
<tr>
<td>22.676</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s91/F</td>
</tr>
<tr>
<td>23.153</td>
<td>0.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[2][B]</td>
<td>n906_s125/I0</td>
</tr>
<tr>
<td>23.702</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R44C14[2][B]</td>
<td style=" background: #97FFFF;">n906_s125/F</td>
</tr>
<tr>
<td>23.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C14[3][B]</td>
<td>n906_s86/I1</td>
</tr>
<tr>
<td>24.222</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R44C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s86/F</td>
</tr>
<tr>
<td>24.992</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[0][B]</td>
<td>n773_s160/I0</td>
</tr>
<tr>
<td>25.445</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C13[0][B]</td>
<td style=" background: #97FFFF;">n773_s160/F</td>
</tr>
<tr>
<td>26.119</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[0][A]</td>
<td>n773_s158/I3</td>
</tr>
<tr>
<td>26.572</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C12[0][A]</td>
<td style=" background: #97FFFF;">n773_s158/F</td>
</tr>
<tr>
<td>26.727</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[3][B]</td>
<td>n773_s143/I1</td>
</tr>
<tr>
<td>27.180</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C12[3][B]</td>
<td style=" background: #97FFFF;">n773_s143/F</td>
</tr>
<tr>
<td>27.949</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C14[2][B]</td>
<td>n773_s124/I3</td>
</tr>
<tr>
<td>28.402</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C14[2][B]</td>
<td style=" background: #97FFFF;">n773_s124/F</td>
</tr>
<tr>
<td>28.825</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[0][B]</td>
<td>n773_s118/I3</td>
</tr>
<tr>
<td>29.395</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C15[0][B]</td>
<td style=" background: #97FFFF;">n773_s118/F</td>
</tr>
<tr>
<td>29.574</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[0][A]</td>
<td>n773_s120/I2</td>
</tr>
<tr>
<td>30.144</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C16[0][A]</td>
<td style=" background: #97FFFF;">n773_s120/F</td>
</tr>
<tr>
<td>30.316</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>n773_s99/I3</td>
</tr>
<tr>
<td>30.833</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">n773_s99/F</td>
</tr>
<tr>
<td>31.251</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[1][B]</td>
<td>n773_s173/I0</td>
</tr>
<tr>
<td>31.768</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R32C15[1][B]</td>
<td style=" background: #97FFFF;">n773_s173/F</td>
</tr>
<tr>
<td>32.200</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>n773_s65/I1</td>
</tr>
<tr>
<td>32.653</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[2][B]</td>
<td style=" background: #97FFFF;">n773_s65/F</td>
</tr>
<tr>
<td>32.904</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[0][B]</td>
<td>n773_s164/I2</td>
</tr>
<tr>
<td>33.421</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C14[0][B]</td>
<td style=" background: #97FFFF;">n773_s164/F</td>
</tr>
<tr>
<td>34.220</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>n817_s54/I2</td>
</tr>
<tr>
<td>34.737</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">n817_s54/F</td>
</tr>
<tr>
<td>35.536</td>
<td>0.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C15[2][A]</td>
<td>n817_s57/I3</td>
</tr>
<tr>
<td>35.907</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C15[2][A]</td>
<td style=" background: #97FFFF;">n817_s57/F</td>
</tr>
<tr>
<td>36.081</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[2][B]</td>
<td>n817_s47/I3</td>
</tr>
<tr>
<td>36.598</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C14[2][B]</td>
<td style=" background: #97FFFF;">n817_s47/F</td>
</tr>
<tr>
<td>37.535</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[0][B]</td>
<td>n860_s26/I1</td>
</tr>
<tr>
<td>37.906</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C13[0][B]</td>
<td style=" background: #97FFFF;">n860_s26/F</td>
</tr>
<tr>
<td>38.612</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][A]</td>
<td>n872_s112/I3</td>
</tr>
<tr>
<td>38.983</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][A]</td>
<td style=" background: #97FFFF;">n872_s112/F</td>
</tr>
<tr>
<td>38.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][A]</td>
<td style=" font-weight:bold;">display_buffer_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[0][A]</td>
<td>display_buffer_14_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C14[0][A]</td>
<td>display_buffer_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.844, 48.778%; route: 16.406, 50.508%; tC2Q: 0.232, 0.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R38C18[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.967</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>n906_s321/I3</td>
</tr>
<tr>
<td>8.420</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C13[0][A]</td>
<td style=" background: #97FFFF;">n906_s321/F</td>
</tr>
<tr>
<td>8.918</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][B]</td>
<td>n906_s268/I3</td>
</tr>
<tr>
<td>9.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C15[3][B]</td>
<td style=" background: #97FFFF;">n906_s268/F</td>
</tr>
<tr>
<td>10.054</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td>n906_s312/I0</td>
</tr>
<tr>
<td>10.425</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td style=" background: #97FFFF;">n906_s312/F</td>
</tr>
<tr>
<td>10.839</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[1][B]</td>
<td>n906_s261/I2</td>
</tr>
<tr>
<td>11.292</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s261/F</td>
</tr>
<tr>
<td>11.305</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[0][B]</td>
<td>n906_s335/I0</td>
</tr>
<tr>
<td>11.860</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C13[0][B]</td>
<td style=" background: #97FFFF;">n906_s335/F</td>
</tr>
<tr>
<td>12.111</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[1][B]</td>
<td>n906_s308/I3</td>
</tr>
<tr>
<td>12.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s308/F</td>
</tr>
<tr>
<td>12.856</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td>n906_s394/I0</td>
</tr>
<tr>
<td>13.411</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s394/F</td>
</tr>
<tr>
<td>14.367</td>
<td>0.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td>n906_s298/I0</td>
</tr>
<tr>
<td>14.922</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">n906_s298/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>n906_s244/I0</td>
</tr>
<tr>
<td>15.794</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C16[2][A]</td>
<td style=" background: #97FFFF;">n906_s244/F</td>
</tr>
<tr>
<td>16.468</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[2][A]</td>
<td>n906_s194/I1</td>
</tr>
<tr>
<td>17.023</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C15[2][A]</td>
<td style=" background: #97FFFF;">n906_s194/F</td>
</tr>
<tr>
<td>17.276</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[0][B]</td>
<td>n906_s148/I3</td>
</tr>
<tr>
<td>17.729</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C17[0][B]</td>
<td style=" background: #97FFFF;">n906_s148/F</td>
</tr>
<tr>
<td>18.229</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C13[2][B]</td>
<td>n906_s104/I0</td>
</tr>
<tr>
<td>18.682</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C13[2][B]</td>
<td style=" background: #97FFFF;">n906_s104/F</td>
</tr>
<tr>
<td>19.141</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[2][A]</td>
<td>n906_s101/I2</td>
</tr>
<tr>
<td>19.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s101/F</td>
</tr>
<tr>
<td>20.089</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[3][A]</td>
<td>n906_s140/I1</td>
</tr>
<tr>
<td>20.606</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C14[3][A]</td>
<td style=" background: #97FFFF;">n906_s140/F</td>
</tr>
<tr>
<td>21.052</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C14[0][A]</td>
<td>n906_s114/I1</td>
</tr>
<tr>
<td>21.607</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R43C14[0][A]</td>
<td style=" background: #97FFFF;">n906_s114/F</td>
</tr>
<tr>
<td>22.305</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C14[3][B]</td>
<td>n906_s91/I2</td>
</tr>
<tr>
<td>22.676</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s91/F</td>
</tr>
<tr>
<td>23.153</td>
<td>0.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[2][B]</td>
<td>n906_s125/I0</td>
</tr>
<tr>
<td>23.702</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R44C14[2][B]</td>
<td style=" background: #97FFFF;">n906_s125/F</td>
</tr>
<tr>
<td>23.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C14[3][B]</td>
<td>n906_s86/I1</td>
</tr>
<tr>
<td>24.222</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R44C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s86/F</td>
</tr>
<tr>
<td>24.992</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[0][B]</td>
<td>n773_s160/I0</td>
</tr>
<tr>
<td>25.445</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C13[0][B]</td>
<td style=" background: #97FFFF;">n773_s160/F</td>
</tr>
<tr>
<td>26.119</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[0][A]</td>
<td>n773_s158/I3</td>
</tr>
<tr>
<td>26.572</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C12[0][A]</td>
<td style=" background: #97FFFF;">n773_s158/F</td>
</tr>
<tr>
<td>26.727</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[3][B]</td>
<td>n773_s143/I1</td>
</tr>
<tr>
<td>27.180</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C12[3][B]</td>
<td style=" background: #97FFFF;">n773_s143/F</td>
</tr>
<tr>
<td>27.949</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C14[2][B]</td>
<td>n773_s124/I3</td>
</tr>
<tr>
<td>28.402</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C14[2][B]</td>
<td style=" background: #97FFFF;">n773_s124/F</td>
</tr>
<tr>
<td>28.825</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[0][B]</td>
<td>n773_s118/I3</td>
</tr>
<tr>
<td>29.395</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C15[0][B]</td>
<td style=" background: #97FFFF;">n773_s118/F</td>
</tr>
<tr>
<td>29.574</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[0][A]</td>
<td>n773_s120/I2</td>
</tr>
<tr>
<td>30.144</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C16[0][A]</td>
<td style=" background: #97FFFF;">n773_s120/F</td>
</tr>
<tr>
<td>30.316</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>n773_s99/I3</td>
</tr>
<tr>
<td>30.833</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">n773_s99/F</td>
</tr>
<tr>
<td>31.251</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[1][B]</td>
<td>n773_s173/I0</td>
</tr>
<tr>
<td>31.768</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R32C15[1][B]</td>
<td style=" background: #97FFFF;">n773_s173/F</td>
</tr>
<tr>
<td>32.200</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>n773_s65/I1</td>
</tr>
<tr>
<td>32.653</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[2][B]</td>
<td style=" background: #97FFFF;">n773_s65/F</td>
</tr>
<tr>
<td>32.904</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[0][B]</td>
<td>n773_s164/I2</td>
</tr>
<tr>
<td>33.421</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C14[0][B]</td>
<td style=" background: #97FFFF;">n773_s164/F</td>
</tr>
<tr>
<td>34.220</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>n817_s54/I2</td>
</tr>
<tr>
<td>34.737</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">n817_s54/F</td>
</tr>
<tr>
<td>35.536</td>
<td>0.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C15[2][A]</td>
<td>n817_s57/I3</td>
</tr>
<tr>
<td>35.907</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C15[2][A]</td>
<td style=" background: #97FFFF;">n817_s57/F</td>
</tr>
<tr>
<td>36.081</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[2][B]</td>
<td>n817_s47/I3</td>
</tr>
<tr>
<td>36.598</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C14[2][B]</td>
<td style=" background: #97FFFF;">n817_s47/F</td>
</tr>
<tr>
<td>37.535</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[0][B]</td>
<td>n860_s26/I1</td>
</tr>
<tr>
<td>37.906</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C13[0][B]</td>
<td style=" background: #97FFFF;">n860_s26/F</td>
</tr>
<tr>
<td>38.612</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>n872_s114/I3</td>
</tr>
<tr>
<td>38.983</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td style=" background: #97FFFF;">n872_s114/F</td>
</tr>
<tr>
<td>38.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td style=" font-weight:bold;">display_buffer_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>display_buffer_12_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>display_buffer_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.844, 48.778%; route: 16.406, 50.508%; tC2Q: 0.232, 0.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.513</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R38C18[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.967</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>n906_s321/I3</td>
</tr>
<tr>
<td>8.420</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C13[0][A]</td>
<td style=" background: #97FFFF;">n906_s321/F</td>
</tr>
<tr>
<td>8.918</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][B]</td>
<td>n906_s268/I3</td>
</tr>
<tr>
<td>9.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C15[3][B]</td>
<td style=" background: #97FFFF;">n906_s268/F</td>
</tr>
<tr>
<td>10.054</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td>n906_s312/I0</td>
</tr>
<tr>
<td>10.425</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td style=" background: #97FFFF;">n906_s312/F</td>
</tr>
<tr>
<td>10.839</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[1][B]</td>
<td>n906_s261/I2</td>
</tr>
<tr>
<td>11.292</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s261/F</td>
</tr>
<tr>
<td>11.305</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[0][B]</td>
<td>n906_s335/I0</td>
</tr>
<tr>
<td>11.860</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C13[0][B]</td>
<td style=" background: #97FFFF;">n906_s335/F</td>
</tr>
<tr>
<td>12.111</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[1][B]</td>
<td>n906_s308/I3</td>
</tr>
<tr>
<td>12.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s308/F</td>
</tr>
<tr>
<td>12.856</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td>n906_s394/I0</td>
</tr>
<tr>
<td>13.411</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s394/F</td>
</tr>
<tr>
<td>14.367</td>
<td>0.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td>n906_s298/I0</td>
</tr>
<tr>
<td>14.922</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">n906_s298/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>n906_s244/I0</td>
</tr>
<tr>
<td>15.794</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C16[2][A]</td>
<td style=" background: #97FFFF;">n906_s244/F</td>
</tr>
<tr>
<td>16.468</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[2][A]</td>
<td>n906_s194/I1</td>
</tr>
<tr>
<td>17.023</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C15[2][A]</td>
<td style=" background: #97FFFF;">n906_s194/F</td>
</tr>
<tr>
<td>17.276</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[0][B]</td>
<td>n906_s148/I3</td>
</tr>
<tr>
<td>17.729</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C17[0][B]</td>
<td style=" background: #97FFFF;">n906_s148/F</td>
</tr>
<tr>
<td>18.229</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C13[2][B]</td>
<td>n906_s104/I0</td>
</tr>
<tr>
<td>18.682</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C13[2][B]</td>
<td style=" background: #97FFFF;">n906_s104/F</td>
</tr>
<tr>
<td>19.141</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[2][A]</td>
<td>n906_s101/I2</td>
</tr>
<tr>
<td>19.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s101/F</td>
</tr>
<tr>
<td>20.089</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[3][A]</td>
<td>n906_s140/I1</td>
</tr>
<tr>
<td>20.606</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C14[3][A]</td>
<td style=" background: #97FFFF;">n906_s140/F</td>
</tr>
<tr>
<td>21.052</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C14[0][A]</td>
<td>n906_s114/I1</td>
</tr>
<tr>
<td>21.607</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R43C14[0][A]</td>
<td style=" background: #97FFFF;">n906_s114/F</td>
</tr>
<tr>
<td>22.305</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C14[3][B]</td>
<td>n906_s91/I2</td>
</tr>
<tr>
<td>22.676</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s91/F</td>
</tr>
<tr>
<td>23.153</td>
<td>0.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[2][B]</td>
<td>n906_s125/I0</td>
</tr>
<tr>
<td>23.702</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R44C14[2][B]</td>
<td style=" background: #97FFFF;">n906_s125/F</td>
</tr>
<tr>
<td>23.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C14[3][B]</td>
<td>n906_s86/I1</td>
</tr>
<tr>
<td>24.222</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R44C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s86/F</td>
</tr>
<tr>
<td>24.992</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[0][B]</td>
<td>n773_s160/I0</td>
</tr>
<tr>
<td>25.445</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C13[0][B]</td>
<td style=" background: #97FFFF;">n773_s160/F</td>
</tr>
<tr>
<td>26.119</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[0][A]</td>
<td>n773_s158/I3</td>
</tr>
<tr>
<td>26.572</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C12[0][A]</td>
<td style=" background: #97FFFF;">n773_s158/F</td>
</tr>
<tr>
<td>26.727</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[3][B]</td>
<td>n773_s143/I1</td>
</tr>
<tr>
<td>27.180</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C12[3][B]</td>
<td style=" background: #97FFFF;">n773_s143/F</td>
</tr>
<tr>
<td>27.949</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C14[2][B]</td>
<td>n773_s124/I3</td>
</tr>
<tr>
<td>28.402</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C14[2][B]</td>
<td style=" background: #97FFFF;">n773_s124/F</td>
</tr>
<tr>
<td>28.825</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[0][B]</td>
<td>n773_s118/I3</td>
</tr>
<tr>
<td>29.395</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C15[0][B]</td>
<td style=" background: #97FFFF;">n773_s118/F</td>
</tr>
<tr>
<td>29.574</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[0][A]</td>
<td>n773_s120/I2</td>
</tr>
<tr>
<td>30.144</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C16[0][A]</td>
<td style=" background: #97FFFF;">n773_s120/F</td>
</tr>
<tr>
<td>30.316</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>n773_s99/I3</td>
</tr>
<tr>
<td>30.833</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">n773_s99/F</td>
</tr>
<tr>
<td>31.251</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[1][B]</td>
<td>n773_s173/I0</td>
</tr>
<tr>
<td>31.768</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R32C15[1][B]</td>
<td style=" background: #97FFFF;">n773_s173/F</td>
</tr>
<tr>
<td>32.200</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>n773_s65/I1</td>
</tr>
<tr>
<td>32.653</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[2][B]</td>
<td style=" background: #97FFFF;">n773_s65/F</td>
</tr>
<tr>
<td>32.904</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[0][B]</td>
<td>n773_s164/I2</td>
</tr>
<tr>
<td>33.421</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C14[0][B]</td>
<td style=" background: #97FFFF;">n773_s164/F</td>
</tr>
<tr>
<td>34.220</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>n817_s54/I2</td>
</tr>
<tr>
<td>34.737</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">n817_s54/F</td>
</tr>
<tr>
<td>35.536</td>
<td>0.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C15[2][A]</td>
<td>n817_s57/I3</td>
</tr>
<tr>
<td>35.907</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C15[2][A]</td>
<td style=" background: #97FFFF;">n817_s57/F</td>
</tr>
<tr>
<td>36.081</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[2][B]</td>
<td>n817_s47/I3</td>
</tr>
<tr>
<td>36.598</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C14[2][B]</td>
<td style=" background: #97FFFF;">n817_s47/F</td>
</tr>
<tr>
<td>37.563</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[3][B]</td>
<td>n819_s13/I0</td>
</tr>
<tr>
<td>37.934</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C13[3][B]</td>
<td style=" background: #97FFFF;">n819_s13/F</td>
</tr>
<tr>
<td>38.518</td>
<td>0.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>n828_s112/I2</td>
</tr>
<tr>
<td>38.980</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td style=" background: #97FFFF;">n828_s112/F</td>
</tr>
<tr>
<td>38.980</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">display_buffer_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>display_buffer_22_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>display_buffer_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.935, 49.063%; route: 16.311, 50.222%; tC2Q: 0.232, 0.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.513</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R38C18[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.967</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>n906_s321/I3</td>
</tr>
<tr>
<td>8.420</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C13[0][A]</td>
<td style=" background: #97FFFF;">n906_s321/F</td>
</tr>
<tr>
<td>8.918</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][B]</td>
<td>n906_s268/I3</td>
</tr>
<tr>
<td>9.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C15[3][B]</td>
<td style=" background: #97FFFF;">n906_s268/F</td>
</tr>
<tr>
<td>10.054</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td>n906_s312/I0</td>
</tr>
<tr>
<td>10.425</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td style=" background: #97FFFF;">n906_s312/F</td>
</tr>
<tr>
<td>10.839</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[1][B]</td>
<td>n906_s261/I2</td>
</tr>
<tr>
<td>11.292</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s261/F</td>
</tr>
<tr>
<td>11.305</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[0][B]</td>
<td>n906_s335/I0</td>
</tr>
<tr>
<td>11.860</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C13[0][B]</td>
<td style=" background: #97FFFF;">n906_s335/F</td>
</tr>
<tr>
<td>12.111</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[1][B]</td>
<td>n906_s308/I3</td>
</tr>
<tr>
<td>12.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s308/F</td>
</tr>
<tr>
<td>12.856</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td>n906_s394/I0</td>
</tr>
<tr>
<td>13.411</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s394/F</td>
</tr>
<tr>
<td>14.367</td>
<td>0.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td>n906_s298/I0</td>
</tr>
<tr>
<td>14.922</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">n906_s298/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>n906_s244/I0</td>
</tr>
<tr>
<td>15.794</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C16[2][A]</td>
<td style=" background: #97FFFF;">n906_s244/F</td>
</tr>
<tr>
<td>16.468</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[2][A]</td>
<td>n906_s194/I1</td>
</tr>
<tr>
<td>17.023</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C15[2][A]</td>
<td style=" background: #97FFFF;">n906_s194/F</td>
</tr>
<tr>
<td>17.276</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[0][B]</td>
<td>n906_s148/I3</td>
</tr>
<tr>
<td>17.729</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C17[0][B]</td>
<td style=" background: #97FFFF;">n906_s148/F</td>
</tr>
<tr>
<td>18.229</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C13[2][B]</td>
<td>n906_s104/I0</td>
</tr>
<tr>
<td>18.682</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C13[2][B]</td>
<td style=" background: #97FFFF;">n906_s104/F</td>
</tr>
<tr>
<td>19.141</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[2][A]</td>
<td>n906_s101/I2</td>
</tr>
<tr>
<td>19.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s101/F</td>
</tr>
<tr>
<td>20.089</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[3][A]</td>
<td>n906_s140/I1</td>
</tr>
<tr>
<td>20.606</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C14[3][A]</td>
<td style=" background: #97FFFF;">n906_s140/F</td>
</tr>
<tr>
<td>21.052</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C14[0][A]</td>
<td>n906_s114/I1</td>
</tr>
<tr>
<td>21.607</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R43C14[0][A]</td>
<td style=" background: #97FFFF;">n906_s114/F</td>
</tr>
<tr>
<td>22.305</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C14[3][B]</td>
<td>n906_s91/I2</td>
</tr>
<tr>
<td>22.676</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s91/F</td>
</tr>
<tr>
<td>23.153</td>
<td>0.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[2][B]</td>
<td>n906_s125/I0</td>
</tr>
<tr>
<td>23.702</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R44C14[2][B]</td>
<td style=" background: #97FFFF;">n906_s125/F</td>
</tr>
<tr>
<td>23.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C14[3][B]</td>
<td>n906_s86/I1</td>
</tr>
<tr>
<td>24.222</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R44C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s86/F</td>
</tr>
<tr>
<td>24.992</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[0][B]</td>
<td>n773_s160/I0</td>
</tr>
<tr>
<td>25.445</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C13[0][B]</td>
<td style=" background: #97FFFF;">n773_s160/F</td>
</tr>
<tr>
<td>26.119</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[0][A]</td>
<td>n773_s158/I3</td>
</tr>
<tr>
<td>26.572</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C12[0][A]</td>
<td style=" background: #97FFFF;">n773_s158/F</td>
</tr>
<tr>
<td>26.727</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[3][B]</td>
<td>n773_s143/I1</td>
</tr>
<tr>
<td>27.180</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C12[3][B]</td>
<td style=" background: #97FFFF;">n773_s143/F</td>
</tr>
<tr>
<td>27.949</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C14[2][B]</td>
<td>n773_s124/I3</td>
</tr>
<tr>
<td>28.402</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C14[2][B]</td>
<td style=" background: #97FFFF;">n773_s124/F</td>
</tr>
<tr>
<td>28.825</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[0][B]</td>
<td>n773_s118/I3</td>
</tr>
<tr>
<td>29.395</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C15[0][B]</td>
<td style=" background: #97FFFF;">n773_s118/F</td>
</tr>
<tr>
<td>29.574</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[0][A]</td>
<td>n773_s120/I2</td>
</tr>
<tr>
<td>30.144</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C16[0][A]</td>
<td style=" background: #97FFFF;">n773_s120/F</td>
</tr>
<tr>
<td>30.316</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>n773_s99/I3</td>
</tr>
<tr>
<td>30.833</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">n773_s99/F</td>
</tr>
<tr>
<td>31.251</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[1][B]</td>
<td>n773_s173/I0</td>
</tr>
<tr>
<td>31.768</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R32C15[1][B]</td>
<td style=" background: #97FFFF;">n773_s173/F</td>
</tr>
<tr>
<td>32.200</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>n773_s65/I1</td>
</tr>
<tr>
<td>32.653</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[2][B]</td>
<td style=" background: #97FFFF;">n773_s65/F</td>
</tr>
<tr>
<td>32.904</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[0][B]</td>
<td>n773_s164/I2</td>
</tr>
<tr>
<td>33.421</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C14[0][B]</td>
<td style=" background: #97FFFF;">n773_s164/F</td>
</tr>
<tr>
<td>34.220</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>n817_s54/I2</td>
</tr>
<tr>
<td>34.737</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">n817_s54/F</td>
</tr>
<tr>
<td>35.536</td>
<td>0.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C15[2][A]</td>
<td>n817_s57/I3</td>
</tr>
<tr>
<td>35.907</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C15[2][A]</td>
<td style=" background: #97FFFF;">n817_s57/F</td>
</tr>
<tr>
<td>36.081</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[2][B]</td>
<td>n817_s47/I3</td>
</tr>
<tr>
<td>36.598</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C14[2][B]</td>
<td style=" background: #97FFFF;">n817_s47/F</td>
</tr>
<tr>
<td>37.563</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[3][B]</td>
<td>n819_s13/I0</td>
</tr>
<tr>
<td>37.934</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C13[3][B]</td>
<td style=" background: #97FFFF;">n819_s13/F</td>
</tr>
<tr>
<td>38.518</td>
<td>0.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>n828_s111/I2</td>
</tr>
<tr>
<td>38.980</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">n828_s111/F</td>
</tr>
<tr>
<td>38.980</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td style=" font-weight:bold;">display_buffer_23_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>display_buffer_23_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>display_buffer_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.935, 49.063%; route: 16.311, 50.222%; tC2Q: 0.232, 0.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.513</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R38C18[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.967</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>n906_s321/I3</td>
</tr>
<tr>
<td>8.420</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C13[0][A]</td>
<td style=" background: #97FFFF;">n906_s321/F</td>
</tr>
<tr>
<td>8.918</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][B]</td>
<td>n906_s268/I3</td>
</tr>
<tr>
<td>9.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C15[3][B]</td>
<td style=" background: #97FFFF;">n906_s268/F</td>
</tr>
<tr>
<td>10.054</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td>n906_s312/I0</td>
</tr>
<tr>
<td>10.425</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td style=" background: #97FFFF;">n906_s312/F</td>
</tr>
<tr>
<td>10.839</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[1][B]</td>
<td>n906_s261/I2</td>
</tr>
<tr>
<td>11.292</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s261/F</td>
</tr>
<tr>
<td>11.305</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[0][B]</td>
<td>n906_s335/I0</td>
</tr>
<tr>
<td>11.860</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C13[0][B]</td>
<td style=" background: #97FFFF;">n906_s335/F</td>
</tr>
<tr>
<td>12.111</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[1][B]</td>
<td>n906_s308/I3</td>
</tr>
<tr>
<td>12.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s308/F</td>
</tr>
<tr>
<td>12.856</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td>n906_s394/I0</td>
</tr>
<tr>
<td>13.411</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s394/F</td>
</tr>
<tr>
<td>14.367</td>
<td>0.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td>n906_s298/I0</td>
</tr>
<tr>
<td>14.922</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">n906_s298/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>n906_s244/I0</td>
</tr>
<tr>
<td>15.794</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C16[2][A]</td>
<td style=" background: #97FFFF;">n906_s244/F</td>
</tr>
<tr>
<td>16.468</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[2][A]</td>
<td>n906_s194/I1</td>
</tr>
<tr>
<td>17.023</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C15[2][A]</td>
<td style=" background: #97FFFF;">n906_s194/F</td>
</tr>
<tr>
<td>17.276</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[0][B]</td>
<td>n906_s148/I3</td>
</tr>
<tr>
<td>17.729</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C17[0][B]</td>
<td style=" background: #97FFFF;">n906_s148/F</td>
</tr>
<tr>
<td>18.229</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C13[2][B]</td>
<td>n906_s104/I0</td>
</tr>
<tr>
<td>18.682</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C13[2][B]</td>
<td style=" background: #97FFFF;">n906_s104/F</td>
</tr>
<tr>
<td>19.141</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[2][A]</td>
<td>n906_s101/I2</td>
</tr>
<tr>
<td>19.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s101/F</td>
</tr>
<tr>
<td>20.089</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[3][A]</td>
<td>n906_s140/I1</td>
</tr>
<tr>
<td>20.606</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C14[3][A]</td>
<td style=" background: #97FFFF;">n906_s140/F</td>
</tr>
<tr>
<td>21.052</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C14[0][A]</td>
<td>n906_s114/I1</td>
</tr>
<tr>
<td>21.607</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R43C14[0][A]</td>
<td style=" background: #97FFFF;">n906_s114/F</td>
</tr>
<tr>
<td>22.305</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C14[3][B]</td>
<td>n906_s91/I2</td>
</tr>
<tr>
<td>22.676</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s91/F</td>
</tr>
<tr>
<td>23.153</td>
<td>0.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[2][B]</td>
<td>n906_s125/I0</td>
</tr>
<tr>
<td>23.702</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R44C14[2][B]</td>
<td style=" background: #97FFFF;">n906_s125/F</td>
</tr>
<tr>
<td>23.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C14[3][B]</td>
<td>n906_s86/I1</td>
</tr>
<tr>
<td>24.222</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R44C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s86/F</td>
</tr>
<tr>
<td>24.992</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[0][B]</td>
<td>n773_s160/I0</td>
</tr>
<tr>
<td>25.445</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C13[0][B]</td>
<td style=" background: #97FFFF;">n773_s160/F</td>
</tr>
<tr>
<td>26.119</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[0][A]</td>
<td>n773_s158/I3</td>
</tr>
<tr>
<td>26.572</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C12[0][A]</td>
<td style=" background: #97FFFF;">n773_s158/F</td>
</tr>
<tr>
<td>26.727</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[3][B]</td>
<td>n773_s143/I1</td>
</tr>
<tr>
<td>27.180</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C12[3][B]</td>
<td style=" background: #97FFFF;">n773_s143/F</td>
</tr>
<tr>
<td>27.949</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C14[2][B]</td>
<td>n773_s124/I3</td>
</tr>
<tr>
<td>28.402</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C14[2][B]</td>
<td style=" background: #97FFFF;">n773_s124/F</td>
</tr>
<tr>
<td>28.825</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[0][B]</td>
<td>n773_s118/I3</td>
</tr>
<tr>
<td>29.395</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C15[0][B]</td>
<td style=" background: #97FFFF;">n773_s118/F</td>
</tr>
<tr>
<td>29.574</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[0][A]</td>
<td>n773_s120/I2</td>
</tr>
<tr>
<td>30.144</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C16[0][A]</td>
<td style=" background: #97FFFF;">n773_s120/F</td>
</tr>
<tr>
<td>30.316</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>n773_s99/I3</td>
</tr>
<tr>
<td>30.833</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">n773_s99/F</td>
</tr>
<tr>
<td>31.251</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[1][B]</td>
<td>n773_s173/I0</td>
</tr>
<tr>
<td>31.768</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R32C15[1][B]</td>
<td style=" background: #97FFFF;">n773_s173/F</td>
</tr>
<tr>
<td>32.200</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>n773_s65/I1</td>
</tr>
<tr>
<td>32.653</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[2][B]</td>
<td style=" background: #97FFFF;">n773_s65/F</td>
</tr>
<tr>
<td>32.904</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[0][B]</td>
<td>n773_s164/I2</td>
</tr>
<tr>
<td>33.421</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C14[0][B]</td>
<td style=" background: #97FFFF;">n773_s164/F</td>
</tr>
<tr>
<td>34.220</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>n817_s54/I2</td>
</tr>
<tr>
<td>34.737</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">n817_s54/F</td>
</tr>
<tr>
<td>35.536</td>
<td>0.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C15[2][A]</td>
<td>n817_s57/I3</td>
</tr>
<tr>
<td>35.907</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C15[2][A]</td>
<td style=" background: #97FFFF;">n817_s57/F</td>
</tr>
<tr>
<td>36.081</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[2][B]</td>
<td>n817_s47/I3</td>
</tr>
<tr>
<td>36.598</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C14[2][B]</td>
<td style=" background: #97FFFF;">n817_s47/F</td>
</tr>
<tr>
<td>37.563</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[3][B]</td>
<td>n819_s13/I0</td>
</tr>
<tr>
<td>37.934</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C13[3][B]</td>
<td style=" background: #97FFFF;">n819_s13/F</td>
</tr>
<tr>
<td>38.518</td>
<td>0.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[0][B]</td>
<td>n828_s115/I2</td>
</tr>
<tr>
<td>38.980</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C13[0][B]</td>
<td style=" background: #97FFFF;">n828_s115/F</td>
</tr>
<tr>
<td>38.980</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][B]</td>
<td style=" font-weight:bold;">display_buffer_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][B]</td>
<td>display_buffer_19_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C13[0][B]</td>
<td>display_buffer_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.935, 49.063%; route: 16.311, 50.222%; tC2Q: 0.232, 0.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R38C18[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.967</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>n906_s321/I3</td>
</tr>
<tr>
<td>8.420</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C13[0][A]</td>
<td style=" background: #97FFFF;">n906_s321/F</td>
</tr>
<tr>
<td>8.918</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][B]</td>
<td>n906_s268/I3</td>
</tr>
<tr>
<td>9.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C15[3][B]</td>
<td style=" background: #97FFFF;">n906_s268/F</td>
</tr>
<tr>
<td>10.054</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td>n906_s312/I0</td>
</tr>
<tr>
<td>10.425</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td style=" background: #97FFFF;">n906_s312/F</td>
</tr>
<tr>
<td>10.839</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[1][B]</td>
<td>n906_s261/I2</td>
</tr>
<tr>
<td>11.292</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s261/F</td>
</tr>
<tr>
<td>11.305</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[0][B]</td>
<td>n906_s335/I0</td>
</tr>
<tr>
<td>11.860</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C13[0][B]</td>
<td style=" background: #97FFFF;">n906_s335/F</td>
</tr>
<tr>
<td>12.111</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[1][B]</td>
<td>n906_s308/I3</td>
</tr>
<tr>
<td>12.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s308/F</td>
</tr>
<tr>
<td>12.856</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td>n906_s394/I0</td>
</tr>
<tr>
<td>13.411</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s394/F</td>
</tr>
<tr>
<td>14.367</td>
<td>0.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td>n906_s298/I0</td>
</tr>
<tr>
<td>14.922</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">n906_s298/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>n906_s244/I0</td>
</tr>
<tr>
<td>15.794</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C16[2][A]</td>
<td style=" background: #97FFFF;">n906_s244/F</td>
</tr>
<tr>
<td>16.468</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[2][A]</td>
<td>n906_s194/I1</td>
</tr>
<tr>
<td>17.023</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C15[2][A]</td>
<td style=" background: #97FFFF;">n906_s194/F</td>
</tr>
<tr>
<td>17.276</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[0][B]</td>
<td>n906_s148/I3</td>
</tr>
<tr>
<td>17.729</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C17[0][B]</td>
<td style=" background: #97FFFF;">n906_s148/F</td>
</tr>
<tr>
<td>18.229</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C13[2][B]</td>
<td>n906_s104/I0</td>
</tr>
<tr>
<td>18.682</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C13[2][B]</td>
<td style=" background: #97FFFF;">n906_s104/F</td>
</tr>
<tr>
<td>19.141</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[2][A]</td>
<td>n906_s101/I2</td>
</tr>
<tr>
<td>19.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s101/F</td>
</tr>
<tr>
<td>20.089</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[3][A]</td>
<td>n906_s140/I1</td>
</tr>
<tr>
<td>20.606</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C14[3][A]</td>
<td style=" background: #97FFFF;">n906_s140/F</td>
</tr>
<tr>
<td>21.052</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C14[0][A]</td>
<td>n906_s114/I1</td>
</tr>
<tr>
<td>21.607</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R43C14[0][A]</td>
<td style=" background: #97FFFF;">n906_s114/F</td>
</tr>
<tr>
<td>22.305</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C14[3][B]</td>
<td>n906_s91/I2</td>
</tr>
<tr>
<td>22.676</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s91/F</td>
</tr>
<tr>
<td>23.153</td>
<td>0.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[2][B]</td>
<td>n906_s125/I0</td>
</tr>
<tr>
<td>23.702</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R44C14[2][B]</td>
<td style=" background: #97FFFF;">n906_s125/F</td>
</tr>
<tr>
<td>23.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C14[3][B]</td>
<td>n906_s86/I1</td>
</tr>
<tr>
<td>24.222</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R44C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s86/F</td>
</tr>
<tr>
<td>24.992</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[0][B]</td>
<td>n773_s160/I0</td>
</tr>
<tr>
<td>25.445</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C13[0][B]</td>
<td style=" background: #97FFFF;">n773_s160/F</td>
</tr>
<tr>
<td>25.880</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C14[3][B]</td>
<td>n773_s153/I2</td>
</tr>
<tr>
<td>26.397</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C14[3][B]</td>
<td style=" background: #97FFFF;">n773_s153/F</td>
</tr>
<tr>
<td>26.794</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[2][B]</td>
<td>n773_s138/I3</td>
</tr>
<tr>
<td>27.311</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R41C14[2][B]</td>
<td style=" background: #97FFFF;">n773_s138/F</td>
</tr>
<tr>
<td>27.833</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14[0][A]</td>
<td>n773_s129/I2</td>
</tr>
<tr>
<td>28.388</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C14[0][A]</td>
<td style=" background: #97FFFF;">n773_s129/F</td>
</tr>
<tr>
<td>28.806</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C13[3][B]</td>
<td>n773_s110/I1</td>
</tr>
<tr>
<td>29.376</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R32C13[3][B]</td>
<td style=" background: #97FFFF;">n773_s110/F</td>
</tr>
<tr>
<td>29.553</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C14[0][A]</td>
<td>n817_s96/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R32C14[0][A]</td>
<td style=" background: #97FFFF;">n817_s96/F</td>
</tr>
<tr>
<td>30.691</td>
<td>0.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C16[0][A]</td>
<td>n773_s102/I2</td>
</tr>
<tr>
<td>31.261</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C16[0][A]</td>
<td style=" background: #97FFFF;">n773_s102/F</td>
</tr>
<tr>
<td>31.262</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16[2][B]</td>
<td>n773_s82/I0</td>
</tr>
<tr>
<td>31.633</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R33C16[2][B]</td>
<td style=" background: #97FFFF;">n773_s82/F</td>
</tr>
<tr>
<td>32.061</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C16[1][B]</td>
<td>n817_s112/I3</td>
</tr>
<tr>
<td>32.616</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C16[1][B]</td>
<td style=" background: #97FFFF;">n817_s112/F</td>
</tr>
<tr>
<td>33.029</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C17[1][B]</td>
<td>n817_s51/I0</td>
</tr>
<tr>
<td>33.482</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C17[1][B]</td>
<td style=" background: #97FFFF;">n817_s51/F</td>
</tr>
<tr>
<td>33.989</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[2][B]</td>
<td>n817_s50/I1</td>
</tr>
<tr>
<td>34.544</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C13[2][B]</td>
<td style=" background: #97FFFF;">n817_s50/F</td>
</tr>
<tr>
<td>34.959</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C13[0][A]</td>
<td>n861_s79/I3</td>
</tr>
<tr>
<td>35.476</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C13[0][A]</td>
<td style=" background: #97FFFF;">n861_s79/F</td>
</tr>
<tr>
<td>36.178</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C12[3][B]</td>
<td>n862_s10/I1</td>
</tr>
<tr>
<td>36.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C12[3][B]</td>
<td style=" background: #97FFFF;">n862_s10/F</td>
</tr>
<tr>
<td>37.355</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[2][B]</td>
<td>n904_s22/I1</td>
</tr>
<tr>
<td>37.808</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C14[2][B]</td>
<td style=" background: #97FFFF;">n904_s22/F</td>
</tr>
<tr>
<td>38.516</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][B]</td>
<td>n916_s115/I3</td>
</tr>
<tr>
<td>38.978</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C13[1][B]</td>
<td style=" background: #97FFFF;">n916_s115/F</td>
</tr>
<tr>
<td>38.978</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[1][B]</td>
<td style=" font-weight:bold;">display_buffer_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[1][B]</td>
<td>display_buffer_3_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C13[1][B]</td>
<td>display_buffer_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.361, 50.377%; route: 15.884, 48.908%; tC2Q: 0.232, 0.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R38C18[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.967</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>n906_s321/I3</td>
</tr>
<tr>
<td>8.420</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C13[0][A]</td>
<td style=" background: #97FFFF;">n906_s321/F</td>
</tr>
<tr>
<td>8.918</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][B]</td>
<td>n906_s268/I3</td>
</tr>
<tr>
<td>9.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C15[3][B]</td>
<td style=" background: #97FFFF;">n906_s268/F</td>
</tr>
<tr>
<td>10.054</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td>n906_s312/I0</td>
</tr>
<tr>
<td>10.425</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td style=" background: #97FFFF;">n906_s312/F</td>
</tr>
<tr>
<td>10.839</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[1][B]</td>
<td>n906_s261/I2</td>
</tr>
<tr>
<td>11.292</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s261/F</td>
</tr>
<tr>
<td>11.305</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[0][B]</td>
<td>n906_s335/I0</td>
</tr>
<tr>
<td>11.860</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C13[0][B]</td>
<td style=" background: #97FFFF;">n906_s335/F</td>
</tr>
<tr>
<td>12.111</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[1][B]</td>
<td>n906_s308/I3</td>
</tr>
<tr>
<td>12.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s308/F</td>
</tr>
<tr>
<td>12.856</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td>n906_s394/I0</td>
</tr>
<tr>
<td>13.411</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s394/F</td>
</tr>
<tr>
<td>14.367</td>
<td>0.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td>n906_s298/I0</td>
</tr>
<tr>
<td>14.922</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">n906_s298/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>n906_s244/I0</td>
</tr>
<tr>
<td>15.794</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C16[2][A]</td>
<td style=" background: #97FFFF;">n906_s244/F</td>
</tr>
<tr>
<td>16.468</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[2][A]</td>
<td>n906_s194/I1</td>
</tr>
<tr>
<td>17.023</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C15[2][A]</td>
<td style=" background: #97FFFF;">n906_s194/F</td>
</tr>
<tr>
<td>17.276</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[0][B]</td>
<td>n906_s148/I3</td>
</tr>
<tr>
<td>17.729</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C17[0][B]</td>
<td style=" background: #97FFFF;">n906_s148/F</td>
</tr>
<tr>
<td>18.229</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C13[2][B]</td>
<td>n906_s104/I0</td>
</tr>
<tr>
<td>18.682</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C13[2][B]</td>
<td style=" background: #97FFFF;">n906_s104/F</td>
</tr>
<tr>
<td>19.141</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[2][A]</td>
<td>n906_s101/I2</td>
</tr>
<tr>
<td>19.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s101/F</td>
</tr>
<tr>
<td>20.089</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[3][A]</td>
<td>n906_s140/I1</td>
</tr>
<tr>
<td>20.606</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C14[3][A]</td>
<td style=" background: #97FFFF;">n906_s140/F</td>
</tr>
<tr>
<td>21.052</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C14[0][A]</td>
<td>n906_s114/I1</td>
</tr>
<tr>
<td>21.607</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R43C14[0][A]</td>
<td style=" background: #97FFFF;">n906_s114/F</td>
</tr>
<tr>
<td>22.305</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C14[3][B]</td>
<td>n906_s91/I2</td>
</tr>
<tr>
<td>22.676</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s91/F</td>
</tr>
<tr>
<td>23.153</td>
<td>0.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[2][B]</td>
<td>n906_s125/I0</td>
</tr>
<tr>
<td>23.702</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R44C14[2][B]</td>
<td style=" background: #97FFFF;">n906_s125/F</td>
</tr>
<tr>
<td>23.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C14[3][B]</td>
<td>n906_s86/I1</td>
</tr>
<tr>
<td>24.222</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R44C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s86/F</td>
</tr>
<tr>
<td>24.992</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[0][B]</td>
<td>n773_s160/I0</td>
</tr>
<tr>
<td>25.445</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C13[0][B]</td>
<td style=" background: #97FFFF;">n773_s160/F</td>
</tr>
<tr>
<td>25.880</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C14[3][B]</td>
<td>n773_s153/I2</td>
</tr>
<tr>
<td>26.397</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C14[3][B]</td>
<td style=" background: #97FFFF;">n773_s153/F</td>
</tr>
<tr>
<td>26.794</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[2][B]</td>
<td>n773_s138/I3</td>
</tr>
<tr>
<td>27.311</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R41C14[2][B]</td>
<td style=" background: #97FFFF;">n773_s138/F</td>
</tr>
<tr>
<td>27.833</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14[0][A]</td>
<td>n773_s129/I2</td>
</tr>
<tr>
<td>28.388</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C14[0][A]</td>
<td style=" background: #97FFFF;">n773_s129/F</td>
</tr>
<tr>
<td>28.806</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C13[3][B]</td>
<td>n773_s110/I1</td>
</tr>
<tr>
<td>29.376</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R32C13[3][B]</td>
<td style=" background: #97FFFF;">n773_s110/F</td>
</tr>
<tr>
<td>29.553</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C14[0][A]</td>
<td>n817_s96/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R32C14[0][A]</td>
<td style=" background: #97FFFF;">n817_s96/F</td>
</tr>
<tr>
<td>30.691</td>
<td>0.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C16[0][A]</td>
<td>n773_s102/I2</td>
</tr>
<tr>
<td>31.261</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C16[0][A]</td>
<td style=" background: #97FFFF;">n773_s102/F</td>
</tr>
<tr>
<td>31.262</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16[2][B]</td>
<td>n773_s82/I0</td>
</tr>
<tr>
<td>31.633</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R33C16[2][B]</td>
<td style=" background: #97FFFF;">n773_s82/F</td>
</tr>
<tr>
<td>32.061</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C16[1][B]</td>
<td>n817_s112/I3</td>
</tr>
<tr>
<td>32.616</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C16[1][B]</td>
<td style=" background: #97FFFF;">n817_s112/F</td>
</tr>
<tr>
<td>33.029</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C17[1][B]</td>
<td>n817_s51/I0</td>
</tr>
<tr>
<td>33.482</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C17[1][B]</td>
<td style=" background: #97FFFF;">n817_s51/F</td>
</tr>
<tr>
<td>33.989</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[2][B]</td>
<td>n817_s50/I1</td>
</tr>
<tr>
<td>34.544</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C13[2][B]</td>
<td style=" background: #97FFFF;">n817_s50/F</td>
</tr>
<tr>
<td>34.959</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C13[0][A]</td>
<td>n861_s79/I3</td>
</tr>
<tr>
<td>35.476</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C13[0][A]</td>
<td style=" background: #97FFFF;">n861_s79/F</td>
</tr>
<tr>
<td>36.178</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C12[3][B]</td>
<td>n862_s10/I1</td>
</tr>
<tr>
<td>36.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C12[3][B]</td>
<td style=" background: #97FFFF;">n862_s10/F</td>
</tr>
<tr>
<td>37.355</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[2][B]</td>
<td>n904_s22/I1</td>
</tr>
<tr>
<td>37.808</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C14[2][B]</td>
<td style=" background: #97FFFF;">n904_s22/F</td>
</tr>
<tr>
<td>38.516</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>n916_s117/I3</td>
</tr>
<tr>
<td>38.978</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">n916_s117/F</td>
</tr>
<tr>
<td>38.978</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" font-weight:bold;">display_buffer_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>display_buffer_1_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>display_buffer_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.361, 50.377%; route: 15.884, 48.908%; tC2Q: 0.232, 0.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R38C18[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.967</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>n906_s321/I3</td>
</tr>
<tr>
<td>8.420</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C13[0][A]</td>
<td style=" background: #97FFFF;">n906_s321/F</td>
</tr>
<tr>
<td>8.918</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][B]</td>
<td>n906_s268/I3</td>
</tr>
<tr>
<td>9.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C15[3][B]</td>
<td style=" background: #97FFFF;">n906_s268/F</td>
</tr>
<tr>
<td>10.054</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td>n906_s312/I0</td>
</tr>
<tr>
<td>10.425</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td style=" background: #97FFFF;">n906_s312/F</td>
</tr>
<tr>
<td>10.839</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[1][B]</td>
<td>n906_s261/I2</td>
</tr>
<tr>
<td>11.292</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s261/F</td>
</tr>
<tr>
<td>11.305</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[0][B]</td>
<td>n906_s335/I0</td>
</tr>
<tr>
<td>11.860</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C13[0][B]</td>
<td style=" background: #97FFFF;">n906_s335/F</td>
</tr>
<tr>
<td>12.111</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[1][B]</td>
<td>n906_s308/I3</td>
</tr>
<tr>
<td>12.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s308/F</td>
</tr>
<tr>
<td>12.856</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td>n906_s394/I0</td>
</tr>
<tr>
<td>13.411</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s394/F</td>
</tr>
<tr>
<td>14.367</td>
<td>0.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td>n906_s298/I0</td>
</tr>
<tr>
<td>14.922</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">n906_s298/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>n906_s244/I0</td>
</tr>
<tr>
<td>15.794</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C16[2][A]</td>
<td style=" background: #97FFFF;">n906_s244/F</td>
</tr>
<tr>
<td>16.468</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[2][A]</td>
<td>n906_s194/I1</td>
</tr>
<tr>
<td>17.023</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C15[2][A]</td>
<td style=" background: #97FFFF;">n906_s194/F</td>
</tr>
<tr>
<td>17.276</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[0][B]</td>
<td>n906_s148/I3</td>
</tr>
<tr>
<td>17.729</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C17[0][B]</td>
<td style=" background: #97FFFF;">n906_s148/F</td>
</tr>
<tr>
<td>18.229</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C13[2][B]</td>
<td>n906_s104/I0</td>
</tr>
<tr>
<td>18.682</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C13[2][B]</td>
<td style=" background: #97FFFF;">n906_s104/F</td>
</tr>
<tr>
<td>19.141</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[2][A]</td>
<td>n906_s101/I2</td>
</tr>
<tr>
<td>19.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s101/F</td>
</tr>
<tr>
<td>20.089</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[3][A]</td>
<td>n906_s140/I1</td>
</tr>
<tr>
<td>20.606</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C14[3][A]</td>
<td style=" background: #97FFFF;">n906_s140/F</td>
</tr>
<tr>
<td>21.052</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C14[0][A]</td>
<td>n906_s114/I1</td>
</tr>
<tr>
<td>21.607</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R43C14[0][A]</td>
<td style=" background: #97FFFF;">n906_s114/F</td>
</tr>
<tr>
<td>22.305</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C14[3][B]</td>
<td>n906_s91/I2</td>
</tr>
<tr>
<td>22.676</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s91/F</td>
</tr>
<tr>
<td>23.153</td>
<td>0.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[2][B]</td>
<td>n906_s125/I0</td>
</tr>
<tr>
<td>23.702</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R44C14[2][B]</td>
<td style=" background: #97FFFF;">n906_s125/F</td>
</tr>
<tr>
<td>23.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C14[3][B]</td>
<td>n906_s86/I1</td>
</tr>
<tr>
<td>24.222</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R44C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s86/F</td>
</tr>
<tr>
<td>24.992</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[0][B]</td>
<td>n773_s160/I0</td>
</tr>
<tr>
<td>25.445</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C13[0][B]</td>
<td style=" background: #97FFFF;">n773_s160/F</td>
</tr>
<tr>
<td>25.880</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C14[3][B]</td>
<td>n773_s153/I2</td>
</tr>
<tr>
<td>26.397</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C14[3][B]</td>
<td style=" background: #97FFFF;">n773_s153/F</td>
</tr>
<tr>
<td>26.794</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[2][B]</td>
<td>n773_s138/I3</td>
</tr>
<tr>
<td>27.311</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R41C14[2][B]</td>
<td style=" background: #97FFFF;">n773_s138/F</td>
</tr>
<tr>
<td>27.833</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14[0][A]</td>
<td>n773_s129/I2</td>
</tr>
<tr>
<td>28.388</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C14[0][A]</td>
<td style=" background: #97FFFF;">n773_s129/F</td>
</tr>
<tr>
<td>28.806</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C13[3][B]</td>
<td>n773_s110/I1</td>
</tr>
<tr>
<td>29.376</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R32C13[3][B]</td>
<td style=" background: #97FFFF;">n773_s110/F</td>
</tr>
<tr>
<td>29.553</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C14[0][A]</td>
<td>n817_s96/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R32C14[0][A]</td>
<td style=" background: #97FFFF;">n817_s96/F</td>
</tr>
<tr>
<td>30.691</td>
<td>0.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C16[0][A]</td>
<td>n773_s102/I2</td>
</tr>
<tr>
<td>31.261</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C16[0][A]</td>
<td style=" background: #97FFFF;">n773_s102/F</td>
</tr>
<tr>
<td>31.262</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16[2][B]</td>
<td>n773_s82/I0</td>
</tr>
<tr>
<td>31.633</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R33C16[2][B]</td>
<td style=" background: #97FFFF;">n773_s82/F</td>
</tr>
<tr>
<td>32.061</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C16[1][B]</td>
<td>n817_s112/I3</td>
</tr>
<tr>
<td>32.616</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C16[1][B]</td>
<td style=" background: #97FFFF;">n817_s112/F</td>
</tr>
<tr>
<td>33.029</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C17[1][B]</td>
<td>n817_s51/I0</td>
</tr>
<tr>
<td>33.482</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C17[1][B]</td>
<td style=" background: #97FFFF;">n817_s51/F</td>
</tr>
<tr>
<td>33.989</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[2][B]</td>
<td>n817_s50/I1</td>
</tr>
<tr>
<td>34.544</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C13[2][B]</td>
<td style=" background: #97FFFF;">n817_s50/F</td>
</tr>
<tr>
<td>34.959</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C13[0][A]</td>
<td>n861_s79/I3</td>
</tr>
<tr>
<td>35.476</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C13[0][A]</td>
<td style=" background: #97FFFF;">n861_s79/F</td>
</tr>
<tr>
<td>36.178</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C12[3][B]</td>
<td>n862_s10/I1</td>
</tr>
<tr>
<td>36.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C12[3][B]</td>
<td style=" background: #97FFFF;">n862_s10/F</td>
</tr>
<tr>
<td>37.118</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[1][A]</td>
<td>n863_s13/I1</td>
</tr>
<tr>
<td>37.673</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C14[1][A]</td>
<td style=" background: #97FFFF;">n863_s13/F</td>
</tr>
<tr>
<td>38.359</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[2][A]</td>
<td>n872_s111/I2</td>
</tr>
<tr>
<td>38.929</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C14[2][A]</td>
<td style=" background: #97FFFF;">n872_s111/F</td>
</tr>
<tr>
<td>38.929</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[2][A]</td>
<td style=" font-weight:bold;">display_buffer_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[2][A]</td>
<td>display_buffer_15_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C14[2][A]</td>
<td>display_buffer_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.571, 51.101%; route: 15.625, 48.184%; tC2Q: 0.232, 0.715%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R38C18[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.967</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>n906_s321/I3</td>
</tr>
<tr>
<td>8.420</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C13[0][A]</td>
<td style=" background: #97FFFF;">n906_s321/F</td>
</tr>
<tr>
<td>8.918</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][B]</td>
<td>n906_s268/I3</td>
</tr>
<tr>
<td>9.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C15[3][B]</td>
<td style=" background: #97FFFF;">n906_s268/F</td>
</tr>
<tr>
<td>10.054</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td>n906_s312/I0</td>
</tr>
<tr>
<td>10.425</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td style=" background: #97FFFF;">n906_s312/F</td>
</tr>
<tr>
<td>10.839</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[1][B]</td>
<td>n906_s261/I2</td>
</tr>
<tr>
<td>11.292</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s261/F</td>
</tr>
<tr>
<td>11.305</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[0][B]</td>
<td>n906_s335/I0</td>
</tr>
<tr>
<td>11.860</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C13[0][B]</td>
<td style=" background: #97FFFF;">n906_s335/F</td>
</tr>
<tr>
<td>12.111</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[1][B]</td>
<td>n906_s308/I3</td>
</tr>
<tr>
<td>12.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s308/F</td>
</tr>
<tr>
<td>12.856</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td>n906_s394/I0</td>
</tr>
<tr>
<td>13.411</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s394/F</td>
</tr>
<tr>
<td>14.367</td>
<td>0.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td>n906_s298/I0</td>
</tr>
<tr>
<td>14.922</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">n906_s298/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>n906_s244/I0</td>
</tr>
<tr>
<td>15.794</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C16[2][A]</td>
<td style=" background: #97FFFF;">n906_s244/F</td>
</tr>
<tr>
<td>16.468</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[2][A]</td>
<td>n906_s194/I1</td>
</tr>
<tr>
<td>17.023</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C15[2][A]</td>
<td style=" background: #97FFFF;">n906_s194/F</td>
</tr>
<tr>
<td>17.276</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[0][B]</td>
<td>n906_s148/I3</td>
</tr>
<tr>
<td>17.729</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C17[0][B]</td>
<td style=" background: #97FFFF;">n906_s148/F</td>
</tr>
<tr>
<td>18.229</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C13[2][B]</td>
<td>n906_s104/I0</td>
</tr>
<tr>
<td>18.682</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C13[2][B]</td>
<td style=" background: #97FFFF;">n906_s104/F</td>
</tr>
<tr>
<td>19.141</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[2][A]</td>
<td>n906_s101/I2</td>
</tr>
<tr>
<td>19.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s101/F</td>
</tr>
<tr>
<td>20.089</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[3][A]</td>
<td>n906_s140/I1</td>
</tr>
<tr>
<td>20.606</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C14[3][A]</td>
<td style=" background: #97FFFF;">n906_s140/F</td>
</tr>
<tr>
<td>21.052</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C14[0][A]</td>
<td>n906_s114/I1</td>
</tr>
<tr>
<td>21.607</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R43C14[0][A]</td>
<td style=" background: #97FFFF;">n906_s114/F</td>
</tr>
<tr>
<td>22.305</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C14[3][B]</td>
<td>n906_s91/I2</td>
</tr>
<tr>
<td>22.676</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s91/F</td>
</tr>
<tr>
<td>23.153</td>
<td>0.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[2][B]</td>
<td>n906_s125/I0</td>
</tr>
<tr>
<td>23.702</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R44C14[2][B]</td>
<td style=" background: #97FFFF;">n906_s125/F</td>
</tr>
<tr>
<td>23.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C14[3][B]</td>
<td>n906_s86/I1</td>
</tr>
<tr>
<td>24.222</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R44C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s86/F</td>
</tr>
<tr>
<td>24.992</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[0][B]</td>
<td>n773_s160/I0</td>
</tr>
<tr>
<td>25.445</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C13[0][B]</td>
<td style=" background: #97FFFF;">n773_s160/F</td>
</tr>
<tr>
<td>26.119</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[0][A]</td>
<td>n773_s158/I3</td>
</tr>
<tr>
<td>26.572</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C12[0][A]</td>
<td style=" background: #97FFFF;">n773_s158/F</td>
</tr>
<tr>
<td>26.727</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[3][B]</td>
<td>n773_s143/I1</td>
</tr>
<tr>
<td>27.180</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C12[3][B]</td>
<td style=" background: #97FFFF;">n773_s143/F</td>
</tr>
<tr>
<td>27.949</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C14[2][B]</td>
<td>n773_s124/I3</td>
</tr>
<tr>
<td>28.402</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C14[2][B]</td>
<td style=" background: #97FFFF;">n773_s124/F</td>
</tr>
<tr>
<td>28.825</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[0][B]</td>
<td>n773_s118/I3</td>
</tr>
<tr>
<td>29.395</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C15[0][B]</td>
<td style=" background: #97FFFF;">n773_s118/F</td>
</tr>
<tr>
<td>29.574</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[0][A]</td>
<td>n773_s120/I2</td>
</tr>
<tr>
<td>30.144</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C16[0][A]</td>
<td style=" background: #97FFFF;">n773_s120/F</td>
</tr>
<tr>
<td>30.316</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>n773_s99/I3</td>
</tr>
<tr>
<td>30.833</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">n773_s99/F</td>
</tr>
<tr>
<td>31.251</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[1][B]</td>
<td>n773_s173/I0</td>
</tr>
<tr>
<td>31.768</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R32C15[1][B]</td>
<td style=" background: #97FFFF;">n773_s173/F</td>
</tr>
<tr>
<td>32.200</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>n773_s65/I1</td>
</tr>
<tr>
<td>32.653</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[2][B]</td>
<td style=" background: #97FFFF;">n773_s65/F</td>
</tr>
<tr>
<td>32.904</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[0][B]</td>
<td>n773_s164/I2</td>
</tr>
<tr>
<td>33.421</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C14[0][B]</td>
<td style=" background: #97FFFF;">n773_s164/F</td>
</tr>
<tr>
<td>34.220</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>n817_s54/I2</td>
</tr>
<tr>
<td>34.737</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">n817_s54/F</td>
</tr>
<tr>
<td>35.536</td>
<td>0.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C15[2][A]</td>
<td>n817_s57/I3</td>
</tr>
<tr>
<td>35.907</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C15[2][A]</td>
<td style=" background: #97FFFF;">n817_s57/F</td>
</tr>
<tr>
<td>36.081</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[2][B]</td>
<td>n817_s47/I3</td>
</tr>
<tr>
<td>36.598</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C14[2][B]</td>
<td style=" background: #97FFFF;">n817_s47/F</td>
</tr>
<tr>
<td>37.563</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[3][A]</td>
<td>n818_s9/I3</td>
</tr>
<tr>
<td>37.934</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C13[3][A]</td>
<td style=" background: #97FFFF;">n818_s9/F</td>
</tr>
<tr>
<td>38.357</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>n828_s113/I1</td>
</tr>
<tr>
<td>38.927</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" background: #97FFFF;">n828_s113/F</td>
</tr>
<tr>
<td>38.927</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" font-weight:bold;">display_buffer_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>display_buffer_21_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>display_buffer_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.043, 49.476%; route: 16.151, 49.809%; tC2Q: 0.232, 0.715%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R38C18[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.967</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>n906_s321/I3</td>
</tr>
<tr>
<td>8.420</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C13[0][A]</td>
<td style=" background: #97FFFF;">n906_s321/F</td>
</tr>
<tr>
<td>8.918</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][B]</td>
<td>n906_s268/I3</td>
</tr>
<tr>
<td>9.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C15[3][B]</td>
<td style=" background: #97FFFF;">n906_s268/F</td>
</tr>
<tr>
<td>10.054</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td>n906_s312/I0</td>
</tr>
<tr>
<td>10.425</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td style=" background: #97FFFF;">n906_s312/F</td>
</tr>
<tr>
<td>10.839</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[1][B]</td>
<td>n906_s261/I2</td>
</tr>
<tr>
<td>11.292</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s261/F</td>
</tr>
<tr>
<td>11.305</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[0][B]</td>
<td>n906_s335/I0</td>
</tr>
<tr>
<td>11.860</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C13[0][B]</td>
<td style=" background: #97FFFF;">n906_s335/F</td>
</tr>
<tr>
<td>12.111</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[1][B]</td>
<td>n906_s308/I3</td>
</tr>
<tr>
<td>12.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s308/F</td>
</tr>
<tr>
<td>12.856</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td>n906_s394/I0</td>
</tr>
<tr>
<td>13.411</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s394/F</td>
</tr>
<tr>
<td>14.367</td>
<td>0.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td>n906_s298/I0</td>
</tr>
<tr>
<td>14.922</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">n906_s298/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>n906_s244/I0</td>
</tr>
<tr>
<td>15.794</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C16[2][A]</td>
<td style=" background: #97FFFF;">n906_s244/F</td>
</tr>
<tr>
<td>16.468</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[2][A]</td>
<td>n906_s194/I1</td>
</tr>
<tr>
<td>17.023</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C15[2][A]</td>
<td style=" background: #97FFFF;">n906_s194/F</td>
</tr>
<tr>
<td>17.276</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[0][B]</td>
<td>n906_s148/I3</td>
</tr>
<tr>
<td>17.729</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C17[0][B]</td>
<td style=" background: #97FFFF;">n906_s148/F</td>
</tr>
<tr>
<td>18.229</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C13[2][B]</td>
<td>n906_s104/I0</td>
</tr>
<tr>
<td>18.682</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C13[2][B]</td>
<td style=" background: #97FFFF;">n906_s104/F</td>
</tr>
<tr>
<td>19.141</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[2][A]</td>
<td>n906_s101/I2</td>
</tr>
<tr>
<td>19.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s101/F</td>
</tr>
<tr>
<td>20.089</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[3][A]</td>
<td>n906_s140/I1</td>
</tr>
<tr>
<td>20.606</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C14[3][A]</td>
<td style=" background: #97FFFF;">n906_s140/F</td>
</tr>
<tr>
<td>21.052</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C14[0][A]</td>
<td>n906_s114/I1</td>
</tr>
<tr>
<td>21.607</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R43C14[0][A]</td>
<td style=" background: #97FFFF;">n906_s114/F</td>
</tr>
<tr>
<td>22.305</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C14[3][B]</td>
<td>n906_s91/I2</td>
</tr>
<tr>
<td>22.676</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s91/F</td>
</tr>
<tr>
<td>23.153</td>
<td>0.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[2][B]</td>
<td>n906_s125/I0</td>
</tr>
<tr>
<td>23.702</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R44C14[2][B]</td>
<td style=" background: #97FFFF;">n906_s125/F</td>
</tr>
<tr>
<td>23.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C14[3][B]</td>
<td>n906_s86/I1</td>
</tr>
<tr>
<td>24.222</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R44C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s86/F</td>
</tr>
<tr>
<td>24.992</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[0][B]</td>
<td>n773_s160/I0</td>
</tr>
<tr>
<td>25.445</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C13[0][B]</td>
<td style=" background: #97FFFF;">n773_s160/F</td>
</tr>
<tr>
<td>26.119</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[0][A]</td>
<td>n773_s158/I3</td>
</tr>
<tr>
<td>26.572</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C12[0][A]</td>
<td style=" background: #97FFFF;">n773_s158/F</td>
</tr>
<tr>
<td>26.727</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[3][B]</td>
<td>n773_s143/I1</td>
</tr>
<tr>
<td>27.180</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C12[3][B]</td>
<td style=" background: #97FFFF;">n773_s143/F</td>
</tr>
<tr>
<td>27.949</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C14[2][B]</td>
<td>n773_s124/I3</td>
</tr>
<tr>
<td>28.402</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C14[2][B]</td>
<td style=" background: #97FFFF;">n773_s124/F</td>
</tr>
<tr>
<td>28.825</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[0][B]</td>
<td>n773_s118/I3</td>
</tr>
<tr>
<td>29.395</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C15[0][B]</td>
<td style=" background: #97FFFF;">n773_s118/F</td>
</tr>
<tr>
<td>29.574</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[0][A]</td>
<td>n773_s120/I2</td>
</tr>
<tr>
<td>30.144</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C16[0][A]</td>
<td style=" background: #97FFFF;">n773_s120/F</td>
</tr>
<tr>
<td>30.316</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>n773_s99/I3</td>
</tr>
<tr>
<td>30.833</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">n773_s99/F</td>
</tr>
<tr>
<td>31.251</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[1][B]</td>
<td>n773_s173/I0</td>
</tr>
<tr>
<td>31.768</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R32C15[1][B]</td>
<td style=" background: #97FFFF;">n773_s173/F</td>
</tr>
<tr>
<td>32.200</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>n773_s65/I1</td>
</tr>
<tr>
<td>32.653</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[2][B]</td>
<td style=" background: #97FFFF;">n773_s65/F</td>
</tr>
<tr>
<td>32.904</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[0][B]</td>
<td>n773_s164/I2</td>
</tr>
<tr>
<td>33.421</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C14[0][B]</td>
<td style=" background: #97FFFF;">n773_s164/F</td>
</tr>
<tr>
<td>34.220</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>n817_s54/I2</td>
</tr>
<tr>
<td>34.737</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">n817_s54/F</td>
</tr>
<tr>
<td>35.536</td>
<td>0.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C15[2][A]</td>
<td>n817_s57/I3</td>
</tr>
<tr>
<td>35.907</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C15[2][A]</td>
<td style=" background: #97FFFF;">n817_s57/F</td>
</tr>
<tr>
<td>36.081</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[2][B]</td>
<td>n817_s47/I3</td>
</tr>
<tr>
<td>36.598</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C14[2][B]</td>
<td style=" background: #97FFFF;">n817_s47/F</td>
</tr>
<tr>
<td>37.563</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[3][A]</td>
<td>n818_s9/I3</td>
</tr>
<tr>
<td>37.934</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C13[3][A]</td>
<td style=" background: #97FFFF;">n818_s9/F</td>
</tr>
<tr>
<td>38.357</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td>n828_s114/I1</td>
</tr>
<tr>
<td>38.927</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td style=" background: #97FFFF;">n828_s114/F</td>
</tr>
<tr>
<td>38.927</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td style=" font-weight:bold;">display_buffer_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td>display_buffer_20_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C13[2][B]</td>
<td>display_buffer_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.043, 49.476%; route: 16.151, 49.809%; tC2Q: 0.232, 0.715%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R38C18[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.967</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>n906_s321/I3</td>
</tr>
<tr>
<td>8.420</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C13[0][A]</td>
<td style=" background: #97FFFF;">n906_s321/F</td>
</tr>
<tr>
<td>8.918</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][B]</td>
<td>n906_s268/I3</td>
</tr>
<tr>
<td>9.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C15[3][B]</td>
<td style=" background: #97FFFF;">n906_s268/F</td>
</tr>
<tr>
<td>10.054</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td>n906_s312/I0</td>
</tr>
<tr>
<td>10.425</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td style=" background: #97FFFF;">n906_s312/F</td>
</tr>
<tr>
<td>10.839</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[1][B]</td>
<td>n906_s261/I2</td>
</tr>
<tr>
<td>11.292</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s261/F</td>
</tr>
<tr>
<td>11.305</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[0][B]</td>
<td>n906_s335/I0</td>
</tr>
<tr>
<td>11.860</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C13[0][B]</td>
<td style=" background: #97FFFF;">n906_s335/F</td>
</tr>
<tr>
<td>12.111</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[1][B]</td>
<td>n906_s308/I3</td>
</tr>
<tr>
<td>12.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s308/F</td>
</tr>
<tr>
<td>12.856</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td>n906_s394/I0</td>
</tr>
<tr>
<td>13.411</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s394/F</td>
</tr>
<tr>
<td>14.367</td>
<td>0.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td>n906_s298/I0</td>
</tr>
<tr>
<td>14.922</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">n906_s298/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>n906_s244/I0</td>
</tr>
<tr>
<td>15.794</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C16[2][A]</td>
<td style=" background: #97FFFF;">n906_s244/F</td>
</tr>
<tr>
<td>16.468</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[2][A]</td>
<td>n906_s194/I1</td>
</tr>
<tr>
<td>17.023</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C15[2][A]</td>
<td style=" background: #97FFFF;">n906_s194/F</td>
</tr>
<tr>
<td>17.276</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[0][B]</td>
<td>n906_s148/I3</td>
</tr>
<tr>
<td>17.729</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C17[0][B]</td>
<td style=" background: #97FFFF;">n906_s148/F</td>
</tr>
<tr>
<td>18.229</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C13[2][B]</td>
<td>n906_s104/I0</td>
</tr>
<tr>
<td>18.682</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C13[2][B]</td>
<td style=" background: #97FFFF;">n906_s104/F</td>
</tr>
<tr>
<td>19.141</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[2][A]</td>
<td>n906_s101/I2</td>
</tr>
<tr>
<td>19.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s101/F</td>
</tr>
<tr>
<td>20.089</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[3][A]</td>
<td>n906_s140/I1</td>
</tr>
<tr>
<td>20.606</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C14[3][A]</td>
<td style=" background: #97FFFF;">n906_s140/F</td>
</tr>
<tr>
<td>21.052</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C14[0][A]</td>
<td>n906_s114/I1</td>
</tr>
<tr>
<td>21.607</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R43C14[0][A]</td>
<td style=" background: #97FFFF;">n906_s114/F</td>
</tr>
<tr>
<td>22.305</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C14[3][B]</td>
<td>n906_s91/I2</td>
</tr>
<tr>
<td>22.676</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s91/F</td>
</tr>
<tr>
<td>23.153</td>
<td>0.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[2][B]</td>
<td>n906_s125/I0</td>
</tr>
<tr>
<td>23.702</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R44C14[2][B]</td>
<td style=" background: #97FFFF;">n906_s125/F</td>
</tr>
<tr>
<td>23.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C14[3][B]</td>
<td>n906_s86/I1</td>
</tr>
<tr>
<td>24.222</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R44C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s86/F</td>
</tr>
<tr>
<td>24.992</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[0][B]</td>
<td>n773_s160/I0</td>
</tr>
<tr>
<td>25.445</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C13[0][B]</td>
<td style=" background: #97FFFF;">n773_s160/F</td>
</tr>
<tr>
<td>26.119</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[0][A]</td>
<td>n773_s158/I3</td>
</tr>
<tr>
<td>26.572</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C12[0][A]</td>
<td style=" background: #97FFFF;">n773_s158/F</td>
</tr>
<tr>
<td>26.727</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[3][B]</td>
<td>n773_s143/I1</td>
</tr>
<tr>
<td>27.180</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C12[3][B]</td>
<td style=" background: #97FFFF;">n773_s143/F</td>
</tr>
<tr>
<td>27.949</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C14[2][B]</td>
<td>n773_s124/I3</td>
</tr>
<tr>
<td>28.402</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C14[2][B]</td>
<td style=" background: #97FFFF;">n773_s124/F</td>
</tr>
<tr>
<td>28.825</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[0][B]</td>
<td>n773_s118/I3</td>
</tr>
<tr>
<td>29.395</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C15[0][B]</td>
<td style=" background: #97FFFF;">n773_s118/F</td>
</tr>
<tr>
<td>29.574</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[0][A]</td>
<td>n773_s120/I2</td>
</tr>
<tr>
<td>30.144</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C16[0][A]</td>
<td style=" background: #97FFFF;">n773_s120/F</td>
</tr>
<tr>
<td>30.316</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>n773_s99/I3</td>
</tr>
<tr>
<td>30.833</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">n773_s99/F</td>
</tr>
<tr>
<td>31.251</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[1][B]</td>
<td>n773_s173/I0</td>
</tr>
<tr>
<td>31.768</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R32C15[1][B]</td>
<td style=" background: #97FFFF;">n773_s173/F</td>
</tr>
<tr>
<td>32.200</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>n773_s65/I1</td>
</tr>
<tr>
<td>32.653</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[2][B]</td>
<td style=" background: #97FFFF;">n773_s65/F</td>
</tr>
<tr>
<td>32.904</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[0][B]</td>
<td>n773_s164/I2</td>
</tr>
<tr>
<td>33.421</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C14[0][B]</td>
<td style=" background: #97FFFF;">n773_s164/F</td>
</tr>
<tr>
<td>34.220</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>n817_s54/I2</td>
</tr>
<tr>
<td>34.737</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">n817_s54/F</td>
</tr>
<tr>
<td>35.536</td>
<td>0.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C15[2][A]</td>
<td>n817_s57/I3</td>
</tr>
<tr>
<td>35.907</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C15[2][A]</td>
<td style=" background: #97FFFF;">n817_s57/F</td>
</tr>
<tr>
<td>36.081</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[2][B]</td>
<td>n817_s47/I3</td>
</tr>
<tr>
<td>36.598</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C14[2][B]</td>
<td style=" background: #97FFFF;">n817_s47/F</td>
</tr>
<tr>
<td>37.563</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[3][B]</td>
<td>n819_s13/I0</td>
</tr>
<tr>
<td>37.934</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C13[3][B]</td>
<td style=" background: #97FFFF;">n819_s13/F</td>
</tr>
<tr>
<td>38.347</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>n828_s116/I2</td>
</tr>
<tr>
<td>38.917</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">n828_s116/F</td>
</tr>
<tr>
<td>38.917</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" font-weight:bold;">display_buffer_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>display_buffer_18_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>display_buffer_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.043, 49.491%; route: 16.141, 49.793%; tC2Q: 0.232, 0.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R38C18[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.967</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>n906_s321/I3</td>
</tr>
<tr>
<td>8.420</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C13[0][A]</td>
<td style=" background: #97FFFF;">n906_s321/F</td>
</tr>
<tr>
<td>8.918</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][B]</td>
<td>n906_s268/I3</td>
</tr>
<tr>
<td>9.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C15[3][B]</td>
<td style=" background: #97FFFF;">n906_s268/F</td>
</tr>
<tr>
<td>10.054</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td>n906_s312/I0</td>
</tr>
<tr>
<td>10.425</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td style=" background: #97FFFF;">n906_s312/F</td>
</tr>
<tr>
<td>10.839</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[1][B]</td>
<td>n906_s261/I2</td>
</tr>
<tr>
<td>11.292</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s261/F</td>
</tr>
<tr>
<td>11.305</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[0][B]</td>
<td>n906_s335/I0</td>
</tr>
<tr>
<td>11.860</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C13[0][B]</td>
<td style=" background: #97FFFF;">n906_s335/F</td>
</tr>
<tr>
<td>12.111</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[1][B]</td>
<td>n906_s308/I3</td>
</tr>
<tr>
<td>12.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s308/F</td>
</tr>
<tr>
<td>12.856</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td>n906_s394/I0</td>
</tr>
<tr>
<td>13.411</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s394/F</td>
</tr>
<tr>
<td>14.367</td>
<td>0.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td>n906_s298/I0</td>
</tr>
<tr>
<td>14.922</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">n906_s298/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>n906_s244/I0</td>
</tr>
<tr>
<td>15.794</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C16[2][A]</td>
<td style=" background: #97FFFF;">n906_s244/F</td>
</tr>
<tr>
<td>16.468</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[2][A]</td>
<td>n906_s194/I1</td>
</tr>
<tr>
<td>17.023</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C15[2][A]</td>
<td style=" background: #97FFFF;">n906_s194/F</td>
</tr>
<tr>
<td>17.276</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[0][B]</td>
<td>n906_s148/I3</td>
</tr>
<tr>
<td>17.729</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C17[0][B]</td>
<td style=" background: #97FFFF;">n906_s148/F</td>
</tr>
<tr>
<td>18.229</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C13[2][B]</td>
<td>n906_s104/I0</td>
</tr>
<tr>
<td>18.682</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C13[2][B]</td>
<td style=" background: #97FFFF;">n906_s104/F</td>
</tr>
<tr>
<td>19.141</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[2][A]</td>
<td>n906_s101/I2</td>
</tr>
<tr>
<td>19.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s101/F</td>
</tr>
<tr>
<td>20.089</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[3][A]</td>
<td>n906_s140/I1</td>
</tr>
<tr>
<td>20.606</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C14[3][A]</td>
<td style=" background: #97FFFF;">n906_s140/F</td>
</tr>
<tr>
<td>21.052</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C14[0][A]</td>
<td>n906_s114/I1</td>
</tr>
<tr>
<td>21.607</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R43C14[0][A]</td>
<td style=" background: #97FFFF;">n906_s114/F</td>
</tr>
<tr>
<td>22.305</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C14[3][B]</td>
<td>n906_s91/I2</td>
</tr>
<tr>
<td>22.676</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s91/F</td>
</tr>
<tr>
<td>23.153</td>
<td>0.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[2][B]</td>
<td>n906_s125/I0</td>
</tr>
<tr>
<td>23.702</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R44C14[2][B]</td>
<td style=" background: #97FFFF;">n906_s125/F</td>
</tr>
<tr>
<td>23.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C14[3][B]</td>
<td>n906_s86/I1</td>
</tr>
<tr>
<td>24.222</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R44C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s86/F</td>
</tr>
<tr>
<td>24.992</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[0][B]</td>
<td>n773_s160/I0</td>
</tr>
<tr>
<td>25.445</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C13[0][B]</td>
<td style=" background: #97FFFF;">n773_s160/F</td>
</tr>
<tr>
<td>26.119</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[0][A]</td>
<td>n773_s158/I3</td>
</tr>
<tr>
<td>26.572</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C12[0][A]</td>
<td style=" background: #97FFFF;">n773_s158/F</td>
</tr>
<tr>
<td>26.727</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[3][B]</td>
<td>n773_s143/I1</td>
</tr>
<tr>
<td>27.180</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C12[3][B]</td>
<td style=" background: #97FFFF;">n773_s143/F</td>
</tr>
<tr>
<td>27.949</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C14[2][B]</td>
<td>n773_s124/I3</td>
</tr>
<tr>
<td>28.402</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C14[2][B]</td>
<td style=" background: #97FFFF;">n773_s124/F</td>
</tr>
<tr>
<td>28.825</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[0][B]</td>
<td>n773_s118/I3</td>
</tr>
<tr>
<td>29.395</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C15[0][B]</td>
<td style=" background: #97FFFF;">n773_s118/F</td>
</tr>
<tr>
<td>29.574</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[0][A]</td>
<td>n773_s120/I2</td>
</tr>
<tr>
<td>30.144</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C16[0][A]</td>
<td style=" background: #97FFFF;">n773_s120/F</td>
</tr>
<tr>
<td>30.316</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>n773_s99/I3</td>
</tr>
<tr>
<td>30.833</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">n773_s99/F</td>
</tr>
<tr>
<td>31.251</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[1][B]</td>
<td>n773_s173/I0</td>
</tr>
<tr>
<td>31.768</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R32C15[1][B]</td>
<td style=" background: #97FFFF;">n773_s173/F</td>
</tr>
<tr>
<td>32.200</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>n773_s65/I1</td>
</tr>
<tr>
<td>32.653</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[2][B]</td>
<td style=" background: #97FFFF;">n773_s65/F</td>
</tr>
<tr>
<td>32.904</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[0][B]</td>
<td>n773_s164/I2</td>
</tr>
<tr>
<td>33.421</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C14[0][B]</td>
<td style=" background: #97FFFF;">n773_s164/F</td>
</tr>
<tr>
<td>34.220</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>n817_s54/I2</td>
</tr>
<tr>
<td>34.737</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">n817_s54/F</td>
</tr>
<tr>
<td>35.536</td>
<td>0.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C15[2][A]</td>
<td>n817_s57/I3</td>
</tr>
<tr>
<td>35.907</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C15[2][A]</td>
<td style=" background: #97FFFF;">n817_s57/F</td>
</tr>
<tr>
<td>36.081</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[2][B]</td>
<td>n817_s47/I3</td>
</tr>
<tr>
<td>36.598</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C14[2][B]</td>
<td style=" background: #97FFFF;">n817_s47/F</td>
</tr>
<tr>
<td>37.535</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[0][B]</td>
<td>n860_s26/I1</td>
</tr>
<tr>
<td>37.906</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C13[0][B]</td>
<td style=" background: #97FFFF;">n860_s26/F</td>
</tr>
<tr>
<td>38.347</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>n872_s113/I3</td>
</tr>
<tr>
<td>38.917</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td style=" background: #97FFFF;">n872_s113/F</td>
</tr>
<tr>
<td>38.917</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td style=" font-weight:bold;">display_buffer_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>display_buffer_13_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>display_buffer_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.043, 49.491%; route: 16.141, 49.793%; tC2Q: 0.232, 0.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R38C18[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.967</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>n906_s321/I3</td>
</tr>
<tr>
<td>8.420</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C13[0][A]</td>
<td style=" background: #97FFFF;">n906_s321/F</td>
</tr>
<tr>
<td>8.918</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][B]</td>
<td>n906_s268/I3</td>
</tr>
<tr>
<td>9.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C15[3][B]</td>
<td style=" background: #97FFFF;">n906_s268/F</td>
</tr>
<tr>
<td>10.054</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td>n906_s312/I0</td>
</tr>
<tr>
<td>10.425</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td style=" background: #97FFFF;">n906_s312/F</td>
</tr>
<tr>
<td>10.839</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[1][B]</td>
<td>n906_s261/I2</td>
</tr>
<tr>
<td>11.292</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s261/F</td>
</tr>
<tr>
<td>11.305</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[0][B]</td>
<td>n906_s335/I0</td>
</tr>
<tr>
<td>11.860</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C13[0][B]</td>
<td style=" background: #97FFFF;">n906_s335/F</td>
</tr>
<tr>
<td>12.111</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[1][B]</td>
<td>n906_s308/I3</td>
</tr>
<tr>
<td>12.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s308/F</td>
</tr>
<tr>
<td>12.856</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td>n906_s394/I0</td>
</tr>
<tr>
<td>13.411</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s394/F</td>
</tr>
<tr>
<td>14.367</td>
<td>0.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td>n906_s298/I0</td>
</tr>
<tr>
<td>14.922</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">n906_s298/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>n906_s244/I0</td>
</tr>
<tr>
<td>15.794</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C16[2][A]</td>
<td style=" background: #97FFFF;">n906_s244/F</td>
</tr>
<tr>
<td>16.468</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[2][A]</td>
<td>n906_s194/I1</td>
</tr>
<tr>
<td>17.023</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C15[2][A]</td>
<td style=" background: #97FFFF;">n906_s194/F</td>
</tr>
<tr>
<td>17.276</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[0][B]</td>
<td>n906_s148/I3</td>
</tr>
<tr>
<td>17.729</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C17[0][B]</td>
<td style=" background: #97FFFF;">n906_s148/F</td>
</tr>
<tr>
<td>18.229</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C13[2][B]</td>
<td>n906_s104/I0</td>
</tr>
<tr>
<td>18.682</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C13[2][B]</td>
<td style=" background: #97FFFF;">n906_s104/F</td>
</tr>
<tr>
<td>19.141</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[2][A]</td>
<td>n906_s101/I2</td>
</tr>
<tr>
<td>19.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s101/F</td>
</tr>
<tr>
<td>20.089</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[3][A]</td>
<td>n906_s140/I1</td>
</tr>
<tr>
<td>20.606</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C14[3][A]</td>
<td style=" background: #97FFFF;">n906_s140/F</td>
</tr>
<tr>
<td>21.052</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C14[0][A]</td>
<td>n906_s114/I1</td>
</tr>
<tr>
<td>21.607</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R43C14[0][A]</td>
<td style=" background: #97FFFF;">n906_s114/F</td>
</tr>
<tr>
<td>22.305</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C14[3][B]</td>
<td>n906_s91/I2</td>
</tr>
<tr>
<td>22.676</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s91/F</td>
</tr>
<tr>
<td>23.153</td>
<td>0.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[2][B]</td>
<td>n906_s125/I0</td>
</tr>
<tr>
<td>23.702</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R44C14[2][B]</td>
<td style=" background: #97FFFF;">n906_s125/F</td>
</tr>
<tr>
<td>23.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C14[3][B]</td>
<td>n906_s86/I1</td>
</tr>
<tr>
<td>24.222</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R44C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s86/F</td>
</tr>
<tr>
<td>24.992</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[0][B]</td>
<td>n773_s160/I0</td>
</tr>
<tr>
<td>25.445</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C13[0][B]</td>
<td style=" background: #97FFFF;">n773_s160/F</td>
</tr>
<tr>
<td>26.119</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[0][A]</td>
<td>n773_s158/I3</td>
</tr>
<tr>
<td>26.572</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C12[0][A]</td>
<td style=" background: #97FFFF;">n773_s158/F</td>
</tr>
<tr>
<td>26.727</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[3][B]</td>
<td>n773_s143/I1</td>
</tr>
<tr>
<td>27.180</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C12[3][B]</td>
<td style=" background: #97FFFF;">n773_s143/F</td>
</tr>
<tr>
<td>27.949</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C14[2][B]</td>
<td>n773_s124/I3</td>
</tr>
<tr>
<td>28.402</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C14[2][B]</td>
<td style=" background: #97FFFF;">n773_s124/F</td>
</tr>
<tr>
<td>28.825</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[0][B]</td>
<td>n773_s118/I3</td>
</tr>
<tr>
<td>29.395</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C15[0][B]</td>
<td style=" background: #97FFFF;">n773_s118/F</td>
</tr>
<tr>
<td>29.574</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[0][A]</td>
<td>n773_s120/I2</td>
</tr>
<tr>
<td>30.144</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C16[0][A]</td>
<td style=" background: #97FFFF;">n773_s120/F</td>
</tr>
<tr>
<td>30.316</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>n773_s99/I3</td>
</tr>
<tr>
<td>30.833</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">n773_s99/F</td>
</tr>
<tr>
<td>31.251</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[1][B]</td>
<td>n773_s173/I0</td>
</tr>
<tr>
<td>31.768</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R32C15[1][B]</td>
<td style=" background: #97FFFF;">n773_s173/F</td>
</tr>
<tr>
<td>32.200</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>n773_s65/I1</td>
</tr>
<tr>
<td>32.653</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[2][B]</td>
<td style=" background: #97FFFF;">n773_s65/F</td>
</tr>
<tr>
<td>32.904</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[0][B]</td>
<td>n773_s164/I2</td>
</tr>
<tr>
<td>33.421</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C14[0][B]</td>
<td style=" background: #97FFFF;">n773_s164/F</td>
</tr>
<tr>
<td>34.220</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>n817_s54/I2</td>
</tr>
<tr>
<td>34.737</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">n817_s54/F</td>
</tr>
<tr>
<td>35.536</td>
<td>0.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C15[2][A]</td>
<td>n817_s57/I3</td>
</tr>
<tr>
<td>35.907</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C15[2][A]</td>
<td style=" background: #97FFFF;">n817_s57/F</td>
</tr>
<tr>
<td>36.081</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[2][B]</td>
<td>n817_s47/I3</td>
</tr>
<tr>
<td>36.598</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C14[2][B]</td>
<td style=" background: #97FFFF;">n817_s47/F</td>
</tr>
<tr>
<td>37.535</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[0][B]</td>
<td>n860_s26/I1</td>
</tr>
<tr>
<td>37.906</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C13[0][B]</td>
<td style=" background: #97FFFF;">n860_s26/F</td>
</tr>
<tr>
<td>38.347</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>n872_s117/I3</td>
</tr>
<tr>
<td>38.917</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td style=" background: #97FFFF;">n872_s117/F</td>
</tr>
<tr>
<td>38.917</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td style=" font-weight:bold;">display_buffer_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>display_buffer_9_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>display_buffer_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.043, 49.491%; route: 16.141, 49.793%; tC2Q: 0.232, 0.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R38C18[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.967</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>n906_s321/I3</td>
</tr>
<tr>
<td>8.420</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C13[0][A]</td>
<td style=" background: #97FFFF;">n906_s321/F</td>
</tr>
<tr>
<td>8.918</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][B]</td>
<td>n906_s268/I3</td>
</tr>
<tr>
<td>9.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C15[3][B]</td>
<td style=" background: #97FFFF;">n906_s268/F</td>
</tr>
<tr>
<td>10.054</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td>n906_s312/I0</td>
</tr>
<tr>
<td>10.425</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td style=" background: #97FFFF;">n906_s312/F</td>
</tr>
<tr>
<td>10.839</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[1][B]</td>
<td>n906_s261/I2</td>
</tr>
<tr>
<td>11.292</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s261/F</td>
</tr>
<tr>
<td>11.305</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[0][B]</td>
<td>n906_s335/I0</td>
</tr>
<tr>
<td>11.860</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C13[0][B]</td>
<td style=" background: #97FFFF;">n906_s335/F</td>
</tr>
<tr>
<td>12.111</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[1][B]</td>
<td>n906_s308/I3</td>
</tr>
<tr>
<td>12.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s308/F</td>
</tr>
<tr>
<td>12.856</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td>n906_s394/I0</td>
</tr>
<tr>
<td>13.411</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s394/F</td>
</tr>
<tr>
<td>14.367</td>
<td>0.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td>n906_s298/I0</td>
</tr>
<tr>
<td>14.922</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">n906_s298/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>n906_s244/I0</td>
</tr>
<tr>
<td>15.794</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C16[2][A]</td>
<td style=" background: #97FFFF;">n906_s244/F</td>
</tr>
<tr>
<td>16.468</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[2][A]</td>
<td>n906_s194/I1</td>
</tr>
<tr>
<td>17.023</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C15[2][A]</td>
<td style=" background: #97FFFF;">n906_s194/F</td>
</tr>
<tr>
<td>17.276</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[0][B]</td>
<td>n906_s148/I3</td>
</tr>
<tr>
<td>17.729</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C17[0][B]</td>
<td style=" background: #97FFFF;">n906_s148/F</td>
</tr>
<tr>
<td>18.229</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C13[2][B]</td>
<td>n906_s104/I0</td>
</tr>
<tr>
<td>18.682</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C13[2][B]</td>
<td style=" background: #97FFFF;">n906_s104/F</td>
</tr>
<tr>
<td>19.141</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[2][A]</td>
<td>n906_s101/I2</td>
</tr>
<tr>
<td>19.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s101/F</td>
</tr>
<tr>
<td>20.089</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[3][A]</td>
<td>n906_s140/I1</td>
</tr>
<tr>
<td>20.606</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C14[3][A]</td>
<td style=" background: #97FFFF;">n906_s140/F</td>
</tr>
<tr>
<td>21.052</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C14[0][A]</td>
<td>n906_s114/I1</td>
</tr>
<tr>
<td>21.607</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R43C14[0][A]</td>
<td style=" background: #97FFFF;">n906_s114/F</td>
</tr>
<tr>
<td>22.305</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C14[3][B]</td>
<td>n906_s91/I2</td>
</tr>
<tr>
<td>22.676</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s91/F</td>
</tr>
<tr>
<td>23.153</td>
<td>0.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[2][B]</td>
<td>n906_s125/I0</td>
</tr>
<tr>
<td>23.702</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R44C14[2][B]</td>
<td style=" background: #97FFFF;">n906_s125/F</td>
</tr>
<tr>
<td>23.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C14[3][B]</td>
<td>n906_s86/I1</td>
</tr>
<tr>
<td>24.222</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R44C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s86/F</td>
</tr>
<tr>
<td>24.992</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[0][B]</td>
<td>n773_s160/I0</td>
</tr>
<tr>
<td>25.445</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C13[0][B]</td>
<td style=" background: #97FFFF;">n773_s160/F</td>
</tr>
<tr>
<td>26.119</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[0][A]</td>
<td>n773_s158/I3</td>
</tr>
<tr>
<td>26.572</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C12[0][A]</td>
<td style=" background: #97FFFF;">n773_s158/F</td>
</tr>
<tr>
<td>26.727</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[3][B]</td>
<td>n773_s143/I1</td>
</tr>
<tr>
<td>27.180</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C12[3][B]</td>
<td style=" background: #97FFFF;">n773_s143/F</td>
</tr>
<tr>
<td>27.949</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C14[2][B]</td>
<td>n773_s124/I3</td>
</tr>
<tr>
<td>28.402</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R34C14[2][B]</td>
<td style=" background: #97FFFF;">n773_s124/F</td>
</tr>
<tr>
<td>28.825</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[0][B]</td>
<td>n773_s118/I3</td>
</tr>
<tr>
<td>29.395</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C15[0][B]</td>
<td style=" background: #97FFFF;">n773_s118/F</td>
</tr>
<tr>
<td>29.574</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[0][A]</td>
<td>n773_s120/I2</td>
</tr>
<tr>
<td>30.144</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C16[0][A]</td>
<td style=" background: #97FFFF;">n773_s120/F</td>
</tr>
<tr>
<td>30.316</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C16[3][A]</td>
<td>n773_s99/I3</td>
</tr>
<tr>
<td>30.833</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C16[3][A]</td>
<td style=" background: #97FFFF;">n773_s99/F</td>
</tr>
<tr>
<td>31.251</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[1][B]</td>
<td>n773_s173/I0</td>
</tr>
<tr>
<td>31.768</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R32C15[1][B]</td>
<td style=" background: #97FFFF;">n773_s173/F</td>
</tr>
<tr>
<td>32.200</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>n773_s65/I1</td>
</tr>
<tr>
<td>32.653</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C16[2][B]</td>
<td style=" background: #97FFFF;">n773_s65/F</td>
</tr>
<tr>
<td>32.904</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[0][B]</td>
<td>n773_s164/I2</td>
</tr>
<tr>
<td>33.421</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C14[0][B]</td>
<td style=" background: #97FFFF;">n773_s164/F</td>
</tr>
<tr>
<td>34.220</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[3][A]</td>
<td>n817_s54/I2</td>
</tr>
<tr>
<td>34.737</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C14[3][A]</td>
<td style=" background: #97FFFF;">n817_s54/F</td>
</tr>
<tr>
<td>35.536</td>
<td>0.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C15[2][A]</td>
<td>n817_s57/I3</td>
</tr>
<tr>
<td>35.907</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C15[2][A]</td>
<td style=" background: #97FFFF;">n817_s57/F</td>
</tr>
<tr>
<td>36.081</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[2][B]</td>
<td>n817_s47/I3</td>
</tr>
<tr>
<td>36.598</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C14[2][B]</td>
<td style=" background: #97FFFF;">n817_s47/F</td>
</tr>
<tr>
<td>37.563</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[3][A]</td>
<td>n818_s9/I3</td>
</tr>
<tr>
<td>37.934</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C13[3][A]</td>
<td style=" background: #97FFFF;">n818_s9/F</td>
</tr>
<tr>
<td>38.342</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td>n828_s117/I1</td>
</tr>
<tr>
<td>38.912</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td style=" background: #97FFFF;">n828_s117/F</td>
</tr>
<tr>
<td>38.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td style=" font-weight:bold;">display_buffer_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td>display_buffer_17_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C13[2][A]</td>
<td>display_buffer_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.043, 49.500%; route: 16.135, 49.785%; tC2Q: 0.232, 0.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R38C18[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.967</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>n906_s321/I3</td>
</tr>
<tr>
<td>8.420</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C13[0][A]</td>
<td style=" background: #97FFFF;">n906_s321/F</td>
</tr>
<tr>
<td>8.918</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][B]</td>
<td>n906_s268/I3</td>
</tr>
<tr>
<td>9.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C15[3][B]</td>
<td style=" background: #97FFFF;">n906_s268/F</td>
</tr>
<tr>
<td>10.054</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td>n906_s312/I0</td>
</tr>
<tr>
<td>10.425</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td style=" background: #97FFFF;">n906_s312/F</td>
</tr>
<tr>
<td>10.839</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[1][B]</td>
<td>n906_s261/I2</td>
</tr>
<tr>
<td>11.292</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s261/F</td>
</tr>
<tr>
<td>11.305</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[0][B]</td>
<td>n906_s335/I0</td>
</tr>
<tr>
<td>11.860</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C13[0][B]</td>
<td style=" background: #97FFFF;">n906_s335/F</td>
</tr>
<tr>
<td>12.111</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[1][B]</td>
<td>n906_s308/I3</td>
</tr>
<tr>
<td>12.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s308/F</td>
</tr>
<tr>
<td>12.856</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td>n906_s394/I0</td>
</tr>
<tr>
<td>13.411</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s394/F</td>
</tr>
<tr>
<td>14.367</td>
<td>0.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td>n906_s298/I0</td>
</tr>
<tr>
<td>14.922</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">n906_s298/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>n906_s244/I0</td>
</tr>
<tr>
<td>15.794</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C16[2][A]</td>
<td style=" background: #97FFFF;">n906_s244/F</td>
</tr>
<tr>
<td>16.468</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[2][A]</td>
<td>n906_s194/I1</td>
</tr>
<tr>
<td>17.023</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C15[2][A]</td>
<td style=" background: #97FFFF;">n906_s194/F</td>
</tr>
<tr>
<td>17.276</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[0][B]</td>
<td>n906_s148/I3</td>
</tr>
<tr>
<td>17.729</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C17[0][B]</td>
<td style=" background: #97FFFF;">n906_s148/F</td>
</tr>
<tr>
<td>18.229</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C13[2][B]</td>
<td>n906_s104/I0</td>
</tr>
<tr>
<td>18.682</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C13[2][B]</td>
<td style=" background: #97FFFF;">n906_s104/F</td>
</tr>
<tr>
<td>19.141</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[2][A]</td>
<td>n906_s101/I2</td>
</tr>
<tr>
<td>19.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s101/F</td>
</tr>
<tr>
<td>20.089</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[3][A]</td>
<td>n906_s140/I1</td>
</tr>
<tr>
<td>20.606</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C14[3][A]</td>
<td style=" background: #97FFFF;">n906_s140/F</td>
</tr>
<tr>
<td>21.052</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C14[0][A]</td>
<td>n906_s114/I1</td>
</tr>
<tr>
<td>21.607</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R43C14[0][A]</td>
<td style=" background: #97FFFF;">n906_s114/F</td>
</tr>
<tr>
<td>22.305</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C14[3][B]</td>
<td>n906_s91/I2</td>
</tr>
<tr>
<td>22.676</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s91/F</td>
</tr>
<tr>
<td>23.153</td>
<td>0.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[2][B]</td>
<td>n906_s125/I0</td>
</tr>
<tr>
<td>23.702</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R44C14[2][B]</td>
<td style=" background: #97FFFF;">n906_s125/F</td>
</tr>
<tr>
<td>23.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C14[3][B]</td>
<td>n906_s86/I1</td>
</tr>
<tr>
<td>24.222</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R44C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s86/F</td>
</tr>
<tr>
<td>24.992</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[0][B]</td>
<td>n773_s160/I0</td>
</tr>
<tr>
<td>25.445</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C13[0][B]</td>
<td style=" background: #97FFFF;">n773_s160/F</td>
</tr>
<tr>
<td>25.880</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C14[3][B]</td>
<td>n773_s153/I2</td>
</tr>
<tr>
<td>26.397</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C14[3][B]</td>
<td style=" background: #97FFFF;">n773_s153/F</td>
</tr>
<tr>
<td>26.794</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[2][B]</td>
<td>n773_s138/I3</td>
</tr>
<tr>
<td>27.311</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R41C14[2][B]</td>
<td style=" background: #97FFFF;">n773_s138/F</td>
</tr>
<tr>
<td>27.833</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14[0][A]</td>
<td>n773_s129/I2</td>
</tr>
<tr>
<td>28.388</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C14[0][A]</td>
<td style=" background: #97FFFF;">n773_s129/F</td>
</tr>
<tr>
<td>28.806</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C13[3][B]</td>
<td>n773_s110/I1</td>
</tr>
<tr>
<td>29.376</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R32C13[3][B]</td>
<td style=" background: #97FFFF;">n773_s110/F</td>
</tr>
<tr>
<td>29.553</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C14[0][A]</td>
<td>n817_s96/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R32C14[0][A]</td>
<td style=" background: #97FFFF;">n817_s96/F</td>
</tr>
<tr>
<td>30.691</td>
<td>0.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C16[0][A]</td>
<td>n773_s102/I2</td>
</tr>
<tr>
<td>31.261</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C16[0][A]</td>
<td style=" background: #97FFFF;">n773_s102/F</td>
</tr>
<tr>
<td>31.262</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16[2][B]</td>
<td>n773_s82/I0</td>
</tr>
<tr>
<td>31.633</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R33C16[2][B]</td>
<td style=" background: #97FFFF;">n773_s82/F</td>
</tr>
<tr>
<td>32.061</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C16[1][B]</td>
<td>n817_s112/I3</td>
</tr>
<tr>
<td>32.616</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C16[1][B]</td>
<td style=" background: #97FFFF;">n817_s112/F</td>
</tr>
<tr>
<td>33.029</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C17[1][B]</td>
<td>n817_s51/I0</td>
</tr>
<tr>
<td>33.482</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C17[1][B]</td>
<td style=" background: #97FFFF;">n817_s51/F</td>
</tr>
<tr>
<td>33.989</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[2][B]</td>
<td>n817_s50/I1</td>
</tr>
<tr>
<td>34.544</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C13[2][B]</td>
<td style=" background: #97FFFF;">n817_s50/F</td>
</tr>
<tr>
<td>34.959</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C13[0][A]</td>
<td>n861_s79/I3</td>
</tr>
<tr>
<td>35.476</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C13[0][A]</td>
<td style=" background: #97FFFF;">n861_s79/F</td>
</tr>
<tr>
<td>36.178</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C12[3][B]</td>
<td>n862_s10/I1</td>
</tr>
<tr>
<td>36.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C12[3][B]</td>
<td style=" background: #97FFFF;">n862_s10/F</td>
</tr>
<tr>
<td>37.118</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td>n862_s9/I0</td>
</tr>
<tr>
<td>37.673</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C14[0][B]</td>
<td style=" background: #97FFFF;">n862_s9/F</td>
</tr>
<tr>
<td>38.303</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[2][B]</td>
<td>n872_s115/I1</td>
</tr>
<tr>
<td>38.852</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C13[2][B]</td>
<td style=" background: #97FFFF;">n872_s115/F</td>
</tr>
<tr>
<td>38.852</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[2][B]</td>
<td style=" font-weight:bold;">display_buffer_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[2][B]</td>
<td>display_buffer_11_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C13[2][B]</td>
<td>display_buffer_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.550, 51.157%; route: 15.569, 48.126%; tC2Q: 0.232, 0.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R38C18[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.967</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>n906_s321/I3</td>
</tr>
<tr>
<td>8.420</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C13[0][A]</td>
<td style=" background: #97FFFF;">n906_s321/F</td>
</tr>
<tr>
<td>8.918</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][B]</td>
<td>n906_s268/I3</td>
</tr>
<tr>
<td>9.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C15[3][B]</td>
<td style=" background: #97FFFF;">n906_s268/F</td>
</tr>
<tr>
<td>10.054</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td>n906_s312/I0</td>
</tr>
<tr>
<td>10.425</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td style=" background: #97FFFF;">n906_s312/F</td>
</tr>
<tr>
<td>10.839</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[1][B]</td>
<td>n906_s261/I2</td>
</tr>
<tr>
<td>11.292</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s261/F</td>
</tr>
<tr>
<td>11.305</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[0][B]</td>
<td>n906_s335/I0</td>
</tr>
<tr>
<td>11.860</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C13[0][B]</td>
<td style=" background: #97FFFF;">n906_s335/F</td>
</tr>
<tr>
<td>12.111</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[1][B]</td>
<td>n906_s308/I3</td>
</tr>
<tr>
<td>12.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s308/F</td>
</tr>
<tr>
<td>12.856</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td>n906_s394/I0</td>
</tr>
<tr>
<td>13.411</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s394/F</td>
</tr>
<tr>
<td>14.367</td>
<td>0.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td>n906_s298/I0</td>
</tr>
<tr>
<td>14.922</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">n906_s298/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>n906_s244/I0</td>
</tr>
<tr>
<td>15.794</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C16[2][A]</td>
<td style=" background: #97FFFF;">n906_s244/F</td>
</tr>
<tr>
<td>16.468</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[2][A]</td>
<td>n906_s194/I1</td>
</tr>
<tr>
<td>17.023</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C15[2][A]</td>
<td style=" background: #97FFFF;">n906_s194/F</td>
</tr>
<tr>
<td>17.276</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[0][B]</td>
<td>n906_s148/I3</td>
</tr>
<tr>
<td>17.729</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C17[0][B]</td>
<td style=" background: #97FFFF;">n906_s148/F</td>
</tr>
<tr>
<td>18.229</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C13[2][B]</td>
<td>n906_s104/I0</td>
</tr>
<tr>
<td>18.682</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C13[2][B]</td>
<td style=" background: #97FFFF;">n906_s104/F</td>
</tr>
<tr>
<td>19.141</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[2][A]</td>
<td>n906_s101/I2</td>
</tr>
<tr>
<td>19.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s101/F</td>
</tr>
<tr>
<td>20.089</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[3][A]</td>
<td>n906_s140/I1</td>
</tr>
<tr>
<td>20.606</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C14[3][A]</td>
<td style=" background: #97FFFF;">n906_s140/F</td>
</tr>
<tr>
<td>21.052</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C14[0][A]</td>
<td>n906_s114/I1</td>
</tr>
<tr>
<td>21.607</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R43C14[0][A]</td>
<td style=" background: #97FFFF;">n906_s114/F</td>
</tr>
<tr>
<td>22.305</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C14[3][B]</td>
<td>n906_s91/I2</td>
</tr>
<tr>
<td>22.676</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s91/F</td>
</tr>
<tr>
<td>23.153</td>
<td>0.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[2][B]</td>
<td>n906_s125/I0</td>
</tr>
<tr>
<td>23.702</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R44C14[2][B]</td>
<td style=" background: #97FFFF;">n906_s125/F</td>
</tr>
<tr>
<td>23.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C14[3][B]</td>
<td>n906_s86/I1</td>
</tr>
<tr>
<td>24.222</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R44C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s86/F</td>
</tr>
<tr>
<td>24.992</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[0][B]</td>
<td>n773_s160/I0</td>
</tr>
<tr>
<td>25.445</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C13[0][B]</td>
<td style=" background: #97FFFF;">n773_s160/F</td>
</tr>
<tr>
<td>25.880</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C14[3][B]</td>
<td>n773_s153/I2</td>
</tr>
<tr>
<td>26.397</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C14[3][B]</td>
<td style=" background: #97FFFF;">n773_s153/F</td>
</tr>
<tr>
<td>26.794</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[2][B]</td>
<td>n773_s138/I3</td>
</tr>
<tr>
<td>27.311</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R41C14[2][B]</td>
<td style=" background: #97FFFF;">n773_s138/F</td>
</tr>
<tr>
<td>27.833</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14[0][A]</td>
<td>n773_s129/I2</td>
</tr>
<tr>
<td>28.388</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C14[0][A]</td>
<td style=" background: #97FFFF;">n773_s129/F</td>
</tr>
<tr>
<td>28.806</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C13[3][B]</td>
<td>n773_s110/I1</td>
</tr>
<tr>
<td>29.376</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R32C13[3][B]</td>
<td style=" background: #97FFFF;">n773_s110/F</td>
</tr>
<tr>
<td>29.553</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C14[0][A]</td>
<td>n817_s96/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R32C14[0][A]</td>
<td style=" background: #97FFFF;">n817_s96/F</td>
</tr>
<tr>
<td>30.691</td>
<td>0.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C16[0][A]</td>
<td>n773_s102/I2</td>
</tr>
<tr>
<td>31.261</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C16[0][A]</td>
<td style=" background: #97FFFF;">n773_s102/F</td>
</tr>
<tr>
<td>31.262</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16[2][B]</td>
<td>n773_s82/I0</td>
</tr>
<tr>
<td>31.633</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R33C16[2][B]</td>
<td style=" background: #97FFFF;">n773_s82/F</td>
</tr>
<tr>
<td>32.061</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C16[1][B]</td>
<td>n817_s112/I3</td>
</tr>
<tr>
<td>32.616</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C16[1][B]</td>
<td style=" background: #97FFFF;">n817_s112/F</td>
</tr>
<tr>
<td>33.029</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C17[1][B]</td>
<td>n817_s51/I0</td>
</tr>
<tr>
<td>33.482</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C17[1][B]</td>
<td style=" background: #97FFFF;">n817_s51/F</td>
</tr>
<tr>
<td>33.989</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[2][B]</td>
<td>n817_s50/I1</td>
</tr>
<tr>
<td>34.544</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C13[2][B]</td>
<td style=" background: #97FFFF;">n817_s50/F</td>
</tr>
<tr>
<td>34.959</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C13[0][A]</td>
<td>n861_s79/I3</td>
</tr>
<tr>
<td>35.476</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C13[0][A]</td>
<td style=" background: #97FFFF;">n861_s79/F</td>
</tr>
<tr>
<td>36.178</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C12[3][B]</td>
<td>n862_s10/I1</td>
</tr>
<tr>
<td>36.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C12[3][B]</td>
<td style=" background: #97FFFF;">n862_s10/F</td>
</tr>
<tr>
<td>37.118</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td>n862_s9/I0</td>
</tr>
<tr>
<td>37.673</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R24C14[0][B]</td>
<td style=" background: #97FFFF;">n862_s9/F</td>
</tr>
<tr>
<td>38.303</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[2][A]</td>
<td>n872_s116/I1</td>
</tr>
<tr>
<td>38.852</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C13[2][A]</td>
<td style=" background: #97FFFF;">n872_s116/F</td>
</tr>
<tr>
<td>38.852</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[2][A]</td>
<td style=" font-weight:bold;">display_buffer_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[2][A]</td>
<td>display_buffer_10_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C13[2][A]</td>
<td>display_buffer_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.550, 51.157%; route: 15.569, 48.126%; tC2Q: 0.232, 0.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R38C18[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.967</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>n906_s321/I3</td>
</tr>
<tr>
<td>8.420</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C13[0][A]</td>
<td style=" background: #97FFFF;">n906_s321/F</td>
</tr>
<tr>
<td>8.918</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][B]</td>
<td>n906_s268/I3</td>
</tr>
<tr>
<td>9.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C15[3][B]</td>
<td style=" background: #97FFFF;">n906_s268/F</td>
</tr>
<tr>
<td>10.054</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td>n906_s312/I0</td>
</tr>
<tr>
<td>10.425</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td style=" background: #97FFFF;">n906_s312/F</td>
</tr>
<tr>
<td>10.839</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[1][B]</td>
<td>n906_s261/I2</td>
</tr>
<tr>
<td>11.292</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s261/F</td>
</tr>
<tr>
<td>11.305</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[0][B]</td>
<td>n906_s335/I0</td>
</tr>
<tr>
<td>11.860</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C13[0][B]</td>
<td style=" background: #97FFFF;">n906_s335/F</td>
</tr>
<tr>
<td>12.111</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[1][B]</td>
<td>n906_s308/I3</td>
</tr>
<tr>
<td>12.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s308/F</td>
</tr>
<tr>
<td>12.856</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td>n906_s394/I0</td>
</tr>
<tr>
<td>13.411</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s394/F</td>
</tr>
<tr>
<td>14.367</td>
<td>0.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td>n906_s298/I0</td>
</tr>
<tr>
<td>14.922</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">n906_s298/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>n906_s244/I0</td>
</tr>
<tr>
<td>15.794</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C16[2][A]</td>
<td style=" background: #97FFFF;">n906_s244/F</td>
</tr>
<tr>
<td>16.468</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[2][A]</td>
<td>n906_s194/I1</td>
</tr>
<tr>
<td>17.023</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C15[2][A]</td>
<td style=" background: #97FFFF;">n906_s194/F</td>
</tr>
<tr>
<td>17.276</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[0][B]</td>
<td>n906_s148/I3</td>
</tr>
<tr>
<td>17.729</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C17[0][B]</td>
<td style=" background: #97FFFF;">n906_s148/F</td>
</tr>
<tr>
<td>18.229</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C13[2][B]</td>
<td>n906_s104/I0</td>
</tr>
<tr>
<td>18.682</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C13[2][B]</td>
<td style=" background: #97FFFF;">n906_s104/F</td>
</tr>
<tr>
<td>19.141</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[2][A]</td>
<td>n906_s101/I2</td>
</tr>
<tr>
<td>19.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s101/F</td>
</tr>
<tr>
<td>20.089</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[3][A]</td>
<td>n906_s140/I1</td>
</tr>
<tr>
<td>20.606</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C14[3][A]</td>
<td style=" background: #97FFFF;">n906_s140/F</td>
</tr>
<tr>
<td>21.052</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C14[0][A]</td>
<td>n906_s114/I1</td>
</tr>
<tr>
<td>21.607</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R43C14[0][A]</td>
<td style=" background: #97FFFF;">n906_s114/F</td>
</tr>
<tr>
<td>22.305</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C14[3][B]</td>
<td>n906_s91/I2</td>
</tr>
<tr>
<td>22.676</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s91/F</td>
</tr>
<tr>
<td>23.153</td>
<td>0.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[2][B]</td>
<td>n906_s125/I0</td>
</tr>
<tr>
<td>23.702</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R44C14[2][B]</td>
<td style=" background: #97FFFF;">n906_s125/F</td>
</tr>
<tr>
<td>23.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C14[3][B]</td>
<td>n906_s86/I1</td>
</tr>
<tr>
<td>24.222</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R44C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s86/F</td>
</tr>
<tr>
<td>24.992</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[0][B]</td>
<td>n773_s160/I0</td>
</tr>
<tr>
<td>25.445</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C13[0][B]</td>
<td style=" background: #97FFFF;">n773_s160/F</td>
</tr>
<tr>
<td>25.880</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C14[3][B]</td>
<td>n773_s153/I2</td>
</tr>
<tr>
<td>26.397</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C14[3][B]</td>
<td style=" background: #97FFFF;">n773_s153/F</td>
</tr>
<tr>
<td>26.794</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[2][B]</td>
<td>n773_s138/I3</td>
</tr>
<tr>
<td>27.311</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R41C14[2][B]</td>
<td style=" background: #97FFFF;">n773_s138/F</td>
</tr>
<tr>
<td>27.833</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14[0][A]</td>
<td>n773_s129/I2</td>
</tr>
<tr>
<td>28.388</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C14[0][A]</td>
<td style=" background: #97FFFF;">n773_s129/F</td>
</tr>
<tr>
<td>28.806</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C13[3][B]</td>
<td>n773_s110/I1</td>
</tr>
<tr>
<td>29.376</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R32C13[3][B]</td>
<td style=" background: #97FFFF;">n773_s110/F</td>
</tr>
<tr>
<td>29.553</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C14[0][A]</td>
<td>n817_s96/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R32C14[0][A]</td>
<td style=" background: #97FFFF;">n817_s96/F</td>
</tr>
<tr>
<td>30.691</td>
<td>0.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C16[0][A]</td>
<td>n773_s102/I2</td>
</tr>
<tr>
<td>31.261</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C16[0][A]</td>
<td style=" background: #97FFFF;">n773_s102/F</td>
</tr>
<tr>
<td>31.262</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16[2][B]</td>
<td>n773_s82/I0</td>
</tr>
<tr>
<td>31.633</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R33C16[2][B]</td>
<td style=" background: #97FFFF;">n773_s82/F</td>
</tr>
<tr>
<td>32.061</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C16[1][B]</td>
<td>n817_s112/I3</td>
</tr>
<tr>
<td>32.616</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C16[1][B]</td>
<td style=" background: #97FFFF;">n817_s112/F</td>
</tr>
<tr>
<td>33.029</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C17[1][B]</td>
<td>n817_s51/I0</td>
</tr>
<tr>
<td>33.482</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C17[1][B]</td>
<td style=" background: #97FFFF;">n817_s51/F</td>
</tr>
<tr>
<td>33.989</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[2][B]</td>
<td>n817_s50/I1</td>
</tr>
<tr>
<td>34.544</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C13[2][B]</td>
<td style=" background: #97FFFF;">n817_s50/F</td>
</tr>
<tr>
<td>34.959</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C13[0][A]</td>
<td>n861_s79/I3</td>
</tr>
<tr>
<td>35.476</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C13[0][A]</td>
<td style=" background: #97FFFF;">n861_s79/F</td>
</tr>
<tr>
<td>36.178</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C12[3][B]</td>
<td>n862_s10/I1</td>
</tr>
<tr>
<td>36.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C12[3][B]</td>
<td style=" background: #97FFFF;">n862_s10/F</td>
</tr>
<tr>
<td>37.355</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[2][B]</td>
<td>n904_s22/I1</td>
</tr>
<tr>
<td>37.808</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C14[2][B]</td>
<td style=" background: #97FFFF;">n904_s22/F</td>
</tr>
<tr>
<td>38.006</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][B]</td>
<td>n916_s113/I3</td>
</tr>
<tr>
<td>38.555</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C14[1][B]</td>
<td style=" background: #97FFFF;">n916_s113/F</td>
</tr>
<tr>
<td>38.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[1][B]</td>
<td style=" font-weight:bold;">display_buffer_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[1][B]</td>
<td>display_buffer_5_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C14[1][B]</td>
<td>display_buffer_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.448, 51.314%; route: 15.374, 47.962%; tC2Q: 0.232, 0.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R38C18[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.967</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>n906_s321/I3</td>
</tr>
<tr>
<td>8.420</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C13[0][A]</td>
<td style=" background: #97FFFF;">n906_s321/F</td>
</tr>
<tr>
<td>8.918</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][B]</td>
<td>n906_s268/I3</td>
</tr>
<tr>
<td>9.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C15[3][B]</td>
<td style=" background: #97FFFF;">n906_s268/F</td>
</tr>
<tr>
<td>10.054</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td>n906_s312/I0</td>
</tr>
<tr>
<td>10.425</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td style=" background: #97FFFF;">n906_s312/F</td>
</tr>
<tr>
<td>10.839</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[1][B]</td>
<td>n906_s261/I2</td>
</tr>
<tr>
<td>11.292</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s261/F</td>
</tr>
<tr>
<td>11.305</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[0][B]</td>
<td>n906_s335/I0</td>
</tr>
<tr>
<td>11.860</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C13[0][B]</td>
<td style=" background: #97FFFF;">n906_s335/F</td>
</tr>
<tr>
<td>12.111</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[1][B]</td>
<td>n906_s308/I3</td>
</tr>
<tr>
<td>12.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s308/F</td>
</tr>
<tr>
<td>12.856</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td>n906_s394/I0</td>
</tr>
<tr>
<td>13.411</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s394/F</td>
</tr>
<tr>
<td>14.367</td>
<td>0.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td>n906_s298/I0</td>
</tr>
<tr>
<td>14.922</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">n906_s298/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>n906_s244/I0</td>
</tr>
<tr>
<td>15.794</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C16[2][A]</td>
<td style=" background: #97FFFF;">n906_s244/F</td>
</tr>
<tr>
<td>16.468</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[2][A]</td>
<td>n906_s194/I1</td>
</tr>
<tr>
<td>17.023</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C15[2][A]</td>
<td style=" background: #97FFFF;">n906_s194/F</td>
</tr>
<tr>
<td>17.276</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[0][B]</td>
<td>n906_s148/I3</td>
</tr>
<tr>
<td>17.729</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C17[0][B]</td>
<td style=" background: #97FFFF;">n906_s148/F</td>
</tr>
<tr>
<td>18.229</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C13[2][B]</td>
<td>n906_s104/I0</td>
</tr>
<tr>
<td>18.682</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C13[2][B]</td>
<td style=" background: #97FFFF;">n906_s104/F</td>
</tr>
<tr>
<td>19.141</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[0][B]</td>
<td>n906_s102/I2</td>
</tr>
<tr>
<td>19.594</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C13[0][B]</td>
<td style=" background: #97FFFF;">n906_s102/F</td>
</tr>
<tr>
<td>20.103</td>
<td>0.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[0][B]</td>
<td>n906_s134/I0</td>
</tr>
<tr>
<td>20.658</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C14[0][B]</td>
<td style=" background: #97FFFF;">n906_s134/F</td>
</tr>
<tr>
<td>21.354</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C14[3][B]</td>
<td>n906_s97/I2</td>
</tr>
<tr>
<td>21.903</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s97/F</td>
</tr>
<tr>
<td>22.051</td>
<td>0.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C14[3][A]</td>
<td>n906_s67/I2</td>
</tr>
<tr>
<td>22.504</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R43C14[3][A]</td>
<td style=" background: #97FFFF;">n906_s67/F</td>
</tr>
<tr>
<td>23.197</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[3][A]</td>
<td>n906_s396/I0</td>
</tr>
<tr>
<td>23.746</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R34C13[3][A]</td>
<td style=" background: #97FFFF;">n906_s396/F</td>
</tr>
<tr>
<td>23.751</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C13[0][A]</td>
<td>n906_s62/I1</td>
</tr>
<tr>
<td>24.204</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C13[0][A]</td>
<td style=" background: #97FFFF;">n906_s62/F</td>
</tr>
<tr>
<td>25.108</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[1][A]</td>
<td>n906_s372/I0</td>
</tr>
<tr>
<td>25.663</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C14[1][A]</td>
<td style=" background: #97FFFF;">n906_s372/F</td>
</tr>
<tr>
<td>26.324</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[3][B]</td>
<td>n906_s34/I3</td>
</tr>
<tr>
<td>26.777</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R32C15[3][B]</td>
<td style=" background: #97FFFF;">n906_s34/F</td>
</tr>
<tr>
<td>27.442</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][A]</td>
<td>n906_s51/I0</td>
</tr>
<tr>
<td>27.959</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C17[0][A]</td>
<td style=" background: #97FFFF;">n906_s51/F</td>
</tr>
<tr>
<td>28.371</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C15[0][B]</td>
<td>n817_s102/I1</td>
</tr>
<tr>
<td>28.824</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C15[0][B]</td>
<td style=" background: #97FFFF;">n817_s102/F</td>
</tr>
<tr>
<td>29.324</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[1][A]</td>
<td>n817_s105/I3</td>
</tr>
<tr>
<td>29.786</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C15[1][A]</td>
<td style=" background: #97FFFF;">n817_s105/F</td>
</tr>
<tr>
<td>29.787</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[1][B]</td>
<td>n817_s93/I3</td>
</tr>
<tr>
<td>30.158</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R25C15[1][B]</td>
<td style=" background: #97FFFF;">n817_s93/F</td>
</tr>
<tr>
<td>31.132</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C12[3][A]</td>
<td>n817_s75/I0</td>
</tr>
<tr>
<td>31.702</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C12[3][A]</td>
<td style=" background: #97FFFF;">n817_s75/F</td>
</tr>
<tr>
<td>31.706</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C12[3][B]</td>
<td>n817_s58/I1</td>
</tr>
<tr>
<td>32.159</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C12[3][B]</td>
<td style=" background: #97FFFF;">n817_s58/F</td>
</tr>
<tr>
<td>32.683</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C14[3][A]</td>
<td>n861_s61/I3</td>
</tr>
<tr>
<td>33.238</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C14[3][A]</td>
<td style=" background: #97FFFF;">n861_s61/F</td>
</tr>
<tr>
<td>33.651</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[0][B]</td>
<td>n861_s49/I0</td>
</tr>
<tr>
<td>34.022</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C13[0][B]</td>
<td style=" background: #97FFFF;">n861_s49/F</td>
</tr>
<tr>
<td>34.715</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C11[1][B]</td>
<td>n861_s63/I0</td>
</tr>
<tr>
<td>35.270</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C11[1][B]</td>
<td style=" background: #97FFFF;">n861_s63/F</td>
</tr>
<tr>
<td>35.526</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[3][A]</td>
<td>n905_s48/I1</td>
</tr>
<tr>
<td>36.096</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C13[3][A]</td>
<td style=" background: #97FFFF;">n905_s48/F</td>
</tr>
<tr>
<td>36.275</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[1][B]</td>
<td>n905_s45/I0</td>
</tr>
<tr>
<td>36.824</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C14[1][B]</td>
<td style=" background: #97FFFF;">n905_s45/F</td>
</tr>
<tr>
<td>36.998</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13[3][B]</td>
<td>n907_s13/I3</td>
</tr>
<tr>
<td>37.553</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R24C13[3][B]</td>
<td style=" background: #97FFFF;">n907_s13/F</td>
</tr>
<tr>
<td>37.985</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td>n916_s114/I2</td>
</tr>
<tr>
<td>38.555</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td style=" background: #97FFFF;">n916_s114/F</td>
</tr>
<tr>
<td>38.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td style=" font-weight:bold;">display_buffer_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td>display_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C14[2][B]</td>
<td>display_buffer_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.286, 50.809%; route: 15.535, 48.467%; tC2Q: 0.232, 0.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R38C18[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.967</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>n906_s321/I3</td>
</tr>
<tr>
<td>8.420</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C13[0][A]</td>
<td style=" background: #97FFFF;">n906_s321/F</td>
</tr>
<tr>
<td>8.918</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][B]</td>
<td>n906_s268/I3</td>
</tr>
<tr>
<td>9.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C15[3][B]</td>
<td style=" background: #97FFFF;">n906_s268/F</td>
</tr>
<tr>
<td>10.054</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td>n906_s312/I0</td>
</tr>
<tr>
<td>10.425</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td style=" background: #97FFFF;">n906_s312/F</td>
</tr>
<tr>
<td>10.839</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[1][B]</td>
<td>n906_s261/I2</td>
</tr>
<tr>
<td>11.292</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s261/F</td>
</tr>
<tr>
<td>11.305</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[0][B]</td>
<td>n906_s335/I0</td>
</tr>
<tr>
<td>11.860</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C13[0][B]</td>
<td style=" background: #97FFFF;">n906_s335/F</td>
</tr>
<tr>
<td>12.111</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[1][B]</td>
<td>n906_s308/I3</td>
</tr>
<tr>
<td>12.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s308/F</td>
</tr>
<tr>
<td>12.856</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td>n906_s394/I0</td>
</tr>
<tr>
<td>13.411</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s394/F</td>
</tr>
<tr>
<td>14.367</td>
<td>0.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td>n906_s298/I0</td>
</tr>
<tr>
<td>14.922</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">n906_s298/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>n906_s244/I0</td>
</tr>
<tr>
<td>15.794</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C16[2][A]</td>
<td style=" background: #97FFFF;">n906_s244/F</td>
</tr>
<tr>
<td>16.468</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[2][A]</td>
<td>n906_s194/I1</td>
</tr>
<tr>
<td>17.023</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C15[2][A]</td>
<td style=" background: #97FFFF;">n906_s194/F</td>
</tr>
<tr>
<td>17.276</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[0][B]</td>
<td>n906_s148/I3</td>
</tr>
<tr>
<td>17.729</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C17[0][B]</td>
<td style=" background: #97FFFF;">n906_s148/F</td>
</tr>
<tr>
<td>18.229</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C13[2][B]</td>
<td>n906_s104/I0</td>
</tr>
<tr>
<td>18.682</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C13[2][B]</td>
<td style=" background: #97FFFF;">n906_s104/F</td>
</tr>
<tr>
<td>19.141</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[0][B]</td>
<td>n906_s102/I2</td>
</tr>
<tr>
<td>19.594</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C13[0][B]</td>
<td style=" background: #97FFFF;">n906_s102/F</td>
</tr>
<tr>
<td>20.103</td>
<td>0.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[0][B]</td>
<td>n906_s134/I0</td>
</tr>
<tr>
<td>20.658</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C14[0][B]</td>
<td style=" background: #97FFFF;">n906_s134/F</td>
</tr>
<tr>
<td>21.354</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C14[3][B]</td>
<td>n906_s97/I2</td>
</tr>
<tr>
<td>21.903</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s97/F</td>
</tr>
<tr>
<td>22.051</td>
<td>0.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C14[3][A]</td>
<td>n906_s67/I2</td>
</tr>
<tr>
<td>22.504</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R43C14[3][A]</td>
<td style=" background: #97FFFF;">n906_s67/F</td>
</tr>
<tr>
<td>23.197</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[3][A]</td>
<td>n906_s396/I0</td>
</tr>
<tr>
<td>23.746</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R34C13[3][A]</td>
<td style=" background: #97FFFF;">n906_s396/F</td>
</tr>
<tr>
<td>23.751</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C13[0][A]</td>
<td>n906_s62/I1</td>
</tr>
<tr>
<td>24.204</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C13[0][A]</td>
<td style=" background: #97FFFF;">n906_s62/F</td>
</tr>
<tr>
<td>25.108</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[1][A]</td>
<td>n906_s372/I0</td>
</tr>
<tr>
<td>25.663</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C14[1][A]</td>
<td style=" background: #97FFFF;">n906_s372/F</td>
</tr>
<tr>
<td>26.324</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[3][B]</td>
<td>n906_s34/I3</td>
</tr>
<tr>
<td>26.777</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R32C15[3][B]</td>
<td style=" background: #97FFFF;">n906_s34/F</td>
</tr>
<tr>
<td>27.442</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][A]</td>
<td>n906_s51/I0</td>
</tr>
<tr>
<td>27.959</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C17[0][A]</td>
<td style=" background: #97FFFF;">n906_s51/F</td>
</tr>
<tr>
<td>28.371</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C15[0][B]</td>
<td>n817_s102/I1</td>
</tr>
<tr>
<td>28.824</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C15[0][B]</td>
<td style=" background: #97FFFF;">n817_s102/F</td>
</tr>
<tr>
<td>29.324</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[1][A]</td>
<td>n817_s105/I3</td>
</tr>
<tr>
<td>29.786</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C15[1][A]</td>
<td style=" background: #97FFFF;">n817_s105/F</td>
</tr>
<tr>
<td>29.787</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[1][B]</td>
<td>n817_s93/I3</td>
</tr>
<tr>
<td>30.158</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R25C15[1][B]</td>
<td style=" background: #97FFFF;">n817_s93/F</td>
</tr>
<tr>
<td>31.132</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C12[3][A]</td>
<td>n817_s75/I0</td>
</tr>
<tr>
<td>31.702</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C12[3][A]</td>
<td style=" background: #97FFFF;">n817_s75/F</td>
</tr>
<tr>
<td>31.706</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C12[3][B]</td>
<td>n817_s58/I1</td>
</tr>
<tr>
<td>32.159</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C12[3][B]</td>
<td style=" background: #97FFFF;">n817_s58/F</td>
</tr>
<tr>
<td>32.683</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C14[3][A]</td>
<td>n861_s61/I3</td>
</tr>
<tr>
<td>33.238</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C14[3][A]</td>
<td style=" background: #97FFFF;">n861_s61/F</td>
</tr>
<tr>
<td>33.651</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[0][B]</td>
<td>n861_s49/I0</td>
</tr>
<tr>
<td>34.022</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C13[0][B]</td>
<td style=" background: #97FFFF;">n861_s49/F</td>
</tr>
<tr>
<td>34.715</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C11[1][B]</td>
<td>n861_s63/I0</td>
</tr>
<tr>
<td>35.270</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C11[1][B]</td>
<td style=" background: #97FFFF;">n861_s63/F</td>
</tr>
<tr>
<td>35.526</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[3][A]</td>
<td>n905_s48/I1</td>
</tr>
<tr>
<td>36.096</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C13[3][A]</td>
<td style=" background: #97FFFF;">n905_s48/F</td>
</tr>
<tr>
<td>36.275</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[1][B]</td>
<td>n905_s45/I0</td>
</tr>
<tr>
<td>36.824</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C14[1][B]</td>
<td style=" background: #97FFFF;">n905_s45/F</td>
</tr>
<tr>
<td>36.998</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13[3][B]</td>
<td>n907_s13/I3</td>
</tr>
<tr>
<td>37.553</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R24C13[3][B]</td>
<td style=" background: #97FFFF;">n907_s13/F</td>
</tr>
<tr>
<td>37.985</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[2][A]</td>
<td>n916_s116/I2</td>
</tr>
<tr>
<td>38.555</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C14[2][A]</td>
<td style=" background: #97FFFF;">n916_s116/F</td>
</tr>
<tr>
<td>38.555</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[2][A]</td>
<td style=" font-weight:bold;">display_buffer_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[2][A]</td>
<td>display_buffer_2_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C14[2][A]</td>
<td>display_buffer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.286, 50.809%; route: 15.535, 48.467%; tC2Q: 0.232, 0.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R38C18[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.967</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>n906_s321/I3</td>
</tr>
<tr>
<td>8.420</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C13[0][A]</td>
<td style=" background: #97FFFF;">n906_s321/F</td>
</tr>
<tr>
<td>8.918</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][B]</td>
<td>n906_s268/I3</td>
</tr>
<tr>
<td>9.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C15[3][B]</td>
<td style=" background: #97FFFF;">n906_s268/F</td>
</tr>
<tr>
<td>10.054</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td>n906_s312/I0</td>
</tr>
<tr>
<td>10.425</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td style=" background: #97FFFF;">n906_s312/F</td>
</tr>
<tr>
<td>10.839</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[1][B]</td>
<td>n906_s261/I2</td>
</tr>
<tr>
<td>11.292</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s261/F</td>
</tr>
<tr>
<td>11.305</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[0][B]</td>
<td>n906_s335/I0</td>
</tr>
<tr>
<td>11.860</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C13[0][B]</td>
<td style=" background: #97FFFF;">n906_s335/F</td>
</tr>
<tr>
<td>12.111</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[1][B]</td>
<td>n906_s308/I3</td>
</tr>
<tr>
<td>12.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s308/F</td>
</tr>
<tr>
<td>12.856</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td>n906_s394/I0</td>
</tr>
<tr>
<td>13.411</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s394/F</td>
</tr>
<tr>
<td>14.367</td>
<td>0.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td>n906_s298/I0</td>
</tr>
<tr>
<td>14.922</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">n906_s298/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>n906_s244/I0</td>
</tr>
<tr>
<td>15.794</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C16[2][A]</td>
<td style=" background: #97FFFF;">n906_s244/F</td>
</tr>
<tr>
<td>16.468</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[2][A]</td>
<td>n906_s194/I1</td>
</tr>
<tr>
<td>17.023</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C15[2][A]</td>
<td style=" background: #97FFFF;">n906_s194/F</td>
</tr>
<tr>
<td>17.276</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[0][B]</td>
<td>n906_s148/I3</td>
</tr>
<tr>
<td>17.729</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C17[0][B]</td>
<td style=" background: #97FFFF;">n906_s148/F</td>
</tr>
<tr>
<td>18.229</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C13[2][B]</td>
<td>n906_s104/I0</td>
</tr>
<tr>
<td>18.682</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C13[2][B]</td>
<td style=" background: #97FFFF;">n906_s104/F</td>
</tr>
<tr>
<td>19.141</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[2][A]</td>
<td>n906_s101/I2</td>
</tr>
<tr>
<td>19.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s101/F</td>
</tr>
<tr>
<td>20.089</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[3][A]</td>
<td>n906_s140/I1</td>
</tr>
<tr>
<td>20.606</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C14[3][A]</td>
<td style=" background: #97FFFF;">n906_s140/F</td>
</tr>
<tr>
<td>21.052</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C14[0][A]</td>
<td>n906_s114/I1</td>
</tr>
<tr>
<td>21.607</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R43C14[0][A]</td>
<td style=" background: #97FFFF;">n906_s114/F</td>
</tr>
<tr>
<td>22.305</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C14[3][B]</td>
<td>n906_s91/I2</td>
</tr>
<tr>
<td>22.676</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s91/F</td>
</tr>
<tr>
<td>23.153</td>
<td>0.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[2][B]</td>
<td>n906_s125/I0</td>
</tr>
<tr>
<td>23.702</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R44C14[2][B]</td>
<td style=" background: #97FFFF;">n906_s125/F</td>
</tr>
<tr>
<td>23.705</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C14[3][B]</td>
<td>n906_s86/I1</td>
</tr>
<tr>
<td>24.222</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R44C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s86/F</td>
</tr>
<tr>
<td>24.992</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[0][B]</td>
<td>n773_s160/I0</td>
</tr>
<tr>
<td>25.445</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R41C13[0][B]</td>
<td style=" background: #97FFFF;">n773_s160/F</td>
</tr>
<tr>
<td>25.880</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C14[3][B]</td>
<td>n773_s153/I2</td>
</tr>
<tr>
<td>26.397</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C14[3][B]</td>
<td style=" background: #97FFFF;">n773_s153/F</td>
</tr>
<tr>
<td>26.794</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[2][B]</td>
<td>n773_s138/I3</td>
</tr>
<tr>
<td>27.311</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R41C14[2][B]</td>
<td style=" background: #97FFFF;">n773_s138/F</td>
</tr>
<tr>
<td>27.833</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14[0][A]</td>
<td>n773_s129/I2</td>
</tr>
<tr>
<td>28.388</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C14[0][A]</td>
<td style=" background: #97FFFF;">n773_s129/F</td>
</tr>
<tr>
<td>28.806</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C13[3][B]</td>
<td>n773_s110/I1</td>
</tr>
<tr>
<td>29.376</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R32C13[3][B]</td>
<td style=" background: #97FFFF;">n773_s110/F</td>
</tr>
<tr>
<td>29.553</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C14[0][A]</td>
<td>n817_s96/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R32C14[0][A]</td>
<td style=" background: #97FFFF;">n817_s96/F</td>
</tr>
<tr>
<td>30.691</td>
<td>0.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C16[0][A]</td>
<td>n773_s102/I2</td>
</tr>
<tr>
<td>31.261</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C16[0][A]</td>
<td style=" background: #97FFFF;">n773_s102/F</td>
</tr>
<tr>
<td>31.262</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16[2][B]</td>
<td>n773_s82/I0</td>
</tr>
<tr>
<td>31.633</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R33C16[2][B]</td>
<td style=" background: #97FFFF;">n773_s82/F</td>
</tr>
<tr>
<td>32.061</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C16[1][B]</td>
<td>n817_s112/I3</td>
</tr>
<tr>
<td>32.616</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C16[1][B]</td>
<td style=" background: #97FFFF;">n817_s112/F</td>
</tr>
<tr>
<td>33.029</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C17[1][B]</td>
<td>n817_s51/I0</td>
</tr>
<tr>
<td>33.482</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R31C17[1][B]</td>
<td style=" background: #97FFFF;">n817_s51/F</td>
</tr>
<tr>
<td>33.989</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[2][B]</td>
<td>n817_s50/I1</td>
</tr>
<tr>
<td>34.544</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C13[2][B]</td>
<td style=" background: #97FFFF;">n817_s50/F</td>
</tr>
<tr>
<td>34.959</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C13[0][A]</td>
<td>n861_s79/I3</td>
</tr>
<tr>
<td>35.476</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C13[0][A]</td>
<td style=" background: #97FFFF;">n861_s79/F</td>
</tr>
<tr>
<td>36.178</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C12[3][B]</td>
<td>n862_s10/I1</td>
</tr>
<tr>
<td>36.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C12[3][B]</td>
<td style=" background: #97FFFF;">n862_s10/F</td>
</tr>
<tr>
<td>37.355</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[2][B]</td>
<td>n904_s22/I1</td>
</tr>
<tr>
<td>37.808</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C14[2][B]</td>
<td style=" background: #97FFFF;">n904_s22/F</td>
</tr>
<tr>
<td>37.997</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[0][B]</td>
<td>n916_s112/I3</td>
</tr>
<tr>
<td>38.546</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C13[0][B]</td>
<td style=" background: #97FFFF;">n916_s112/F</td>
</tr>
<tr>
<td>38.546</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13[0][B]</td>
<td style=" font-weight:bold;">display_buffer_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13[0][B]</td>
<td>display_buffer_6_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C13[0][B]</td>
<td>display_buffer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.448, 51.329%; route: 15.364, 47.947%; tC2Q: 0.232, 0.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-21.975</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R38C18[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.967</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>n906_s321/I3</td>
</tr>
<tr>
<td>8.420</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C13[0][A]</td>
<td style=" background: #97FFFF;">n906_s321/F</td>
</tr>
<tr>
<td>8.918</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][B]</td>
<td>n906_s268/I3</td>
</tr>
<tr>
<td>9.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C15[3][B]</td>
<td style=" background: #97FFFF;">n906_s268/F</td>
</tr>
<tr>
<td>10.054</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td>n906_s312/I0</td>
</tr>
<tr>
<td>10.425</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td style=" background: #97FFFF;">n906_s312/F</td>
</tr>
<tr>
<td>10.839</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[1][B]</td>
<td>n906_s261/I2</td>
</tr>
<tr>
<td>11.292</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s261/F</td>
</tr>
<tr>
<td>11.305</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[0][B]</td>
<td>n906_s335/I0</td>
</tr>
<tr>
<td>11.860</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C13[0][B]</td>
<td style=" background: #97FFFF;">n906_s335/F</td>
</tr>
<tr>
<td>12.111</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[1][B]</td>
<td>n906_s308/I3</td>
</tr>
<tr>
<td>12.681</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s308/F</td>
</tr>
<tr>
<td>12.856</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td>n906_s394/I0</td>
</tr>
<tr>
<td>13.411</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">n906_s394/F</td>
</tr>
<tr>
<td>14.367</td>
<td>0.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td>n906_s298/I0</td>
</tr>
<tr>
<td>14.922</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">n906_s298/F</td>
</tr>
<tr>
<td>15.423</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>n906_s244/I0</td>
</tr>
<tr>
<td>15.794</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C16[2][A]</td>
<td style=" background: #97FFFF;">n906_s244/F</td>
</tr>
<tr>
<td>16.468</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[2][A]</td>
<td>n906_s194/I1</td>
</tr>
<tr>
<td>17.023</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C15[2][A]</td>
<td style=" background: #97FFFF;">n906_s194/F</td>
</tr>
<tr>
<td>17.276</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[0][B]</td>
<td>n906_s148/I3</td>
</tr>
<tr>
<td>17.729</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C17[0][B]</td>
<td style=" background: #97FFFF;">n906_s148/F</td>
</tr>
<tr>
<td>18.229</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C13[2][B]</td>
<td>n906_s104/I0</td>
</tr>
<tr>
<td>18.682</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R42C13[2][B]</td>
<td style=" background: #97FFFF;">n906_s104/F</td>
</tr>
<tr>
<td>19.141</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[0][B]</td>
<td>n906_s102/I2</td>
</tr>
<tr>
<td>19.594</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C13[0][B]</td>
<td style=" background: #97FFFF;">n906_s102/F</td>
</tr>
<tr>
<td>20.103</td>
<td>0.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[0][B]</td>
<td>n906_s134/I0</td>
</tr>
<tr>
<td>20.658</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C14[0][B]</td>
<td style=" background: #97FFFF;">n906_s134/F</td>
</tr>
<tr>
<td>21.354</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C14[3][B]</td>
<td>n906_s97/I2</td>
</tr>
<tr>
<td>21.903</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C14[3][B]</td>
<td style=" background: #97FFFF;">n906_s97/F</td>
</tr>
<tr>
<td>22.051</td>
<td>0.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C14[3][A]</td>
<td>n906_s67/I2</td>
</tr>
<tr>
<td>22.504</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R43C14[3][A]</td>
<td style=" background: #97FFFF;">n906_s67/F</td>
</tr>
<tr>
<td>23.197</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C13[3][A]</td>
<td>n906_s396/I0</td>
</tr>
<tr>
<td>23.746</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R34C13[3][A]</td>
<td style=" background: #97FFFF;">n906_s396/F</td>
</tr>
<tr>
<td>23.751</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C13[0][A]</td>
<td>n906_s62/I1</td>
</tr>
<tr>
<td>24.204</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C13[0][A]</td>
<td style=" background: #97FFFF;">n906_s62/F</td>
</tr>
<tr>
<td>25.108</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[1][A]</td>
<td>n906_s372/I0</td>
</tr>
<tr>
<td>25.663</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C14[1][A]</td>
<td style=" background: #97FFFF;">n906_s372/F</td>
</tr>
<tr>
<td>26.324</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[3][B]</td>
<td>n906_s34/I3</td>
</tr>
<tr>
<td>26.777</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R32C15[3][B]</td>
<td style=" background: #97FFFF;">n906_s34/F</td>
</tr>
<tr>
<td>27.442</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][A]</td>
<td>n906_s51/I0</td>
</tr>
<tr>
<td>27.959</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C17[0][A]</td>
<td style=" background: #97FFFF;">n906_s51/F</td>
</tr>
<tr>
<td>28.371</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C15[0][B]</td>
<td>n817_s102/I1</td>
</tr>
<tr>
<td>28.824</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C15[0][B]</td>
<td style=" background: #97FFFF;">n817_s102/F</td>
</tr>
<tr>
<td>29.324</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[1][A]</td>
<td>n817_s105/I3</td>
</tr>
<tr>
<td>29.786</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C15[1][A]</td>
<td style=" background: #97FFFF;">n817_s105/F</td>
</tr>
<tr>
<td>29.787</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[1][B]</td>
<td>n817_s93/I3</td>
</tr>
<tr>
<td>30.158</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R25C15[1][B]</td>
<td style=" background: #97FFFF;">n817_s93/F</td>
</tr>
<tr>
<td>31.132</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C12[3][A]</td>
<td>n817_s75/I0</td>
</tr>
<tr>
<td>31.702</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C12[3][A]</td>
<td style=" background: #97FFFF;">n817_s75/F</td>
</tr>
<tr>
<td>31.706</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C12[3][B]</td>
<td>n817_s58/I1</td>
</tr>
<tr>
<td>32.159</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R30C12[3][B]</td>
<td style=" background: #97FFFF;">n817_s58/F</td>
</tr>
<tr>
<td>32.683</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C14[3][A]</td>
<td>n861_s61/I3</td>
</tr>
<tr>
<td>33.238</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C14[3][A]</td>
<td style=" background: #97FFFF;">n861_s61/F</td>
</tr>
<tr>
<td>33.651</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[0][B]</td>
<td>n861_s49/I0</td>
</tr>
<tr>
<td>34.022</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C13[0][B]</td>
<td style=" background: #97FFFF;">n861_s49/F</td>
</tr>
<tr>
<td>34.715</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C11[1][B]</td>
<td>n861_s63/I0</td>
</tr>
<tr>
<td>35.270</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C11[1][B]</td>
<td style=" background: #97FFFF;">n861_s63/F</td>
</tr>
<tr>
<td>35.526</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[3][A]</td>
<td>n905_s48/I1</td>
</tr>
<tr>
<td>36.096</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C13[3][A]</td>
<td style=" background: #97FFFF;">n905_s48/F</td>
</tr>
<tr>
<td>36.275</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[1][B]</td>
<td>n905_s45/I0</td>
</tr>
<tr>
<td>36.824</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C14[1][B]</td>
<td style=" background: #97FFFF;">n905_s45/F</td>
</tr>
<tr>
<td>36.998</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13[3][B]</td>
<td>n907_s13/I3</td>
</tr>
<tr>
<td>37.553</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R24C13[3][B]</td>
<td style=" background: #97FFFF;">n907_s13/F</td>
</tr>
<tr>
<td>37.979</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][B]</td>
<td>n916_s111/I2</td>
</tr>
<tr>
<td>38.441</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14[0][B]</td>
<td style=" background: #97FFFF;">n916_s111/F</td>
</tr>
<tr>
<td>38.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[0][B]</td>
<td style=" font-weight:bold;">display_buffer_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[0][B]</td>
<td>display_buffer_7_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C14[0][B]</td>
<td>display_buffer_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.178, 50.652%; route: 15.530, 48.622%; tC2Q: 0.232, 0.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-21.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R38C18[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.967</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>n906_s321/I3</td>
</tr>
<tr>
<td>8.420</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C13[0][A]</td>
<td style=" background: #97FFFF;">n906_s321/F</td>
</tr>
<tr>
<td>8.918</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][B]</td>
<td>n906_s268/I3</td>
</tr>
<tr>
<td>9.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C15[3][B]</td>
<td style=" background: #97FFFF;">n906_s268/F</td>
</tr>
<tr>
<td>10.054</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td>n906_s312/I0</td>
</tr>
<tr>
<td>10.425</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td style=" background: #97FFFF;">n906_s312/F</td>
</tr>
<tr>
<td>10.839</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[1][B]</td>
<td>n906_s261/I2</td>
</tr>
<tr>
<td>11.292</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s261/F</td>
</tr>
<tr>
<td>11.305</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[0][B]</td>
<td>n906_s335/I0</td>
</tr>
<tr>
<td>11.860</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C13[0][B]</td>
<td style=" background: #97FFFF;">n906_s335/F</td>
</tr>
<tr>
<td>12.111</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[1][B]</td>
<td>n906_s308/I3</td>
</tr>
<tr>
<td>12.666</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s308/F</td>
</tr>
<tr>
<td>13.097</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][B]</td>
<td>n906_s295/I0</td>
</tr>
<tr>
<td>13.559</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C14[0][B]</td>
<td style=" background: #97FFFF;">n906_s295/F</td>
</tr>
<tr>
<td>13.735</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C15[2][B]</td>
<td>n906_s241/I3</td>
</tr>
<tr>
<td>14.252</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R40C15[2][B]</td>
<td style=" background: #97FFFF;">n906_s241/F</td>
</tr>
<tr>
<td>14.685</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C17[3][A]</td>
<td>n906_s330/I0</td>
</tr>
<tr>
<td>15.138</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R39C17[3][A]</td>
<td style=" background: #97FFFF;">n906_s330/F</td>
</tr>
<tr>
<td>16.124</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[3][B]</td>
<td>n597_s132/I0</td>
</tr>
<tr>
<td>16.673</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C18[3][B]</td>
<td style=" background: #97FFFF;">n597_s132/F</td>
</tr>
<tr>
<td>16.674</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[2][B]</td>
<td>n597_s115/I1</td>
</tr>
<tr>
<td>17.191</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R25C18[2][B]</td>
<td style=" background: #97FFFF;">n597_s115/F</td>
</tr>
<tr>
<td>17.618</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[1][A]</td>
<td>n685_s196/I3</td>
</tr>
<tr>
<td>18.135</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C17[1][A]</td>
<td style=" background: #97FFFF;">n685_s196/F</td>
</tr>
<tr>
<td>19.103</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C17[2][B]</td>
<td>n685_s202/I3</td>
</tr>
<tr>
<td>19.620</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C17[2][B]</td>
<td style=" background: #97FFFF;">n685_s202/F</td>
</tr>
<tr>
<td>19.871</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C17[0][B]</td>
<td>n685_s189/I3</td>
</tr>
<tr>
<td>20.388</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C17[0][B]</td>
<td style=" background: #97FFFF;">n685_s189/F</td>
</tr>
<tr>
<td>20.925</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C17[0][B]</td>
<td>n685_s172/I2</td>
</tr>
<tr>
<td>21.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C17[0][B]</td>
<td style=" background: #97FFFF;">n685_s172/F</td>
</tr>
<tr>
<td>22.168</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][B]</td>
<td>n685_s180/I1</td>
</tr>
<tr>
<td>22.685</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C17[0][B]</td>
<td style=" background: #97FFFF;">n685_s180/F</td>
</tr>
<tr>
<td>23.708</td>
<td>1.023</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C15[1][B]</td>
<td>n685_s243/I2</td>
</tr>
<tr>
<td>24.278</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C15[1][B]</td>
<td style=" background: #97FFFF;">n685_s243/F</td>
</tr>
<tr>
<td>24.451</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[0][A]</td>
<td>n685_s176/I0</td>
</tr>
<tr>
<td>25.006</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C16[0][A]</td>
<td style=" background: #97FFFF;">n685_s176/F</td>
</tr>
<tr>
<td>25.528</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C16[3][B]</td>
<td>n685_s154/I0</td>
</tr>
<tr>
<td>25.981</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R33C16[3][B]</td>
<td style=" background: #97FFFF;">n685_s154/F</td>
</tr>
<tr>
<td>26.897</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[0][B]</td>
<td>n685_s141/I3</td>
</tr>
<tr>
<td>27.268</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C13[0][B]</td>
<td style=" background: #97FFFF;">n685_s141/F</td>
</tr>
<tr>
<td>27.277</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[2][A]</td>
<td>n685_s120/I2</td>
</tr>
<tr>
<td>27.832</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C13[2][A]</td>
<td style=" background: #97FFFF;">n685_s120/F</td>
</tr>
<tr>
<td>28.243</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C15[0][B]</td>
<td>n685_s101/I3</td>
</tr>
<tr>
<td>28.614</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C15[0][B]</td>
<td style=" background: #97FFFF;">n685_s101/F</td>
</tr>
<tr>
<td>29.517</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C16[2][B]</td>
<td>n685_s83/I1</td>
</tr>
<tr>
<td>29.970</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C16[2][B]</td>
<td style=" background: #97FFFF;">n685_s83/F</td>
</tr>
<tr>
<td>30.232</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C16[1][B]</td>
<td>n686_s30/I2</td>
</tr>
<tr>
<td>30.749</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C16[1][B]</td>
<td style=" background: #97FFFF;">n686_s30/F</td>
</tr>
<tr>
<td>31.146</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[3][B]</td>
<td>n686_s19/I1</td>
</tr>
<tr>
<td>31.517</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R30C16[3][B]</td>
<td style=" background: #97FFFF;">n686_s19/F</td>
</tr>
<tr>
<td>32.584</td>
<td>1.067</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>n773_s71/I1</td>
</tr>
<tr>
<td>33.133</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C15[0][B]</td>
<td style=" background: #97FFFF;">n773_s71/F</td>
</tr>
<tr>
<td>33.136</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>n773_s74/I1</td>
</tr>
<tr>
<td>33.691</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C15[1][A]</td>
<td style=" background: #97FFFF;">n773_s74/F</td>
</tr>
<tr>
<td>34.267</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>n773_s58/I1</td>
</tr>
<tr>
<td>34.822</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">n773_s58/F</td>
</tr>
<tr>
<td>35.255</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[3][A]</td>
<td>n773_s60/I2</td>
</tr>
<tr>
<td>35.626</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C15[3][A]</td>
<td style=" background: #97FFFF;">n773_s60/F</td>
</tr>
<tr>
<td>35.631</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[1][B]</td>
<td>n773_s50/I3</td>
</tr>
<tr>
<td>36.084</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C15[1][B]</td>
<td style=" background: #97FFFF;">n773_s50/F</td>
</tr>
<tr>
<td>36.341</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][B]</td>
<td>n773_s47/I2</td>
</tr>
<tr>
<td>36.896</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C15[0][B]</td>
<td style=" background: #97FFFF;">n773_s47/F</td>
</tr>
<tr>
<td>37.575</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>n784_s112/I0</td>
</tr>
<tr>
<td>38.037</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">n784_s112/F</td>
</tr>
<tr>
<td>38.037</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" font-weight:bold;">display_buffer_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>display_buffer_30_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>display_buffer_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.595, 49.452%; route: 15.709, 49.813%; tC2Q: 0.232, 0.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-21.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R38C18[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.967</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>n906_s321/I3</td>
</tr>
<tr>
<td>8.420</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C13[0][A]</td>
<td style=" background: #97FFFF;">n906_s321/F</td>
</tr>
<tr>
<td>8.918</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][B]</td>
<td>n906_s268/I3</td>
</tr>
<tr>
<td>9.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C15[3][B]</td>
<td style=" background: #97FFFF;">n906_s268/F</td>
</tr>
<tr>
<td>10.054</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td>n906_s312/I0</td>
</tr>
<tr>
<td>10.425</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td style=" background: #97FFFF;">n906_s312/F</td>
</tr>
<tr>
<td>10.839</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[1][B]</td>
<td>n906_s261/I2</td>
</tr>
<tr>
<td>11.292</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s261/F</td>
</tr>
<tr>
<td>11.305</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[0][B]</td>
<td>n906_s335/I0</td>
</tr>
<tr>
<td>11.860</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C13[0][B]</td>
<td style=" background: #97FFFF;">n906_s335/F</td>
</tr>
<tr>
<td>12.111</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[1][B]</td>
<td>n906_s308/I3</td>
</tr>
<tr>
<td>12.666</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s308/F</td>
</tr>
<tr>
<td>13.097</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][B]</td>
<td>n906_s295/I0</td>
</tr>
<tr>
<td>13.559</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C14[0][B]</td>
<td style=" background: #97FFFF;">n906_s295/F</td>
</tr>
<tr>
<td>13.735</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C15[2][B]</td>
<td>n906_s241/I3</td>
</tr>
<tr>
<td>14.252</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R40C15[2][B]</td>
<td style=" background: #97FFFF;">n906_s241/F</td>
</tr>
<tr>
<td>14.685</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C17[3][A]</td>
<td>n906_s330/I0</td>
</tr>
<tr>
<td>15.138</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R39C17[3][A]</td>
<td style=" background: #97FFFF;">n906_s330/F</td>
</tr>
<tr>
<td>16.124</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[3][B]</td>
<td>n597_s132/I0</td>
</tr>
<tr>
<td>16.673</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C18[3][B]</td>
<td style=" background: #97FFFF;">n597_s132/F</td>
</tr>
<tr>
<td>16.674</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[2][B]</td>
<td>n597_s115/I1</td>
</tr>
<tr>
<td>17.191</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R25C18[2][B]</td>
<td style=" background: #97FFFF;">n597_s115/F</td>
</tr>
<tr>
<td>17.618</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[1][A]</td>
<td>n685_s196/I3</td>
</tr>
<tr>
<td>18.135</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C17[1][A]</td>
<td style=" background: #97FFFF;">n685_s196/F</td>
</tr>
<tr>
<td>19.103</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C17[2][B]</td>
<td>n685_s202/I3</td>
</tr>
<tr>
<td>19.620</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C17[2][B]</td>
<td style=" background: #97FFFF;">n685_s202/F</td>
</tr>
<tr>
<td>19.871</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C17[0][B]</td>
<td>n685_s189/I3</td>
</tr>
<tr>
<td>20.388</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C17[0][B]</td>
<td style=" background: #97FFFF;">n685_s189/F</td>
</tr>
<tr>
<td>20.925</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C17[0][B]</td>
<td>n685_s172/I2</td>
</tr>
<tr>
<td>21.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C17[0][B]</td>
<td style=" background: #97FFFF;">n685_s172/F</td>
</tr>
<tr>
<td>22.168</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][B]</td>
<td>n685_s180/I1</td>
</tr>
<tr>
<td>22.685</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C17[0][B]</td>
<td style=" background: #97FFFF;">n685_s180/F</td>
</tr>
<tr>
<td>23.708</td>
<td>1.023</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C15[1][B]</td>
<td>n685_s243/I2</td>
</tr>
<tr>
<td>24.278</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C15[1][B]</td>
<td style=" background: #97FFFF;">n685_s243/F</td>
</tr>
<tr>
<td>24.451</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[0][A]</td>
<td>n685_s176/I0</td>
</tr>
<tr>
<td>25.006</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C16[0][A]</td>
<td style=" background: #97FFFF;">n685_s176/F</td>
</tr>
<tr>
<td>25.528</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C16[3][B]</td>
<td>n685_s154/I0</td>
</tr>
<tr>
<td>25.981</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R33C16[3][B]</td>
<td style=" background: #97FFFF;">n685_s154/F</td>
</tr>
<tr>
<td>26.897</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[0][B]</td>
<td>n685_s141/I3</td>
</tr>
<tr>
<td>27.268</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C13[0][B]</td>
<td style=" background: #97FFFF;">n685_s141/F</td>
</tr>
<tr>
<td>27.277</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[2][A]</td>
<td>n685_s120/I2</td>
</tr>
<tr>
<td>27.832</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C13[2][A]</td>
<td style=" background: #97FFFF;">n685_s120/F</td>
</tr>
<tr>
<td>28.243</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C15[0][B]</td>
<td>n685_s101/I3</td>
</tr>
<tr>
<td>28.614</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C15[0][B]</td>
<td style=" background: #97FFFF;">n685_s101/F</td>
</tr>
<tr>
<td>29.517</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C16[2][B]</td>
<td>n685_s83/I1</td>
</tr>
<tr>
<td>29.970</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C16[2][B]</td>
<td style=" background: #97FFFF;">n685_s83/F</td>
</tr>
<tr>
<td>30.232</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C16[1][B]</td>
<td>n686_s30/I2</td>
</tr>
<tr>
<td>30.749</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C16[1][B]</td>
<td style=" background: #97FFFF;">n686_s30/F</td>
</tr>
<tr>
<td>31.146</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[3][B]</td>
<td>n686_s19/I1</td>
</tr>
<tr>
<td>31.517</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R30C16[3][B]</td>
<td style=" background: #97FFFF;">n686_s19/F</td>
</tr>
<tr>
<td>32.584</td>
<td>1.067</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>n773_s71/I1</td>
</tr>
<tr>
<td>33.133</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C15[0][B]</td>
<td style=" background: #97FFFF;">n773_s71/F</td>
</tr>
<tr>
<td>33.136</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>n773_s74/I1</td>
</tr>
<tr>
<td>33.691</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C15[1][A]</td>
<td style=" background: #97FFFF;">n773_s74/F</td>
</tr>
<tr>
<td>34.267</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>n773_s58/I1</td>
</tr>
<tr>
<td>34.822</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">n773_s58/F</td>
</tr>
<tr>
<td>35.255</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[3][A]</td>
<td>n773_s60/I2</td>
</tr>
<tr>
<td>35.626</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C15[3][A]</td>
<td style=" background: #97FFFF;">n773_s60/F</td>
</tr>
<tr>
<td>35.631</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[1][B]</td>
<td>n773_s50/I3</td>
</tr>
<tr>
<td>36.084</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C15[1][B]</td>
<td style=" background: #97FFFF;">n773_s50/F</td>
</tr>
<tr>
<td>36.341</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][B]</td>
<td>n773_s47/I2</td>
</tr>
<tr>
<td>36.896</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C15[0][B]</td>
<td style=" background: #97FFFF;">n773_s47/F</td>
</tr>
<tr>
<td>37.575</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>n784_s117/I0</td>
</tr>
<tr>
<td>38.037</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">n784_s117/F</td>
</tr>
<tr>
<td>38.037</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td style=" font-weight:bold;">display_buffer_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>display_buffer_25_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>display_buffer_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.595, 49.452%; route: 15.709, 49.813%; tC2Q: 0.232, 0.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-21.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_37_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R38C18[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.967</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>n906_s321/I3</td>
</tr>
<tr>
<td>8.420</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C13[0][A]</td>
<td style=" background: #97FFFF;">n906_s321/F</td>
</tr>
<tr>
<td>8.918</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][B]</td>
<td>n906_s268/I3</td>
</tr>
<tr>
<td>9.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C15[3][B]</td>
<td style=" background: #97FFFF;">n906_s268/F</td>
</tr>
<tr>
<td>10.054</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td>n906_s312/I0</td>
</tr>
<tr>
<td>10.425</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td style=" background: #97FFFF;">n906_s312/F</td>
</tr>
<tr>
<td>10.839</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[1][B]</td>
<td>n906_s261/I2</td>
</tr>
<tr>
<td>11.292</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s261/F</td>
</tr>
<tr>
<td>11.305</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[0][B]</td>
<td>n906_s335/I0</td>
</tr>
<tr>
<td>11.860</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C13[0][B]</td>
<td style=" background: #97FFFF;">n906_s335/F</td>
</tr>
<tr>
<td>12.111</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[1][B]</td>
<td>n906_s308/I3</td>
</tr>
<tr>
<td>12.666</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s308/F</td>
</tr>
<tr>
<td>13.097</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][B]</td>
<td>n906_s295/I0</td>
</tr>
<tr>
<td>13.559</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C14[0][B]</td>
<td style=" background: #97FFFF;">n906_s295/F</td>
</tr>
<tr>
<td>13.735</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C15[2][B]</td>
<td>n906_s241/I3</td>
</tr>
<tr>
<td>14.252</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R40C15[2][B]</td>
<td style=" background: #97FFFF;">n906_s241/F</td>
</tr>
<tr>
<td>14.685</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C17[3][A]</td>
<td>n906_s330/I0</td>
</tr>
<tr>
<td>15.138</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R39C17[3][A]</td>
<td style=" background: #97FFFF;">n906_s330/F</td>
</tr>
<tr>
<td>16.124</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[3][B]</td>
<td>n597_s132/I0</td>
</tr>
<tr>
<td>16.673</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C18[3][B]</td>
<td style=" background: #97FFFF;">n597_s132/F</td>
</tr>
<tr>
<td>16.674</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[2][B]</td>
<td>n597_s115/I1</td>
</tr>
<tr>
<td>17.191</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R25C18[2][B]</td>
<td style=" background: #97FFFF;">n597_s115/F</td>
</tr>
<tr>
<td>17.618</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[1][A]</td>
<td>n685_s196/I3</td>
</tr>
<tr>
<td>18.135</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C17[1][A]</td>
<td style=" background: #97FFFF;">n685_s196/F</td>
</tr>
<tr>
<td>19.103</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C17[2][B]</td>
<td>n685_s202/I3</td>
</tr>
<tr>
<td>19.620</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C17[2][B]</td>
<td style=" background: #97FFFF;">n685_s202/F</td>
</tr>
<tr>
<td>19.871</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C17[0][B]</td>
<td>n685_s189/I3</td>
</tr>
<tr>
<td>20.388</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C17[0][B]</td>
<td style=" background: #97FFFF;">n685_s189/F</td>
</tr>
<tr>
<td>20.925</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C17[0][B]</td>
<td>n685_s172/I2</td>
</tr>
<tr>
<td>21.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C17[0][B]</td>
<td style=" background: #97FFFF;">n685_s172/F</td>
</tr>
<tr>
<td>22.168</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][B]</td>
<td>n685_s180/I1</td>
</tr>
<tr>
<td>22.685</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C17[0][B]</td>
<td style=" background: #97FFFF;">n685_s180/F</td>
</tr>
<tr>
<td>23.708</td>
<td>1.023</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C15[1][B]</td>
<td>n685_s243/I2</td>
</tr>
<tr>
<td>24.278</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C15[1][B]</td>
<td style=" background: #97FFFF;">n685_s243/F</td>
</tr>
<tr>
<td>24.451</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[0][A]</td>
<td>n685_s176/I0</td>
</tr>
<tr>
<td>25.006</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C16[0][A]</td>
<td style=" background: #97FFFF;">n685_s176/F</td>
</tr>
<tr>
<td>25.528</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C16[3][B]</td>
<td>n685_s154/I0</td>
</tr>
<tr>
<td>25.981</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R33C16[3][B]</td>
<td style=" background: #97FFFF;">n685_s154/F</td>
</tr>
<tr>
<td>26.897</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[0][B]</td>
<td>n685_s141/I3</td>
</tr>
<tr>
<td>27.268</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C13[0][B]</td>
<td style=" background: #97FFFF;">n685_s141/F</td>
</tr>
<tr>
<td>27.277</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[3][A]</td>
<td>n685_s116/I2</td>
</tr>
<tr>
<td>27.832</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C13[3][A]</td>
<td style=" background: #97FFFF;">n685_s116/F</td>
</tr>
<tr>
<td>28.525</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C15[0][A]</td>
<td>n685_s100/I2</td>
</tr>
<tr>
<td>29.074</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C15[0][A]</td>
<td style=" background: #97FFFF;">n685_s100/F</td>
</tr>
<tr>
<td>29.256</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[2][A]</td>
<td>n686_s29/I1</td>
</tr>
<tr>
<td>29.811</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R27C16[2][A]</td>
<td style=" background: #97FFFF;">n686_s29/F</td>
</tr>
<tr>
<td>30.316</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[0][A]</td>
<td>n773_s104/I0</td>
</tr>
<tr>
<td>30.769</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C16[0][A]</td>
<td style=" background: #97FFFF;">n773_s104/F</td>
</tr>
<tr>
<td>31.028</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[1][B]</td>
<td>n773_s89/I3</td>
</tr>
<tr>
<td>31.399</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C14[1][B]</td>
<td style=" background: #97FFFF;">n773_s89/F</td>
</tr>
<tr>
<td>32.069</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C17[1][B]</td>
<td>n773_s95/I0</td>
</tr>
<tr>
<td>32.639</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C17[1][B]</td>
<td style=" background: #97FFFF;">n773_s95/F</td>
</tr>
<tr>
<td>32.641</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C17[1][A]</td>
<td>n773_s76/I0</td>
</tr>
<tr>
<td>33.196</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R32C17[1][A]</td>
<td style=" background: #97FFFF;">n773_s76/F</td>
</tr>
<tr>
<td>34.177</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][A]</td>
<td>n731_s15/I1</td>
</tr>
<tr>
<td>34.726</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C16[3][A]</td>
<td style=" background: #97FFFF;">n731_s15/F</td>
</tr>
<tr>
<td>34.901</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>n773_s166/I3</td>
</tr>
<tr>
<td>35.471</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">n773_s166/F</td>
</tr>
<tr>
<td>35.474</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>n729_s47/I2</td>
</tr>
<tr>
<td>35.845</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">n729_s47/F</td>
</tr>
<tr>
<td>36.351</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>n730_s9/I2</td>
</tr>
<tr>
<td>36.722</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">n730_s9/F</td>
</tr>
<tr>
<td>37.396</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>n740_s113/I1</td>
</tr>
<tr>
<td>37.966</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">n740_s113/F</td>
</tr>
<tr>
<td>37.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">display_buffer_37_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>display_buffer_37_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>display_buffer_37_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.867, 50.427%; route: 15.366, 48.836%; tC2Q: 0.232, 0.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-21.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_36_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C18[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R38C18[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.967</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>n906_s321/I3</td>
</tr>
<tr>
<td>8.420</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C13[0][A]</td>
<td style=" background: #97FFFF;">n906_s321/F</td>
</tr>
<tr>
<td>8.918</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][B]</td>
<td>n906_s268/I3</td>
</tr>
<tr>
<td>9.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C15[3][B]</td>
<td style=" background: #97FFFF;">n906_s268/F</td>
</tr>
<tr>
<td>10.054</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td>n906_s312/I0</td>
</tr>
<tr>
<td>10.425</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td style=" background: #97FFFF;">n906_s312/F</td>
</tr>
<tr>
<td>10.839</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[1][B]</td>
<td>n906_s261/I2</td>
</tr>
<tr>
<td>11.292</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s261/F</td>
</tr>
<tr>
<td>11.305</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[0][B]</td>
<td>n906_s335/I0</td>
</tr>
<tr>
<td>11.860</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C13[0][B]</td>
<td style=" background: #97FFFF;">n906_s335/F</td>
</tr>
<tr>
<td>12.111</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[1][B]</td>
<td>n906_s308/I3</td>
</tr>
<tr>
<td>12.666</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C13[1][B]</td>
<td style=" background: #97FFFF;">n906_s308/F</td>
</tr>
<tr>
<td>13.097</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[0][B]</td>
<td>n906_s295/I0</td>
</tr>
<tr>
<td>13.559</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C14[0][B]</td>
<td style=" background: #97FFFF;">n906_s295/F</td>
</tr>
<tr>
<td>13.735</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C15[2][B]</td>
<td>n906_s241/I3</td>
</tr>
<tr>
<td>14.252</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R40C15[2][B]</td>
<td style=" background: #97FFFF;">n906_s241/F</td>
</tr>
<tr>
<td>14.685</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C17[3][A]</td>
<td>n906_s330/I0</td>
</tr>
<tr>
<td>15.138</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R39C17[3][A]</td>
<td style=" background: #97FFFF;">n906_s330/F</td>
</tr>
<tr>
<td>16.124</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[3][B]</td>
<td>n597_s132/I0</td>
</tr>
<tr>
<td>16.673</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C18[3][B]</td>
<td style=" background: #97FFFF;">n597_s132/F</td>
</tr>
<tr>
<td>16.674</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[2][B]</td>
<td>n597_s115/I1</td>
</tr>
<tr>
<td>17.191</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R25C18[2][B]</td>
<td style=" background: #97FFFF;">n597_s115/F</td>
</tr>
<tr>
<td>17.618</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17[1][A]</td>
<td>n685_s196/I3</td>
</tr>
<tr>
<td>18.135</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C17[1][A]</td>
<td style=" background: #97FFFF;">n685_s196/F</td>
</tr>
<tr>
<td>19.103</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C17[2][B]</td>
<td>n685_s202/I3</td>
</tr>
<tr>
<td>19.620</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C17[2][B]</td>
<td style=" background: #97FFFF;">n685_s202/F</td>
</tr>
<tr>
<td>19.871</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C17[0][B]</td>
<td>n685_s189/I3</td>
</tr>
<tr>
<td>20.388</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C17[0][B]</td>
<td style=" background: #97FFFF;">n685_s189/F</td>
</tr>
<tr>
<td>20.925</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C17[0][B]</td>
<td>n685_s172/I2</td>
</tr>
<tr>
<td>21.480</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C17[0][B]</td>
<td style=" background: #97FFFF;">n685_s172/F</td>
</tr>
<tr>
<td>22.168</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][B]</td>
<td>n685_s180/I1</td>
</tr>
<tr>
<td>22.685</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C17[0][B]</td>
<td style=" background: #97FFFF;">n685_s180/F</td>
</tr>
<tr>
<td>23.708</td>
<td>1.023</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C15[1][B]</td>
<td>n685_s243/I2</td>
</tr>
<tr>
<td>24.278</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C15[1][B]</td>
<td style=" background: #97FFFF;">n685_s243/F</td>
</tr>
<tr>
<td>24.451</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[0][A]</td>
<td>n685_s176/I0</td>
</tr>
<tr>
<td>25.006</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C16[0][A]</td>
<td style=" background: #97FFFF;">n685_s176/F</td>
</tr>
<tr>
<td>25.528</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C16[3][B]</td>
<td>n685_s154/I0</td>
</tr>
<tr>
<td>25.981</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R33C16[3][B]</td>
<td style=" background: #97FFFF;">n685_s154/F</td>
</tr>
<tr>
<td>26.897</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[0][B]</td>
<td>n685_s141/I3</td>
</tr>
<tr>
<td>27.268</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C13[0][B]</td>
<td style=" background: #97FFFF;">n685_s141/F</td>
</tr>
<tr>
<td>27.277</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[3][A]</td>
<td>n685_s116/I2</td>
</tr>
<tr>
<td>27.832</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C13[3][A]</td>
<td style=" background: #97FFFF;">n685_s116/F</td>
</tr>
<tr>
<td>28.525</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C15[0][A]</td>
<td>n685_s100/I2</td>
</tr>
<tr>
<td>29.074</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C15[0][A]</td>
<td style=" background: #97FFFF;">n685_s100/F</td>
</tr>
<tr>
<td>29.256</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[2][A]</td>
<td>n686_s29/I1</td>
</tr>
<tr>
<td>29.811</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R27C16[2][A]</td>
<td style=" background: #97FFFF;">n686_s29/F</td>
</tr>
<tr>
<td>30.316</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[0][A]</td>
<td>n773_s104/I0</td>
</tr>
<tr>
<td>30.769</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C16[0][A]</td>
<td style=" background: #97FFFF;">n773_s104/F</td>
</tr>
<tr>
<td>31.028</td>
<td>0.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[1][B]</td>
<td>n773_s89/I3</td>
</tr>
<tr>
<td>31.399</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C14[1][B]</td>
<td style=" background: #97FFFF;">n773_s89/F</td>
</tr>
<tr>
<td>32.069</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C17[1][B]</td>
<td>n773_s95/I0</td>
</tr>
<tr>
<td>32.639</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C17[1][B]</td>
<td style=" background: #97FFFF;">n773_s95/F</td>
</tr>
<tr>
<td>32.641</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C17[1][A]</td>
<td>n773_s76/I0</td>
</tr>
<tr>
<td>33.196</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R32C17[1][A]</td>
<td style=" background: #97FFFF;">n773_s76/F</td>
</tr>
<tr>
<td>34.177</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][A]</td>
<td>n731_s15/I1</td>
</tr>
<tr>
<td>34.726</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C16[3][A]</td>
<td style=" background: #97FFFF;">n731_s15/F</td>
</tr>
<tr>
<td>34.901</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>n773_s166/I3</td>
</tr>
<tr>
<td>35.471</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">n773_s166/F</td>
</tr>
<tr>
<td>35.474</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>n729_s47/I2</td>
</tr>
<tr>
<td>35.845</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">n729_s47/F</td>
</tr>
<tr>
<td>36.351</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>n730_s9/I2</td>
</tr>
<tr>
<td>36.722</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">n730_s9/F</td>
</tr>
<tr>
<td>37.396</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>n740_s114/I1</td>
</tr>
<tr>
<td>37.966</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td style=" background: #97FFFF;">n740_s114/F</td>
</tr>
<tr>
<td>37.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td style=" font-weight:bold;">display_buffer_36_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>display_buffer_36_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>display_buffer_36_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.867, 50.427%; route: 15.366, 48.836%; tC2Q: 0.232, 0.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>n48_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_clk_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R12C14[1][B]</td>
<td>spi_clk_s1/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" font-weight:bold;">n48_s2/I0</td>
</tr>
<tr>
<td>0.366</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">n48_s2/F</td>
</tr>
<tr>
<td>0.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" font-weight:bold;">spi_clk_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td>spi_clk_s1/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_clk_s1</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C14[1][B]</td>
<td>spi_clk_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 99.333%; route: 0.000, 0.000%; tC2Q: 0.002, 0.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>ms_timer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ms_timer_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>ms_timer_3_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C18[1][A]</td>
<td style=" font-weight:bold;">ms_timer_3_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C18[1][A]</td>
<td>n195_s0/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td style=" background: #97FFFF;">n195_s0/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td style=" font-weight:bold;">ms_timer_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>ms_timer_3_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>ms_timer_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>ms_timer_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ms_timer_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>ms_timer_13_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C20[0][A]</td>
<td style=" font-weight:bold;">ms_timer_13_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C20[0][A]</td>
<td>n185_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">n185_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" font-weight:bold;">ms_timer_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>ms_timer_13_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>ms_timer_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C14[0][A]</td>
<td>timer_6_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R38C14[0][A]</td>
<td style=" font-weight:bold;">timer_6_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C14[0][A]</td>
<td>n110_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C14[0][A]</td>
<td style=" background: #97FFFF;">n110_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C14[0][A]</td>
<td style=" font-weight:bold;">timer_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C14[0][A]</td>
<td>timer_6_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C14[0][A]</td>
<td>timer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C14[1][A]</td>
<td>timer_8_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R38C14[1][A]</td>
<td style=" font-weight:bold;">timer_8_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C14[1][A]</td>
<td>n108_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C14[1][A]</td>
<td style=" background: #97FFFF;">n108_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C14[1][A]</td>
<td style=" font-weight:bold;">timer_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C14[1][A]</td>
<td>timer_8_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C14[1][A]</td>
<td>timer_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C15[0][A]</td>
<td>timer_12_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R38C15[0][A]</td>
<td style=" font-weight:bold;">timer_12_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C15[0][A]</td>
<td>n104_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C15[0][A]</td>
<td style=" background: #97FFFF;">n104_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[0][A]</td>
<td style=" font-weight:bold;">timer_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C15[0][A]</td>
<td>timer_12_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C15[0][A]</td>
<td>timer_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>second_timer_0_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C18[0][A]</td>
<td style=" font-weight:bold;">second_timer_0_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>n82_s4/I0</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td style=" background: #97FFFF;">n82_s4/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td style=" font-weight:bold;">second_timer_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>second_timer_0_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>second_timer_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>second_timer_2_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">second_timer_2_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C18[1][A]</td>
<td>n80_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">n80_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">second_timer_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>second_timer_2_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>second_timer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>second_timer_6_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">second_timer_6_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C19[0][A]</td>
<td>n76_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">n76_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">second_timer_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>second_timer_6_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>second_timer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>second_timer_8_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">second_timer_8_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C19[1][A]</td>
<td>n74_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" background: #97FFFF;">n74_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">second_timer_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>second_timer_8_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>second_timer_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>second_timer_12_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">second_timer_12_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C20[0][A]</td>
<td>n70_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">n70_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">second_timer_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>second_timer_12_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>second_timer_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>second_timer_14_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C20[1][A]</td>
<td style=" font-weight:bold;">second_timer_14_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C20[1][A]</td>
<td>n68_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td style=" background: #97FFFF;">n68_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td style=" font-weight:bold;">second_timer_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>second_timer_14_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>second_timer_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>second_timer_18_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C21[0][A]</td>
<td style=" font-weight:bold;">second_timer_18_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C21[0][A]</td>
<td>n64_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td style=" background: #97FFFF;">n64_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td style=" font-weight:bold;">second_timer_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>second_timer_18_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>second_timer_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>second_timer_20_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">second_timer_20_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td>n62_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">n62_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td style=" font-weight:bold;">second_timer_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>second_timer_20_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>second_timer_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>second_timer_24_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">second_timer_24_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C22[0][A]</td>
<td>n58_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td style=" background: #97FFFF;">n58_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">second_timer_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>second_timer_24_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>second_timer_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>second_timer_26_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C22[1][A]</td>
<td style=" font-weight:bold;">second_timer_26_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C22[1][A]</td>
<td>n56_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td style=" background: #97FFFF;">n56_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td style=" font-weight:bold;">second_timer_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>second_timer_26_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>second_timer_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>second_timer_30_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C23[0][A]</td>
<td style=" font-weight:bold;">second_timer_30_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C23[0][A]</td>
<td>n52_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">n52_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" font-weight:bold;">second_timer_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>second_timer_30_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>second_timer_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_timer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_timer_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>spi_timer_0_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C13[1][A]</td>
<td style=" font-weight:bold;">spi_timer_0_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>n26_s4/I0</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">n26_s4/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td style=" font-weight:bold;">spi_timer_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>spi_timer_0_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>spi_timer_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_timer_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_timer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>spi_timer_2_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C13[1][A]</td>
<td style=" font-weight:bold;">spi_timer_2_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C13[1][A]</td>
<td>n24_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">n24_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" font-weight:bold;">spi_timer_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>spi_timer_2_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>spi_timer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_timer_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_timer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>spi_timer_6_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">spi_timer_6_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C14[0][A]</td>
<td>n20_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" background: #97FFFF;">n20_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">spi_timer_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>spi_timer_6_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>spi_timer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_timer_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_timer_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>spi_timer_8_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C14[1][A]</td>
<td style=" font-weight:bold;">spi_timer_8_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C14[1][A]</td>
<td>n18_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td style=" background: #97FFFF;">n18_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td style=" font-weight:bold;">spi_timer_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>spi_timer_8_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>spi_timer_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_timer_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_timer_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>spi_timer_12_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">spi_timer_12_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td>n14_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">n14_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">spi_timer_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>spi_timer_12_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>spi_timer_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_timer_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_timer_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>spi_timer_14_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C15[1][A]</td>
<td style=" font-weight:bold;">spi_timer_14_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C15[1][A]</td>
<td>n12_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">n12_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" font-weight:bold;">spi_timer_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>spi_timer_14_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>spi_timer_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_timer_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_timer_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>spi_timer_18_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C16[0][A]</td>
<td style=" font-weight:bold;">spi_timer_18_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C16[0][A]</td>
<td>n8_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">n8_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" font-weight:bold;">spi_timer_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>spi_timer_18_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>spi_timer_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.355</td>
</tr>
<tr>
<td class="label">From</td>
<td>shifter_instance/bits_sent_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>shifter_instance/bits_sent_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R12C14[1][B]</td>
<td>spi_clk_s1/Q</td>
</tr>
<tr>
<td>7.344</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>shifter_instance/bits_sent_1_s1/CLK</td>
</tr>
<tr>
<td>7.546</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>8</td>
<td>R14C11[0][A]</td>
<td style=" font-weight:bold;">shifter_instance/bits_sent_1_s1/Q</td>
</tr>
<tr>
<td>7.549</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>shifter_instance/n41_s1/I1</td>
</tr>
<tr>
<td>7.781</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">shifter_instance/n41_s1/F</td>
</tr>
<tr>
<td>7.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td style=" font-weight:bold;">shifter_instance/bits_sent_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R12C14[1][B]</td>
<td>spi_clk_s1/Q</td>
</tr>
<tr>
<td>7.344</td>
<td>2.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>shifter_instance/bits_sent_1_s1/CLK</td>
</tr>
<tr>
<td>7.355</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>shifter_instance/bits_sent_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.344, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.344, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_timer_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>spi_timer_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>spi_timer_18_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_timer_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>spi_timer_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>spi_timer_16_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_timer_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>spi_timer_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>spi_timer_14_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_timer_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>spi_timer_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>spi_timer_10_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_timer_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>spi_timer_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>spi_timer_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>second_timer_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>second_timer_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>second_timer_18_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>timer_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>timer_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>timer_18_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display_buffer_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>display_buffer_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>display_buffer_27_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display_buffer_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>display_buffer_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>display_buffer_28_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>timer_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>timer_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>timer_17_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>175</td>
<td>clk_d</td>
<td>-22.517</td>
<td>2.274</td>
</tr>
<tr>
<td>64</td>
<td>n117_8</td>
<td>4.097</td>
<td>1.464</td>
</tr>
<tr>
<td>39</td>
<td>display_index[0]</td>
<td>8.315</td>
<td>0.652</td>
</tr>
<tr>
<td>25</td>
<td>timer[18]</td>
<td>-15.047</td>
<td>0.939</td>
</tr>
<tr>
<td>24</td>
<td>timer[31]</td>
<td>-22.473</td>
<td>1.250</td>
</tr>
<tr>
<td>24</td>
<td>display_index[1]</td>
<td>8.523</td>
<td>0.829</td>
</tr>
<tr>
<td>23</td>
<td>timer[29]</td>
<td>-22.509</td>
<td>1.173</td>
</tr>
<tr>
<td>23</td>
<td>timer[30]</td>
<td>-22.517</td>
<td>1.271</td>
</tr>
<tr>
<td>22</td>
<td>timer[27]</td>
<td>-22.125</td>
<td>1.262</td>
</tr>
<tr>
<td>22</td>
<td>timer[28]</td>
<td>-22.337</td>
<td>1.258</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R38C16</td>
<td>93.06%</td>
</tr>
<tr>
<td>R38C17</td>
<td>87.50%</td>
</tr>
<tr>
<td>R38C15</td>
<td>86.11%</td>
</tr>
<tr>
<td>R13C18</td>
<td>83.33%</td>
</tr>
<tr>
<td>R38C14</td>
<td>81.94%</td>
</tr>
<tr>
<td>R13C19</td>
<td>81.94%</td>
</tr>
<tr>
<td>R11C19</td>
<td>80.56%</td>
</tr>
<tr>
<td>R11C14</td>
<td>79.17%</td>
</tr>
<tr>
<td>R11C20</td>
<td>79.17%</td>
</tr>
<tr>
<td>R11C21</td>
<td>79.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
