# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../5-level-pipeline.srcs/sources_1/ip/RAM_B/sim/RAM_B.v" \
"../../../../5-level-pipeline.srcs/sources_1/ip/ROM_D/sim/ROM_D.v" \
"../../../../5-level-pipeline.srcs/sources_1/new/ALU.v" \
"../../../../../teacher/IO/Counter_3_IO.v" \
"../../../../5-level-pipeline.srcs/sources_1/new/Ctrl.v" \
"../../../../5-level-pipeline.srcs/sources_1/new/EXT.v" \
"../../../../../teacher/IO/Enter.v" \
"../../../../5-level-pipeline.srcs/sources_1/new/Forward.v" \
"../../../../../teacher/edf_file/MIO_BUS.v" \
"../../../../../teacher/edf_file/Multi_8CH32.v" \
"../../../../5-level-pipeline.srcs/sources_1/new/Pipeline_reg.v" \
"../../../../5-level-pipeline.srcs/sources_1/new/RF.v" \
"../../../../../teacher/edf_file/SPIO.v" \
"../../../../../teacher/edf_file/SSeg7.v" \
"../../../../../teacher/IO/clk_div.v" \
"../../../../5-level-pipeline.srcs/sources_1/new/my_SCPU.v" \
"../../../../5-level-pipeline.srcs/sources_1/new/my_dm_controler.v" \
"../../../../5-level-pipeline.srcs/sources_1/new/top.v" \
"../../../../5-level-pipeline.srcs/sim_1/new/top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
