Release 9.2.04i - xst J.40
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.07 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.07 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: bilet_19.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "bilet_19.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "bilet_19"
Output Format                      : NGC
Target Device                      : xa3s50-4-vqg100

---- Source Options
Top Module Name                    : bilet_19
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : bilet_19.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/Facultate/1.2/Proiectare Logica/Lab/bilet_19/bilet_19.vhd" in Library work.
Architecture behavioral of Entity bilet_19 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <bilet_19> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <bilet_19> in library <work> (Architecture <behavioral>).
Entity <bilet_19> analyzed. Unit <bilet_19> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <bilet_19>.
    Related source file is "E:/Facultate/1.2/Proiectare Logica/Lab/bilet_19/bilet_19.vhd".
    Found finite state machine <FSM_0> for signal <saStarePrezenta>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | iClk (rising_edge)                             |
    | Reset              | iINIT (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <bilet_19> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <saStarePrezenta> on signal <saStarePrezenta[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s0    | 000
 s1    | 001
 s2    | 011
 s3    | 010
 s4    | 110
-------------------
Loading device for application Rf_Device from file '3s50.nph' in environment C:\Xilinx92i.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Registers                                            : 3
 Flip-Flops                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <bilet_19> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block bilet_19, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3
 Flip-Flops                                            : 3

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : bilet_19.ngr
Top Level Output File Name         : bilet_19
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 4

Cell Usage :
# BELS                             : 3
#      LUT4                        : 3
# FlipFlops/Latches                : 3
#      FDC                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 2
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : xa3s50vqg100-4 

 Number of Slices:                       2  out of    768     0%  
 Number of Slice Flip Flops:             3  out of   1536     0%  
 Number of 4 input LUTs:                 3  out of   1536     0%  
 Number of IOs:                          4
 Number of bonded IOBs:                  4  out of     63     6%  
 Number of GCLKs:                        1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
iClk                               | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
iINIT                              | IBUF                   | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 2.586ns (Maximum Frequency: 386.698MHz)
   Minimum input arrival time before clock: 2.821ns
   Maximum output required time after clock: 7.281ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'iClk'
  Clock period: 2.586ns (frequency: 386.698MHz)
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Delay:               2.586ns (Levels of Logic = 1)
  Source:            saStarePrezenta_FFd1 (FF)
  Destination:       saStarePrezenta_FFd2 (FF)
  Source Clock:      iClk rising
  Destination Clock: iClk rising

  Data Path: saStarePrezenta_FFd1 to saStarePrezenta_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.720   1.112  saStarePrezenta_FFd1 (saStarePrezenta_FFd1)
     LUT4:I1->O            1   0.551   0.000  saStarePrezenta_FFd2-In1 (saStarePrezenta_FFd2-In)
     FDC:D                     0.203          saStarePrezenta_FFd2
    ----------------------------------------
    Total                      2.586ns (1.474ns logic, 1.112ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'iClk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.821ns (Levels of Logic = 2)
  Source:            iData (PAD)
  Destination:       saStarePrezenta_FFd2 (FF)
  Destination Clock: iClk rising

  Data Path: iData to saStarePrezenta_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   1.246  iData_IBUF (iData_IBUF)
     LUT4:I0->O            1   0.551   0.000  saStarePrezenta_FFd3-In1 (saStarePrezenta_FFd3-In)
     FDC:D                     0.203          saStarePrezenta_FFd3
    ----------------------------------------
    Total                      2.821ns (1.575ns logic, 1.246ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'iClk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.281ns (Levels of Logic = 1)
  Source:            saStarePrezenta_FFd1 (FF)
  Destination:       oRec (PAD)
  Source Clock:      iClk rising

  Data Path: saStarePrezenta_FFd1 to oRec
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.720   0.917  saStarePrezenta_FFd1 (saStarePrezenta_FFd1)
     OBUF:I->O                 5.644          oRec_OBUF (oRec)
    ----------------------------------------
    Total                      7.281ns (6.364ns logic, 0.917ns route)
                                       (87.4% logic, 12.6% route)

=========================================================================
CPU : 1.65 / 1.73 s | Elapsed : 1.00 / 1.00 s
 
--> 

Total memory usage is 163828 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

