{
    "language": "verilog",
    "cwe": "CWE-1242",
    "exp_id": 0,
    "discard_after_close_parenthesis": true
}