<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p864" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_864{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_864{left:500px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_864{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_864{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_864{left:96px;bottom:1038px;letter-spacing:0.13px;}
#t6_864{left:173px;bottom:1038px;letter-spacing:0.12px;word-spacing:0.08px;}
#t7_864{left:96px;bottom:1006px;letter-spacing:0.13px;word-spacing:-0.62px;}
#t8_864{left:96px;bottom:985px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t9_864{left:96px;bottom:963px;letter-spacing:0.13px;word-spacing:-0.97px;}
#ta_864{left:96px;bottom:942px;letter-spacing:0.13px;word-spacing:-0.77px;}
#tb_864{left:96px;bottom:921px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tc_864{left:96px;bottom:885px;letter-spacing:0.13px;word-spacing:-0.45px;}
#td_864{left:96px;bottom:864px;letter-spacing:0.12px;word-spacing:-0.9px;}
#te_864{left:96px;bottom:843px;letter-spacing:0.12px;word-spacing:-0.97px;}
#tf_864{left:96px;bottom:821px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tg_864{left:96px;bottom:786px;letter-spacing:0.13px;word-spacing:-1.06px;}
#th_864{left:96px;bottom:765px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ti_864{left:96px;bottom:719px;letter-spacing:0.14px;}
#tj_864{left:168px;bottom:719px;letter-spacing:0.2px;word-spacing:-0.29px;}
#tk_864{left:96px;bottom:682px;letter-spacing:0.13px;word-spacing:-0.55px;}
#tl_864{left:96px;bottom:661px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tm_864{left:96px;bottom:640px;letter-spacing:0.14px;word-spacing:-0.49px;}
#tn_864{left:96px;bottom:618px;letter-spacing:0.12px;word-spacing:-0.91px;}
#to_864{left:96px;bottom:597px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tp_864{left:96px;bottom:575px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tq_864{left:96px;bottom:554px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tr_864{left:96px;bottom:533px;letter-spacing:0.14px;word-spacing:-0.49px;}
#ts_864{left:96px;bottom:497px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tt_864{left:96px;bottom:476px;letter-spacing:0.12px;word-spacing:-0.48px;}
#tu_864{left:96px;bottom:455px;letter-spacing:0.15px;word-spacing:-0.45px;}
#tv_864{left:96px;bottom:409px;letter-spacing:0.14px;}
#tw_864{left:168px;bottom:409px;letter-spacing:0.2px;word-spacing:-0.02px;}
#tx_864{left:96px;bottom:372px;letter-spacing:0.14px;word-spacing:-0.45px;}
#ty_864{left:96px;bottom:351px;letter-spacing:0.11px;word-spacing:-0.47px;}
#tz_864{left:96px;bottom:329px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t10_864{left:96px;bottom:294px;letter-spacing:0.12px;word-spacing:-0.43px;}
#t11_864{left:96px;bottom:273px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t12_864{left:96px;bottom:251px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t13_864{left:96px;bottom:216px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t14_864{left:96px;bottom:195px;letter-spacing:0.12px;word-spacing:-0.42px;}
#t15_864{left:668px;bottom:195px;}
#t16_864{left:674px;bottom:195px;letter-spacing:0.12px;word-spacing:-0.32px;}
#t17_864{left:96px;bottom:174px;letter-spacing:0.14px;word-spacing:0.01px;}
#t18_864{left:167px;bottom:174px;}
#t19_864{left:173px;bottom:174px;letter-spacing:0.14px;word-spacing:-0.32px;}
#t1a_864{left:96px;bottom:138px;letter-spacing:-0.12px;word-spacing:0.57px;}
#t1b_864{left:160px;bottom:138px;}
#t1c_864{left:166px;bottom:138px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t1d_864{left:96px;bottom:117px;letter-spacing:0.09px;word-spacing:-0.4px;}
#t1e_864{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_864{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_864{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_864{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_864{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_864{font-size:21px;font-family:Arial-Bold_61q;color:#000;}
.s6_864{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s7_864{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts864" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg864Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg864" style="-webkit-user-select: none;"><object width="935" height="1210" data="864/864.svg" type="image/svg+xml" id="pdf864" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_864" class="t s1_864">409 </span><span id="t2_864" class="t s2_864">Software Debug and Performance Resources </span>
<span id="t3_864" class="t s1_864">AMD64 Technology </span><span id="t4_864" class="t s1_864">24593—Rev. 3.41—June 2023 </span>
<span id="t5_864" class="t s3_864">13.1.6.2 </span><span id="t6_864" class="t s3_864">Single Stepping Control Transfers </span>
<span id="t7_864" class="t s4_864">Software can enable control-transfer single stepping by setting DebugCtl[BTF] to 1 and rFLAGS[TF] </span>
<span id="t8_864" class="t s4_864">to 1. The processor automatically disables control-transfer single stepping when a debug exception </span>
<span id="t9_864" class="t s4_864">(#DB) occurs by clearing DebugCtl[BTF]. rFLAGS[TF] is also cleared when a #DB exception occurs. </span>
<span id="ta_864" class="t s4_864">Before exiting the debug-exception handler, software must set both DebugCtl[BTF] and rFLAGS[TF] </span>
<span id="tb_864" class="t s4_864">to 1 to restart single stepping. </span>
<span id="tc_864" class="t s4_864">When enabled, this single-step mechanism causes a #DB exception to occur on every branch </span>
<span id="td_864" class="t s4_864">instruction, interrupt, or exception. Debuggers can use this capability to perform a “coarse” single step </span>
<span id="te_864" class="t s4_864">across blocks of code (bound by control transfers), and then, as the problem search is narrowed, switch </span>
<span id="tf_864" class="t s4_864">into a “fine” single-step mode on every instruction (DebugCtl[BTF] = 0 and rFLAGS[TF] = 1). </span>
<span id="tg_864" class="t s4_864">Debuggers can use both the single-step mechanism and recording mechanism to support full backward </span>
<span id="th_864" class="t s4_864">and forward tracing of control transfers. </span>
<span id="ti_864" class="t s5_864">13.1.7 </span><span id="tj_864" class="t s5_864">Debug Breakpoint Address Masking </span>
<span id="tk_864" class="t s4_864">The Breakpoint Address Extension feature extends the DR[0-3] breakpoint capabilities. Processors </span>
<span id="tl_864" class="t s4_864">with this extension support address mask registers corresponding to each of the DR[0-3] breakpoint </span>
<span id="tm_864" class="t s4_864">registers, in the form of DR[0-3]_ADDR_MASK MSRs. These masks may be used to increase the </span>
<span id="tn_864" class="t s4_864">range of breakpoints by excluding address bits from the breakpoint match. Each bit set to one excludes </span>
<span id="to_864" class="t s4_864">the corresponding address bit from the breakpoint comparison. Mask bits 11:0 may be used to expand </span>
<span id="tp_864" class="t s4_864">instruction fetch breakpoint ranges up to a 4KB page, while mask bits 31:12 have no effect on </span>
<span id="tq_864" class="t s4_864">instruction breakpoints. For DR0 only, the full mask field (31:0) may be used to qualify data </span>
<span id="tr_864" class="t s4_864">breakpoint matches. This extension is signified by CPUID Fn8000_0001_ECX[26]=1. </span>
<span id="ts_864" class="t s4_864">An additional extension expands the data breakpoint masking capability of DR0 to the other </span>
<span id="tt_864" class="t s4_864">breakpoint registers, and extends instruction breakpoint masking to bits 31:0 for all registers. This is </span>
<span id="tu_864" class="t s4_864">signified by CPUID Fn8000_0001_ECX[30]=1. </span>
<span id="tv_864" class="t s5_864">13.1.8 </span><span id="tw_864" class="t s5_864">Last Branch Record Stack </span>
<span id="tx_864" class="t s4_864">Processors with CPUID Fn8000_0022_EAX[LbrStack] = 1 support Last Branch Record Stack (LBR </span>
<span id="ty_864" class="t s4_864">Stack). The LBR Stack records the From and To IP for the LBR_ SIZE = CPUID </span>
<span id="tz_864" class="t s4_864">Fn8000_0022_EBX[LbrStackSize] most recent control-transfer instructions. </span>
<span id="t10_864" class="t s4_864">LBR Stack recording is enabled by setting DebugExtnCtl [LBRV2EN] = 1. LBR Stack recording is </span>
<span id="t11_864" class="t s4_864">independent of Last Branch Record (LBR). DebugCtl[LBR] does not need to be set to 1 for the </span>
<span id="t12_864" class="t s4_864">processor to start recording to the LBR Stack. </span>
<span id="t13_864" class="t s4_864">Software can access the contents of the LBR stack using LastBranchStackFromIp and </span>
<span id="t14_864" class="t s4_864">LastBranchStackToIp MSRs. The format of these MSRs is shown in Figure 13</span><span id="t15_864" class="t s6_864">-</span><span id="t16_864" class="t s4_864">7 on page 399 and </span>
<span id="t17_864" class="t s4_864">Figure 13</span><span id="t18_864" class="t s6_864">-</span><span id="t19_864" class="t s4_864">8 on page 400. </span>
<span id="t1a_864" class="t s4_864">Table 13</span><span id="t1b_864" class="t s6_864">-</span><span id="t1c_864" class="t s4_864">3, “Types of Branch Records” shows the types of branch records based on the values of </span>
<span id="t1d_864" class="t s4_864">LastBranchStackToIp[SPEC] and LastBranchStackToIp[V]. </span>
<span id="t1e_864" class="t s7_864">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
