================================================================================ 
Commit: d4c4ccf95f86532babffed8aa8022be50bd119ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 16:42:27 2024 -0700 
-------------------------------------------------------------------------------- 
Added Sipkg.dec for LNL.3093.90

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 75755252d803f3e8ced2723f361518a454b48010 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:51:59 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_program_platform_Daily Daily Updating Version/ID: LunarLake_3093_90

Hsd-es-id: N/A"
Original commit date: Tue Mar 19 10:01:36 2024 -0700
Original commit hash: a1a2510a629f9da51e0e31f6c762de8b558104dc

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c893062462a058297292b21ca257deaac5668246 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:51:45 2024 -0700 
-------------------------------------------------------------------------------- 
Update in Priority MSR for RP feature

[Issue Description]
In the ACPI CPC object in the SSDT table:
MSR-0xC8F CLOS width is not correct

[Resolution]
FOR MSR-0XC8F:
Updated width for CLOS in ACPI CCP Object

Package/Module: OneSiliconPkg

[Impacted Platform]
LNL

Hsd-es-id: 16023400180
Original commit date: Tue Feb 27 11:51:57 2024 +0530
Change-Id: Id44ffed2d25ac61d2fdf8875c2c378a4ab1328f3
Original commit hash: ab8f04a4e653249a37795e23c33f47aa1d5aae73

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/Cpu0Hwp.asl

================================================================================ 
Commit: dcbcd7651758cb92a75be34e0bdeb7a0a8125a7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:51:31 2024 -0700 
-------------------------------------------------------------------------------- 
[LNL] HgNvs.asl missing

[Issue Description]
HgNvs.asl is missing

[Resolution]
Update the HgNvs.aht file correctly

Package/Module: OneSiliconPkg, LunarLakeBoardPkg

[Impacted Platform]
LNL

Hsd-es-id: 14021667583
Original commit date: Wed Mar 6 14:16:48 2024 +0530
Change-Id: I15a96a91a0aaa6b3ee79bc57481b3203fc2b4853
Original commit hash: 37e30efa7ff0208d8a4fe179aaebbf55bc0374fa

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
LunarLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/DSDT.ASL

================================================================================ 
Commit: c406e475057fe924a77cbaf79d65c5162c60fc2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:51:17 2024 -0700 
-------------------------------------------------------------------------------- 
[LNL] HSTI compares MSR PRMRR MASK with IMR PRMRR LIMIT

[Issue Description]
0x0006002B error string is captured in HSTI debug log

[Resolution]
- Calculate limit from MSR PRMRR BASE and MASK for
comparison against IMR PRMRR.
- Update GetImrPrmrrMaskOffset function name to GetImrPrmrrLimitOffset

Package/Module: PlatSamplePkg/HstiIhvDxe

[Impacted Platform]
ALL

Hsd-es-id: 16023268503
Original commit date: Tue Feb 6 09:01:36 2024 -0800
Change-Id: I96808d58c7993a900232147bd2cf92b9b75aeb6b
Original commit hash: 02e9dad49389eccf0cc7be794016500b0ea18252

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c
OneSiliconPkg/Fru/LnlCDie/Library/NguInfoLib/NguInfoLib.c
OneSiliconPkg/IpBlock/Noc/Include/Library/NguInfoLib.h

================================================================================ 
Commit: 8ab951f84365b403a872491ca7eb9bdd1b9087c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:51:04 2024 -0700 
-------------------------------------------------------------------------------- 
HSTI Update PRMRR Working Test

[Issue Description]
PRMRR Working Test didn't account for PRMRR Vld bit

[Resolution]
Execute PRMRR Working Test only when Vld bit is set

Package/Module: PlatSamplePkg/HstIhvDxe

[Impacted Platform]
ALL

Hsd-es-id: 18036794380
Original commit date: Wed Feb 28 03:49:02 2024 -0800
Change-Id: I25be2f338f858bbf37a16f6a786d6c072b250764
Original commit hash: d8b7fc530b41d6a0b302c7f587c8ec6ab9646160

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c

================================================================================ 
Commit: 754bb9545203a3764684843fc2e347b0d55961c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:50:51 2024 -0700 
-------------------------------------------------------------------------------- 
Removed the ASLE interrupt code from Gfx ACPI

[Issue Description]
BIOS should avoid setting ASLE interrupt bit for
Igfx as it is not more valid and used by Gfx driver.
It caused a side effect by not restoring SRIOV PCIe register
during warm or cold reset.

[Resolution]
Remove IGFX ASLE interrupt bit programming from BIOS.

Package/Module: IpBlock/Graphics

[Impacted Platform]
ALL

Hsd-es-id: 16023434734
Original commit date: Wed Feb 21 22:16:52 2024 +0530
Change-Id: Ifdd7f38d7b317331e602710d18aaf0d38a656584
Original commit hash: 107296635599c196b2e85a63e24d1fa0e64b8898

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxCommon.asl
OneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxOpRn.asl

================================================================================ 
Commit: b7a08753a9c5e509cd634a4faf673e7cc7bb51ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:50:39 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS to ForcePower the Retimer when doing the retimer capsule update

[Feature Description]
BIOS should assert FORCE_POWER GPIO after sending FW update mode
command to EC, and de-assert the GPIO before sending restore command
to EC.
EC is still responsible to drive POWER pin

Package/Module:
LunarLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib
TcssCapsuleFeaturePkg/Library/FmpDeviceLibTbtRetimer
TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib

[Impacted Platform]
LNL.

Hsd-es-id: 15015628410
Original commit date: Thu Mar 7 12:37:52 2024 +0800
Change-Id: If264b35ab73941c14ad1f3e716593fcb0e61d7fc
Original commit hash: 4625c940831e03c0461ba8848d0e267a975ccccc

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Tcss/TcssCapsuleFeaturePkg/Include/FmpLastAttemptStatus.h
Features/Tcss/TcssCapsuleFeaturePkg/Include/Library/TbtRetimerNvmUpdateLib.h
Features/Tcss/TcssCapsuleFeaturePkg/Include/TbtRetimerNvm.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibDiscreteTbt/FmpDeviceLibDiscreteTbt.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDevice.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.h
Features/Tcss/TcssCapsuleFeaturePkg/TcssCapsuleFeaturePkg.dec
LunarLakeBoardPkg/BoardInitAdvanced/BoardInitAdvancedPei/BoardInitAdvancedPreMem.inf
LunarLakeBoardPkg/BoardPkg.dec
LunarLakeBoardPkg/BoardSupport/LunarLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
LunarLakeBoardPkg/Features/TcssCapsuleUpdate/RetimerCapsuleSupportDriver/RetimerCapsuleUpdate.c
LunarLakeBoardPkg/Features/TcssCapsuleUpdate/RetimerCapsuleSupportDriver/RetimerCapsuleUpdate.inf
LunarLakeBoardPkg/Features/TcssCapsuleUpdate/RetimerCapsuleSupportDriver/TbtPdRetimerDevice.c
LunarLakePlatSamplePkg/Include/Library/DxeFirmwareVersionInfoLib.h
LunarLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
LunarLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: c5e768c5ec75a4cc892d8b3f8f10b31120f0e755 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:50:26 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_program_platform_Daily Daily Updating Version/ID: LunarLake_3093_89

Hsd-es-id: N/A"
Original commit date: Tue Mar 19 09:08:29 2024 -0700
Original commit hash: 3994fcb63d6012e3f430e9093de4953d8a145b98

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 68d162880bc9cbebe62644aa87bf727c272098db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:50:13 2024 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] Program sub system identifier in correct priority order

[Issue Description]
Need to modify current Subsystem Identifier based on THC
setup page.

[Resolution]
Program sub system identifier in correct priority order to
accommodate THC NULL driver in OS.

Package/Module: OneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16023499396
Original commit date: Fri Mar 8 10:07:05 2024 +0530
Change-Id: If8a1ccae6bdaa693ab2ebdc6d667106b94830a2c
Original commit hash: cd772edc8006d0829bd023c0f3136f22b3d90ac8

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/LibraryPrivate/PeiSiSsidLib/PeiSiSsidLib.c

================================================================================ 
Commit: 4730555106aa4d2a9cd1a7fb0094d8288eddbe82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:50:00 2024 -0700 
-------------------------------------------------------------------------------- 
[TSE] Fixed BlockIoCrypto protocol to correctly report AlignIo

[Issue Description]
The BlockIoCrypto protocol was incorrectly reporting the Media.AlignIo
value instead of the expected CryptoMedia.AlignIo value.

[Resolution]
The BlockIoCrypto protocol now properly reports the CryptoMedia data
structure, which is initialized with the same values as Media but with
an updated AlignIo field reflecting the 16B alignment requirement from
TSE.

To ensure validity, a check is performed to verify consistency between
the Media and TSE's CryptoMedia alignment requirements: if 16 is not a
multiple of Media.IoAlign, TSE is disabled for the corresponding block
device.

Refactored code to encapsulate TSE requirements checks in a standalone
function.

Package/Module:
TseNvmExpressDxe

[Impacted Platform]
All

Hsd-es-id: 22019588820
Original commit date: Wed Mar 6 09:11:05 2024 -0800
Change-Id: Idb204b5061dc3585667d1cd049cdb77ed6875109
Original commit hash: 4634c61e0f13cd785aa3d7c7c7eff191bf59ced8

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpress.c
Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpress.h

================================================================================ 
Commit: 1fa7840adf874a5152618379640173162c7ea928 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:49:35 2024 -0700 
-------------------------------------------------------------------------------- 
[SOC I/O] Custom PCI Subsystem ID support for THC.

[Feature Description]
- Added setup option for THC Mode as None.
- For existing THC mode options SPI/I2C added option/
- Setup knobs/FSP UPD's to provide custom sub-system ID
and sub-system vendor ID.
- Program custom ID's for both the ports and skip defaults.

Package/Module:
OneSiliconPkg
LunarLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 16023305118
Original commit date: Thu Feb 8 10:25:21 2024 +0530
Change-Id: I7fa60efb467d9560c79e94e355d785827e57eea1
Original commit hash: eb9c5764b1cd34faf8bfaf187656c4417d860f60

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
LunarLakeFspPkg/Upd/FspsUpd.dsc
LunarLakePlatSamplePkg/Include/SetupVariable.h
LunarLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
LunarLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c
LunarLakePlatSamplePkg/Setup/PchSetup.uni
LunarLakePlatSamplePkg/Setup/PchThcController.hfr
LunarLakePlatSamplePkg/Setup/PchThcStringPool.hfr
OneSiliconPkg/Fru/LnlSoc/CommonLib.dsc
OneSiliconPkg/Fru/LnlSoc/Library/PeiDxeSmmPchInfoLib/PchInfoLibLnl.c
OneSiliconPkg/Fru/LnlSoc/LibraryPrivate/PeiLnlSocInitLib/PeiLnlSocInitLib.inf
OneSiliconPkg/Fru/LnlSoc/LibraryPrivate/PeiLnlSocInitLib/PeiLnlSocInitLibFsp.inf
OneSiliconPkg/Fru/LnlSoc/LibraryPrivate/PeiThcPolicyLib/PeiThcPolicyLibLnl.c
OneSiliconPkg/Fru/LnlSoc/LibraryPrivate/PeiThcSsidInitLib/PeiThcInitSsidLib.inf
OneSiliconPkg/Fru/LnlSoc/LibraryPrivate/PeiThcSsidInitLib/PeiThcSsidInit.c
OneSiliconPkg/Fru/LnlSoc/LibraryPrivate/ThcSocLib/ThcSocLib.c
OneSiliconPkg/Fru/LnlSoc/LibraryPrivate/ThcSocLib/ThcSocLib.inf
OneSiliconPkg/Fru/LnlSoc/PeiLib.dsc
OneSiliconPkg/Fru/LnlSoc/SocInit/Dxe/PchInitDxe.c
OneSiliconPkg/Fru/LnlSoc/SocInit/Dxe/PchInitDxe.inf
OneSiliconPkg/Include/ConfigBlock/Thc/ThcConfig.h
OneSiliconPkg/Include/Library/PeiSiSsidLib.h
OneSiliconPkg/IpBlock/Thc/IncludePrivate/Library/PeiThcInitLib.h
OneSiliconPkg/IpBlock/Thc/IncludePrivate/Library/ThcConfigurePrivateLib.h
OneSiliconPkg/IpBlock/Thc/IncludePrivate/Library/ThcInitSsidHob.h
OneSiliconPkg/IpBlock/Thc/IncludePrivate/Library/ThcSocLib.h
OneSiliconPkg/IpBlock/Thc/IncludePrivate/Register/ThcRegs.h
OneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiDxeSmmThcPrivateLib/PeiDxeSmmThcPrivateLib.inf
OneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiDxeSmmThcPrivateLib/ThcConfigurePrivateLib.c
OneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
OneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLib/PeiThcPolicyLib.c
OneSiliconPkg/LibraryPrivate/PeiSiSsidLib/PeiSiSsidLib.c
OneSiliconPkg/LibraryPrivate/PeiSiSsidLib/PeiSiSsidLib.inf
OneSiliconPkg/Pch/Include/Library/PchInfoLib.h
OneSiliconPkg/Product/LunarLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: eb62c597a8ff9b1d87e165d67a782c49ebd67803 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:49:21 2024 -0700 
-------------------------------------------------------------------------------- 
Wrong Gbe Version is Reflecting in CSME MEInfo Tool.

[Issue Description]
GBE version byte ws getting changed due to wrong size.

[Resolution]
The MAC address size is 3 words i.e 6bytes, but the current
implementation considered the address size to be 6words.
Because of which apart from MAC address, unnecessary bytes were
also getting changed. Now the MAC address size if made to 3 words
which updates only first 6 bytes in the GBE region.
Making sure to be on bank1 before updating the mac to GBE region.

Package/Module:
LunarLakePlatSamplePkg

[Impacted Platform]
LNL

Hsd-es-id: 16022872588
Original commit date: Mon Feb 19 03:31:37 2024 -0800
Change-Id: I5bf953259636044c1c8cc95151bdf3c9c496b613
Original commit hash: 76ec53565528538c06f7d5d592bb479a529130b6

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateInit.c

================================================================================ 
Commit: 7fd8be1555cca20247e094aef459a18fabcea0d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:49:08 2024 -0700 
-------------------------------------------------------------------------------- 
Enable BT PCIE interface keyboard as ConIn device

[Feature Description]
Enable BT PCIE interface keyboard as ConIn device

Package/Module:
BluetoothPkg

[Impacted Platform]
ALL

Hsd-es-id: 16023542771
Original commit date: Fri Mar 15 12:30:44 2024 +0800
Change-Id: Idff5a83b60de9e62ada09449b642dbd9baf9589d
Original commit hash: 28b650fe880e7b111359cfade35e31ccecac90de

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/HidKbDxe/HidKbDxe.c
Features/BluetoothPkg/HidKbDxe/HidKbDxe.inf

================================================================================ 
Commit: 1aec8113289d7da2926c1d704350adf0368693ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:48:55 2024 -0700 
-------------------------------------------------------------------------------- 
[CNVi] Move ACPI GUID lock indicator for Common

[Feature Description]
Move Guid Lock from Test menu to CnvFeaturePkg

Package/Module:
CnvFeaturePkg

[Impacted Platform]
LunarLake

Hsd-es-id: 14021904077
Original commit date: Sun Mar 17 20:00:29 2024 -0700
Change-Id: I4d7b78438ec6e052268abd1fae924c0a906082b3
Original commit hash: a2089d0d5ae4a4eaf1acc2c633767094b78f57af

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenu.uni
Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenuVfr.vfr

================================================================================ 
Commit: 68c47019ae6052970ba4c2070061cb917372ee17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:48:43 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_program_platform_Daily Daily Updating Version/ID: LunarLake_3093_88

Hsd-es-id: N/A"
Original commit date: Tue Mar 19 06:41:00 2024 -0700
Original commit hash: 0bff61a9226177c10309b300747b15c01e63fd11

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1da8a1a0c461ff0a6660830c95ae22877a68aeb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:48:30 2024 -0700 
-------------------------------------------------------------------------------- 
Update MRC Green Payload for MRC build revision 0.1.72.0

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Fri Mar 15 13:21:06 2024 -0700
Original commit hash: 32df0b9d4d7d67a20de83827ffbb77b089de0737

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/UcManagement/MrcUcPayloadData.c

================================================================================ 
Commit: 76c09169fc7c7b3aa20647257e1d5ae296f21f99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:48:17 2024 -0700 
-------------------------------------------------------------------------------- 
Update MrcVersion.h and ReleaseNotes to 0.1.72.0

[Issue Description]
Need to update lunarlake_family to the most recent MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22019618008
Original commit date: Fri Mar 15 09:34:29 2024 -0700
Change-Id: Ic56d79b11c81fb611cb2859fb1661286b6c147a3
Original commit hash: 22987f8fad0daf1d54094ea92939aab9042e4bd2

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakePlatSamplePkg/Include/SetupVariable.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: e2546d4fee50473fa9c01a977dc63ff68ab8d926 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:48:04 2024 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.71.10

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Wed Mar 13 06:53:14 2024 +0000
Original commit hash: 0717c591f79af6cce6bd9c17c1ed64fcfcc0d39a

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: cdf538f40393fc0027a1c75d1551d15a5d1d4000 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:47:52 2024 -0700 
-------------------------------------------------------------------------------- 
[LNL] Store and Load default SPD and DqDqs Data

[Feature Description]
- Store the SPD Data and DqDqs values in code and load it by default.
- LNL MOP has only one config, hence this will allow OEMs to skip the
Platform code that populates this structures.

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] all

Hsd-es-id: 22019216628
Original commit date: Mon Dec 18 12:30:15 2023 -0800
Change-Id: I95d3bf6bda9e35b24268d7ad3be40509c760dc46
Original commit hash: c15a0f3297c240a857cd764789ae0a32304c6e35

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemPolicyLib/PeiMemPolicyLib.c

================================================================================ 
Commit: f1a11bf03be48623dbcb985c35647eb52e6fef67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:47:39 2024 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.71.9

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Tue Mar 12 18:36:44 2024 +0000
Original commit hash: 4fdda9eda7936aa4f8a9e0122a702388096b0be1

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 228e0c8e1072b9b530bfbc579d4a8e151e019874 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:47:26 2024 -0700 
-------------------------------------------------------------------------------- 
[LNL | LP5] Convert stats framework timing to be in uS

[Feature Description]
- Update GetCpuTimeMicroSec() in Green MRC to support Xtensa timer
- Use GetCpuTimeMicroSec to get the CPU time in the Stats API.
- Add stub implementation for GetCpuTimeMicroSec() in GreenStub.c
Stats framework not intended to run in Green Headless
- Corrected print levels from NOTE to TIME in MrcStatisticsTracker.c
- Keep Stats FW phase time printout in [ms], and custom time phases
are printed in [us]
- Do not print "Between Call Table" phase statistics by default
- Remove redundant "Table of Contents" level one header in documentation
MD (fixes doxygen title when we port to n+1)

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] all

Hsd-es-id: 22018403520
Original commit date: Mon Dec 4 18:24:11 2023 -0800
Change-Id: I0b2c383c2a5337445df125b45b037871f735e3f3
Original commit hash: 6eece16bd1d3df9e9b42747cf29d76a7273965a7

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcStatisticsTrackerConfig.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Api/MrcStatisticsTracker.c

================================================================================ 
Commit: 6950b67834aa04c1dd6d885ead64cb6fef156805 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:47:13 2024 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.71.8

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Mon Mar 11 22:42:54 2024 +0000
Original commit hash: 2d036952cf2b3a420249d7910e2998737c9b80bc

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 0188c8c0d39471542a6ece6a42f69a2ce54b1988 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:47:00 2024 -0700 
-------------------------------------------------------------------------------- 
[LNL] B0 MC Register Update - PH_WEIGHT, MAX_RPQ_CAS

[Feature Description]
- program MC0_CH0_CR_SC_ADAPTIVE_PCIT.PH_WEIGHT 0x0
(prev value incorrect)
- remove MC0_CH0_CR_WMM_READ_CONFIG.MAX_RPQ_CAS = 0x8
(register field will already be programmed to 0x8)

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] all

Hsd-es-id: 14021776866
Original commit date: Tue Feb 27 16:03:15 2024 -0800
Change-Id: I73d839d395181cd3338232953c862b28038cd180
Original commit hash: 84fb918afbc80ad54989ddee4d4a60a03aa24920

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c

================================================================================ 
Commit: af1ec8813d79de28c6d37aa2db0358c73ea86abd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:46:45 2024 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.71.7

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Mon Mar 11 21:54:02 2024 +0000
Original commit hash: acfba6d16e4a9505510b1077a83aac325aed769c

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 31c87597a743c0c66949e8a2de4373840680c65c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:46:20 2024 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.71.6

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Fri Mar 8 07:40:41 2024 +0000
Original commit hash: bd7ac1d9438f3d202327386e36aefe3d13369cb4

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 6b931bea2e98867015ace42e28c65159eb66f1f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:46:06 2024 -0700 
-------------------------------------------------------------------------------- 
[LNL] Port from MTL: Change Cmos Print Level Override Behavior

[Feature Description]
CMOS-based print debug level override in MRC wrapper depends on a
specific default value, which may not be present in some cases.
Remove this override and use the existing MRC CMOS debug override
mechanism to control serial debug level (we already have existing CMOS
bit to enable LEVEL_TIME).
Added a new CMOS bit [1] at offset 0xD8, to skip SAGV override:
[Bit1] = 0: SAGV override using bit [0];
1: SAGV is Auto (use existing MRC config, do not override)

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] all

Hsd-es-id: 15015065688
Original commit date: Thu Jan 18 13:53:30 2024 -0800
Change-Id: I31438f4208b41b97243430894d5e104190cf88eb
Original commit hash: c37159828c53ff7d0b4f77df549e02f077d3e5e3

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/MemoryInit.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcInterface.h

================================================================================ 
Commit: ea814f583c5b1eddd7023aad15e7585773e05548 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:45:53 2024 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.71.5

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Thu Mar 7 19:15:18 2024 +0000
Original commit hash: 63ffdff8dc84dfd130057d49aee02faf1d1be4b9

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: fe8613005bf6fbc87b88832f677b0bc4d8a0b8aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:45:41 2024 -0700 
-------------------------------------------------------------------------------- 
[LNL] Add IBECC config per SAGV also during when ReplicaSAGV enabled

[Feature Description]
IBECC config is lost between SAGV switch (to same point)
when ReplicateSAGV is enabled.

Adding the IBECC config into the ReplicaSAGV switch loop and disabling
the call table call in the ReplicaSAGV case

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] all

Hsd-es-id: 13011703835
Original commit date: Thu Mar 7 13:11:40 2024 +0200
Change-Id: Ice032e6e6de8ed932ee974b801690fca3a2c7b2d
Original commit hash: 16b4f63ba34e843ac017636a472b3823764d4fbf

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Api/BlueMrcStartMemoryConfiguration.c

================================================================================ 
Commit: 450edfdcace3365766bf78ab088452415b70f923 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:45:28 2024 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.71.4

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Thu Mar 7 04:50:06 2024 +0000
Original commit hash: 373540d4b93b33cda64aad924eb67092f6f32ff2

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 49a81b42892c9af606855d92c48e5117dd58fc74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:45:02 2024 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.71.3

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Thu Mar 7 00:14:59 2024 +0000
Original commit hash: f8997e8fce71448cf0d0d91944a13c12c6d86524

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: aa04ed5ab650fa7f6037ff4bac3129943ab6ef8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:44:36 2024 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.71.2

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Wed Mar 6 04:16:13 2024 +0000
Original commit hash: f4f312b09336ec6cd4d58c79a658dee434429506

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 6bcadaa3855925b4458bc98f750de7b529eb165e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:44:23 2024 -0700 
-------------------------------------------------------------------------------- 
[LNL] Phy settings for FastLock and RcvenFFMuxSel

[Feature Description]
PHY init changes for B0:
- DataControl6.rcvenffmuxsel_byte0/1 = 1
- DLLTIMERCONTROL.FastLockCtrTX/RXDL = (Freq < 3200) ? 2 : 4
(in DATASHARED / CCCSHARED / COMP)
- Enable DLL FastLock on all frequencies
- Disable all weaklock (added Tx Weaklock input parameter)

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] all

Hsd-es-id: 22019570537
Original commit date: Tue Mar 5 17:21:50 2024 -0800
Change-Id: Ib357fc021a86ef242433cbd60dcf62606e4d2046
Original commit hash: 233cf28198813ece5dbee3db739eb106678ee64a

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
LunarLakeFspPkg/Upd/FspmUpd.dsc
LunarLakePlatSamplePkg/Include/SetupVariable.h
LunarLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
LunarLakePlatSamplePkg/Setup/SaSetup.hfr
LunarLakePlatSamplePkg/Setup/SaSetup.uni
OneSiliconPkg/Include/ConfigBlock/Memory/Ver5/MemoryConfig.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Api/BlueMrcGeneral.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcInterface.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemPolicyLib/PeiMemPolicyLib.c

================================================================================ 
Commit: 6be1ec5f8eda90bc11c345fabdd6670f58364519 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:44:09 2024 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.71.1

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Wed Feb 28 20:55:37 2024 +0000
Original commit hash: 2e1619a0c6e3308baef1becc9076b15856cb7df2

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 5d16493d9168a33b50069c654953b147e11136bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:43:57 2024 -0700 
-------------------------------------------------------------------------------- 
[LNL] Disable CS ODT, tune WrDSCtl and readjust tXP

[Feature Description]
- Disable CS ODT to save power and improve performance as we can use
tXP instead of tPDXCSODTON.
- Change WrDSCtl from 35 to 40 Ohm

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] all

Hsd-es-id: 14021728353
Original commit date: Fri Feb 23 12:27:39 2024 -0800
Change-Id: Icee56736b990bd27165e04dc42e20aaa235fd585
Original commit hash: 878ed1615cc37098c9b3b09549177ca9696657f0

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Api/BlueMrcGeneral.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c

================================================================================ 
Commit: b716e5604dbeacffb5e86947c2cf23cf22d80d3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:43:44 2024 -0700 
-------------------------------------------------------------------------------- 
Update MrcVersion.h and ReleaseNotes to 0.1.71.0

[Issue Description]
Need to update lunarlake_family to the most recent MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22019470651
Original commit date: Tue Feb 27 15:28:20 2024 -0700
Change-Id: I337f8055fbe5c83c435a6f6e759eb5cd4a1b3ca3
Original commit hash: 0d89c6c8122cf00bead99626576916dc684dc0c2

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 0927885a22e57a8722fc4e9b16daf4dc9cdfaefb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:43:30 2024 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.70.1

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Thu Mar 14 06:27:36 2024 +0000
Original commit hash: 36b1cf9ab40bc0b07b39f644eec5b7f0f2aff410

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 2b68492359f3db56ef53e2e0b1d4623dc58193cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:43:17 2024 -0700 
-------------------------------------------------------------------------------- 
PO BIOS support

[Feature Description]
Power On Changes for LNLM AI Dev Kit
Platform specific dsc file changes,
RTD3 flow and XHCI changes

Package/Module:
LunarLakeBoardPkg

[Impacted Platform]
LNL-Mx AI Dev Kit

Hsd-es-id: 16023168547
Original commit date: Mon Feb 26 16:43:47 2024 +0530
Change-Id: I36bf1fc0cca210d184b71748a0a84b3cefedddfb
Original commit hash: 1678b49c095f70a634cd1e07703dfbb497197f25

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
LunarLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/LnlMxAiDevKitRtd3.asl
LunarLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciLnlMxAiDevKit.asl
LunarLakeBoardPkg/BoardInitAdvanced/BoardInitAdvancedPei/BoardInitAdvancedPostMem.c
LunarLakeBoardPkg/BoardPkg.dsc
LunarLakeBoardPkg/BoardSupport/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
LunarLakeBoardPkg/BoardSupport/LunarLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
LunarLakeBoardPkg/Include/PlatformBoardId.h
LunarLakeBoardPkg/LunarLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
LunarLakeBoardPkg/LunarLakeBoards/BoardVpdPcdsInit/LnlM/SkuIdLnlMxAiDevKit.dsc
LunarLakeBoardPkg/LunarLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
LunarLakePlatSamplePkg/Features/PlatformData/Acpi/PlatformData.asl
LunarLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
LunarLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 3f17f34496c89504c760a8612f76dd3c9b0da61f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Apr 1 11:42:41 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_program_platform_Daily Daily Updating Version/ID: LunarLake_3093_87

Hsd-es-id: N/A"
Original commit date: Mon Mar 18 23:19:22 2024 -0700
Original commit hash: daf6d0327ea29fea0d8ef4c66d06c0daf1c9deaf

-------------------------------------------------------------------------------- 
[Changed Files]
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/LunarLake_FSP_Integration_Guide.chm
Doxygen/LunarLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
OneSiliconPkg/SiPkg.dec
