{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745838556129 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745838556130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 28 19:09:15 2025 " "Processing started: Mon Apr 28 19:09:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745838556130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745838556130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vibration_clearing -c vibration_clearing " "Command: quartus_map --read_settings_files=on --write_settings_files=off vibration_clearing -c vibration_clearing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745838556131 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745838556394 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745838556394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.21/vibration_clearing/code/vibration_clearing_rtl.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.21/vibration_clearing/code/vibration_clearing_rtl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vibration_clearing_rtl " "Found entity 1: vibration_clearing_rtl" {  } { { "../code/vibration_clearing_rtl.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing_rtl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745838561294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745838561294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.21/vibration_clearing/code/vibration_clearing.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.21/vibration_clearing/code/vibration_clearing.v" { { "Info" "ISGN_ENTITY_NAME" "1 vibration_clearing " "Found entity 1: vibration_clearing" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745838561297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745838561297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.21/vibration_clearing/code/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.21/vibration_clearing/code/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../code/timer.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745838561299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745838561299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.21/vibration_clearing/code/number_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.21/vibration_clearing/code/number_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 number_display " "Found entity 1: number_display" {  } { { "../code/number_display.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/number_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745838561310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745838561310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.21/vibration_clearing/code/counter_m.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.21/vibration_clearing/code/counter_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_M " "Found entity 1: counter_M" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/counter_M.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745838561312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745838561312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.21/vibration_clearing/code/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.21/vibration_clearing/code/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../code/clk_div.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/clk_div.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745838561315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745838561315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.21/vibration_clearing/code/bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.21/vibration_clearing/code/bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "../code/bin2bcd.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745838561318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745838561318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.21/vibration_clearing/code/bcd_displayer.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.21/vibration_clearing/code/bcd_displayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_displayer " "Found entity 1: bcd_displayer" {  } { { "../code/bcd_displayer.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/bcd_displayer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745838561322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745838561322 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vibration_clearing " "Elaborating entity \"vibration_clearing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745838561358 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..1\] vibration_clearing.v(5) " "Output port \"LEDG\[7..1\]\" at vibration_clearing.v(5) has no driver" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745838561359 "|vibration_clearing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vibration_clearing_rtl vibration_clearing_rtl:u_vc " "Elaborating entity \"vibration_clearing_rtl\" for hierarchy \"vibration_clearing_rtl:u_vc\"" {  } { { "../code/vibration_clearing.v" "u_vc" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745838561360 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "vibration_clearing_rtl.v(25) " "Verilog HDL Conditional Statement error at vibration_clearing_rtl.v(25): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "../code/vibration_clearing_rtl.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing_rtl.v" 25 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745838561361 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vibration_clearing_rtl.v(35) " "Verilog HDL assignment warning at vibration_clearing_rtl.v(35): truncated value with size 32 to match size of target (5)" {  } { { "../code/vibration_clearing_rtl.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing_rtl.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745838561361 "|vibration_clearing|vibration_clearing_rtl:u_vc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "time_cnt vibration_clearing_rtl.v(24) " "Verilog HDL Always Construct warning at vibration_clearing_rtl.v(24): inferring latch(es) for variable \"time_cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "../code/vibration_clearing_rtl.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing_rtl.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745838561361 "|vibration_clearing|vibration_clearing_rtl:u_vc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "timeup vibration_clearing_rtl.v(24) " "Verilog HDL Always Construct warning at vibration_clearing_rtl.v(24): inferring latch(es) for variable \"timeup\", which holds its previous value in one or more paths through the always construct" {  } { { "../code/vibration_clearing_rtl.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing_rtl.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745838561361 "|vibration_clearing|vibration_clearing_rtl:u_vc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeup vibration_clearing_rtl.v(24) " "Inferred latch for \"timeup\" at vibration_clearing_rtl.v(24)" {  } { { "../code/vibration_clearing_rtl.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing_rtl.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745838561362 "|vibration_clearing|vibration_clearing_rtl:u_vc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_cnt\[0\] vibration_clearing_rtl.v(24) " "Inferred latch for \"time_cnt\[0\]\" at vibration_clearing_rtl.v(24)" {  } { { "../code/vibration_clearing_rtl.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing_rtl.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745838561362 "|vibration_clearing|vibration_clearing_rtl:u_vc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_cnt\[1\] vibration_clearing_rtl.v(24) " "Inferred latch for \"time_cnt\[1\]\" at vibration_clearing_rtl.v(24)" {  } { { "../code/vibration_clearing_rtl.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing_rtl.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745838561362 "|vibration_clearing|vibration_clearing_rtl:u_vc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_cnt\[2\] vibration_clearing_rtl.v(24) " "Inferred latch for \"time_cnt\[2\]\" at vibration_clearing_rtl.v(24)" {  } { { "../code/vibration_clearing_rtl.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing_rtl.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745838561362 "|vibration_clearing|vibration_clearing_rtl:u_vc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_cnt\[3\] vibration_clearing_rtl.v(24) " "Inferred latch for \"time_cnt\[3\]\" at vibration_clearing_rtl.v(24)" {  } { { "../code/vibration_clearing_rtl.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing_rtl.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745838561362 "|vibration_clearing|vibration_clearing_rtl:u_vc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_cnt\[4\] vibration_clearing_rtl.v(24) " "Inferred latch for \"time_cnt\[4\]\" at vibration_clearing_rtl.v(24)" {  } { { "../code/vibration_clearing_rtl.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing_rtl.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745838561362 "|vibration_clearing|vibration_clearing_rtl:u_vc"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "vibration_clearing_rtl:u_vc " "Can't elaborate user hierarchy \"vibration_clearing_rtl:u_vc\"" {  } { { "../code/vibration_clearing.v" "u_vc" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 16 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745838561362 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745838561445 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 28 19:09:21 2025 " "Processing ended: Mon Apr 28 19:09:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745838561445 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745838561445 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745838561445 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745838561445 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745838562008 ""}
