Warning (10268): Verilog HDL information at fryer.v(207): always construct contains both blocking and non-blocking assignments File: D:/DESKTOP/WANGHAO/WORKSPACE/Verilog_FPGA/Digital System Design LAB/fryer.v Line: 207
