0.6
2019.1
May 24 2019
14:51:52
/home/shubhayu/Sem 7/FPGA/Vivado/UART_RX_TX/UART_RX_TX.sim/tx_sim/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/shubhayu/Sem 7/FPGA/Vivado/UART_RX_TX/UART_RX_TX.srcs/sources_1/imports/seven_segment/seven_seg_drive.v,1637955681,systemVerilog,,,,seven_seg_drive,,,,,,,,
/home/shubhayu/Sem 7/FPGA/Vivado/UART_RX_TX/UART_RX_TX.srcs/sources_1/new/controller.v,1637955883,verilog,,,,controller,,,,,,,,
/home/shubhayu/Sem 7/FPGA/Vivado/UART_RX_TX/UART_RX_TX.srcs/sources_1/new/uart_tx.v,1637997078,verilog,,/home/shubhayu/Sem 7/FPGA/Vivado/UART_RX_TX/UART_RX_TX.srcs/tx_sim/new/tb_uart_tx.v,,uart_tx,,,,,,,,
/home/shubhayu/Sem 7/FPGA/Vivado/UART_RX_TX/UART_RX_TX.srcs/tx_sim/new/tb_uart_tx.v,1637996763,verilog,,,,tb_uart_tx,,,,,,,,
