$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 # a $end
  $var wire  1 $ b $end
  $var wire  1 % in_c $end
  $var wire  1 ' out_c $end
  $var wire  1 & out_s $end
  $scope module full_adder $end
   $var wire  1 # a $end
   $var wire  1 $ b $end
   $var wire  1 % in_c $end
   $var wire  1 ' out_c $end
   $var wire  1 & out_s $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
0$
0%
0&
0'
#2
1$
1&
#3
1#
0$
#4
1$
0&
1'
#5
0#
0$
1%
1&
0'
#6
1$
0&
1'
#7
1#
0$
#8
1$
1&
#9
