

================================================================
== Vivado HLS Report for 'initialize_padded_memory_16_10_0_s'
================================================================
* Date:           Sun Oct 29 21:11:00 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bnn_reshape.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3553|     3553| 35.530 us | 35.530 us |  3553|  3553|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_PAD_INIT_M     |     3552|     3552|       222|          -|          -|    16|    no    |
        | + LOOP_PAD_INIT_X    |      220|      220|        22|          -|          -|    10|    no    |
        |  ++ LOOP_PAD_INIT_Y  |       20|       20|         2|          -|          -|    10|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    100|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     75|    -|
|Register         |        -|      -|      50|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      50|    175|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln46_1_fu_164_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln46_fu_142_p2    |     +    |      0|  0|  15|           8|           8|
    |m_fu_96_p2            |     +    |      0|  0|  15|           5|           1|
    |x_fu_112_p2           |     +    |      0|  0|  13|           4|           1|
    |y_fu_154_p2           |     +    |      0|  0|  13|           4|           1|
    |icmp_ln41_fu_90_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln43_fu_106_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln45_fu_148_p2   |   icmp   |      0|  0|   9|           4|           4|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 100|          42|          33|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  33|          6|    1|          6|
    |input_r_address0  |  15|          3|    7|         21|
    |m_0_reg_57        |   9|          2|    5|         10|
    |x_0_reg_68        |   9|          2|    4|          8|
    |y_0_reg_79        |   9|          2|    4|          8|
    +------------------+----+-----------+-----+-----------+
    |Total             |  75|         15|   21|         53|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |add_ln46_reg_205    |  7|   0|    8|          1|
    |ap_CS_fsm           |  5|   0|    5|          0|
    |input_addr_reg_218  |  7|   0|    7|          0|
    |m_0_reg_57          |  5|   0|    5|          0|
    |m_reg_187           |  5|   0|    5|          0|
    |x_0_reg_68          |  4|   0|    4|          0|
    |x_reg_200           |  4|   0|    4|          0|
    |y_0_reg_79          |  4|   0|    4|          0|
    |y_reg_213           |  4|   0|    4|          0|
    |zext_ln46_reg_192   |  5|   0|    6|          1|
    +--------------------+---+----+-----+-----------+
    |Total               | 50|   0|   52|          2|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | initialize_padded_memory<16, 10, 0> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | initialize_padded_memory<16, 10, 0> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | initialize_padded_memory<16, 10, 0> | return value |
|ap_done           | out |    1| ap_ctrl_hs | initialize_padded_memory<16, 10, 0> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | initialize_padded_memory<16, 10, 0> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | initialize_padded_memory<16, 10, 0> | return value |
|input_r_address0  | out |    7|  ap_memory |               input_r               |     array    |
|input_r_ce0       | out |    1|  ap_memory |               input_r               |     array    |
|input_r_we0       | out |    1|  ap_memory |               input_r               |     array    |
|input_r_d0        | out |   16|  ap_memory |               input_r               |     array    |
|input_r_q0        |  in |   16|  ap_memory |               input_r               |     array    |
+------------------+-----+-----+------------+-------------------------------------+--------------+

