# Reading D:/Programas/Quartus/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do somador_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Programas/Quartus/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/mateu/OneDrive/Faculdade/Digital/TCC/Verilog_Files {C:/Users/mateu/OneDrive/Faculdade/Digital/TCC/Verilog_Files/Somador.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:13 on Jun 01,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/mateu/OneDrive/Faculdade/Digital/TCC/Verilog_Files" C:/Users/mateu/OneDrive/Faculdade/Digital/TCC/Verilog_Files/Somador.v 
# -- Compiling module Somador
# 
# Top level modules:
# 	Somador
# End time: 16:41:13 on Jun 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/mateu/OneDrive/Faculdade/Digital/TCC/teste_somador/../Verilog_Files {C:/Users/mateu/OneDrive/Faculdade/Digital/TCC/teste_somador/../Verilog_Files/Somador_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:13 on Jun 01,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/mateu/OneDrive/Faculdade/Digital/TCC/teste_somador/../Verilog_Files" C:/Users/mateu/OneDrive/Faculdade/Digital/TCC/teste_somador/../Verilog_Files/Somador_tb.v 
# -- Compiling module Somador_tb
# 
# Top level modules:
# 	Somador_tb
# End time: 16:41:13 on Jun 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Somador_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Somador_tb 
# Start time: 16:41:15 on Jun 01,2022
# Loading work.Somador_tb
# Loading work.Somador
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# CORRECT BEHAVIOR: OUTPUT: Soma LINE 0
# CORRECT BEHAVIOR: OUTPUT: Cout LINE 0
# CORRECT BEHAVIOR: OUTPUT: Soma LINE 1
# CORRECT BEHAVIOR: OUTPUT: Cout LINE 1
# CORRECT BEHAVIOR: OUTPUT: Soma LINE 2
# CORRECT BEHAVIOR: OUTPUT: Cout LINE 2
# CORRECT BEHAVIOR: OUTPUT: Soma LINE 3
# CORRECT BEHAVIOR: OUTPUT: Cout LINE 3
# CORRECT BEHAVIOR: OUTPUT: Soma LINE 4
# CORRECT BEHAVIOR: OUTPUT: Cout LINE 4
# CORRECT BEHAVIOR: OUTPUT: Soma LINE 5
# CORRECT BEHAVIOR: OUTPUT: Cout LINE 5
# CORRECT BEHAVIOR: OUTPUT: Soma LINE 6
# CORRECT BEHAVIOR: OUTPUT: Cout LINE 6
# CORRECT BEHAVIOR: OUTPUT: Soma LINE 7
# CORRECT BEHAVIOR: OUTPUT: Cout LINE 7
# End time: 18:48:28 on Jun 01,2022, Elapsed time: 2:07:13
# Errors: 0, Warnings: 0
