#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue May  9 17:53:53 2023
# Process ID: 10632
# Current directory: D:/TKLL HDL/BTL FIFO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5580 D:\TKLL HDL\BTL FIFO\BTL FIFO.xpr
# Log file: D:/TKLL HDL/BTL FIFO/vivado.log
# Journal file: D:/TKLL HDL/BTL FIFO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/TKLL HDL/BTL FIFO/BTL FIFO.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/HDL/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 689.582 ; gain = 61.895
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/TKLL HDL/BTL FIFO/BTL FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/TKLL HDL/BTL FIFO/BTL FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIFO_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TKLL HDL/BTL FIFO/BTL FIFO.srcs/sources_1/new/FIFOa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFOa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TKLL HDL/BTL FIFO/BTL FIFO.srcs/sim_1/new/FIFO_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/TKLL HDL/BTL FIFO/BTL FIFO.sim/sim_1/behav/xsim'
"xelab -wto 0c27ca6525e6469f938b71600c511b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/HDL/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0c27ca6525e6469f938b71600c511b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFOa
Compiling module xil_defaultlib.FIFO_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIFO_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/TKLL HDL/BTL FIFO/BTL FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_tb_behav -key {Behavioral:sim_1:Functional:FIFO_tb} -tclbatch {FIFO_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source FIFO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed   1
Pushed   2
Poped   1
Pushed  10
Pushed  20
Pushed  30
Pushed  40
Pushed  50
Pushed  60
Pushed  70
------FULL------
------FULL------
------FULL------
------FULL------
------FULL------
------FULL------
Poped   2
Pushed   2
Poped  10
Poped  20
Poped  30
Poped  40
Pushed 140
Poped  50
Pushed  50
Poped  60
Poped  70
Poped   2
Poped 140
Poped  50
---------EMPTY----
---------EMPTY----
---------EMPTY----
---------EMPTY----
---------EMPTY----
---------EMPTY----
Pushed   5
Poped   5
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 765.285 ; gain = 22.664
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top FIFO [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/TKLL HDL/BTL FIFO/BTL FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/TKLL HDL/BTL FIFO/BTL FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIFO_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/TKLL HDL/BTL FIFO/BTL FIFO.sim/sim_1/behav/xsim'
"xelab -wto 0c27ca6525e6469f938b71600c511b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/HDL/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0c27ca6525e6469f938b71600c511b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/TKLL HDL/BTL FIFO/BTL FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_tb_behav -key {Behavioral:sim_1:Functional:FIFO_tb} -tclbatch {FIFO_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source FIFO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed   1
Pushed   2
Poped   1
Pushed  10
Pushed  20
Pushed  30
Pushed  40
Pushed  50
Pushed  60
Pushed  70
------FULL------
------FULL------
------FULL------
------FULL------
------FULL------
------FULL------
Poped   2
Pushed   2
Poped  10
Poped  20
Poped  30
Poped  40
Pushed 140
Poped  50
Pushed  50
Poped  60
Poped  70
Poped   2
Poped 140
Poped  50
---------EMPTY----
---------EMPTY----
---------EMPTY----
---------EMPTY----
---------EMPTY----
---------EMPTY----
Pushed   5
Poped   5
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 785.648 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/TKLL HDL/BTL FIFO/BTL FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/TKLL HDL/BTL FIFO/BTL FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIFO_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TKLL HDL/BTL FIFO/BTL FIFO.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TKLL HDL/BTL FIFO/BTL FIFO.srcs/sim_1/new/FIFO_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/TKLL HDL/BTL FIFO/BTL FIFO.sim/sim_1/behav/xsim'
"xelab -wto 0c27ca6525e6469f938b71600c511b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/HDL/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0c27ca6525e6469f938b71600c511b80 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.FIFO_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIFO_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/TKLL HDL/BTL FIFO/BTL FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_tb_behav -key {Behavioral:sim_1:Functional:FIFO_tb} -tclbatch {FIFO_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source FIFO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Pushed   1
Pushed   2
---------EMPTY----
Pushed  10
Pushed  20
Pushed  30
Pushed  40
Pushed  50
Pushed  60
Pushed  70
Pushed  80
Pushed  90
Pushed 100
Pushed 110
Pushed 120
Pushed 130
---------EMPTY----
Pushed   x
---------EMPTY----
---------EMPTY----
---------EMPTY----
---------EMPTY----
Pushed 140
---------EMPTY----
Pushed   x
---------EMPTY----
---------EMPTY----
---------EMPTY----
---------EMPTY----
---------EMPTY----
---------EMPTY----
---------EMPTY----
---------EMPTY----
---------EMPTY----
---------EMPTY----
---------EMPTY----
Pushed   5
---------EMPTY----
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 785.648 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  9 22:11:07 2023...
