<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>5-Stage Pipelined RISC-V Processor</title>
  <link rel="stylesheet" href="../styles.css">
  <link rel="icon" type="image/png" href="../Pictures/WebsiteTitlePicture.png">
<script src="https://kit.fontawesome.com/e35972bb44.js" crossorigin="anonymous"></script>

  <style>
    /* Remove sidebar styles and add new collapsible section styles */
    .content-wrapper {
      margin-left: 0; /* Remove sidebar margin */
      padding: 20px;
      max-width: 1200px;
      margin: 0 auto;
    }

    /* Summary section styling */
    .project-summary {
      background: linear-gradient(135deg, #ec7a1c, #bc6116);
      color: white;
      padding: 30px;
      border-radius: 15px;
      margin: 30px 0;
      box-shadow: 0 10px 30px rgba(236, 122, 28, 0.3);
    }

    .project-summary h2 {
      margin: 0 0 15px 0;
      font-size: 1.8rem;
      display: flex;
      align-items: center;
      gap: 10px;
    }

    .project-summary .summary-content {
      font-size: 1.1rem;
      line-height: 1.6;
      margin-bottom: 20px;
    }

    .project-highlights {
      display: grid;
      grid-template-columns: repeat(auto-fit, minmax(200px, 1fr));
      gap: 15px;
      margin-top: 20px;
    }

    .highlight-item {
      background: rgba(255, 255, 255, 0.1);
      padding: 15px;
      border-radius: 8px;
      text-align: center;
      backdrop-filter: blur(5px);
    }

    .highlight-value {
      font-size: 1.5rem;
      font-weight: bold;
      display: block;
    }

    .highlight-label {
      font-size: 0.9rem;
      opacity: 0.9;
    }

    /* Collapsible section styles */
    .collapsible-section {
      background: white;
      border-radius: 10px;
      margin: 20px 0;
      box-shadow: 0 4px 15px rgba(0, 0, 0, 0.1);
      overflow: hidden;
      transition: all 0.3s ease;
    }

    .section-header {
      background: #f8f6f3;
      padding: 20px 25px;
      cursor: pointer;
      display: flex;
      justify-content: space-between;
      align-items: center;
      transition: all 0.3s ease;
      border-left: 4px solid #ec7a1c;
    }

    .section-header:hover {
      background: #f0ede8;
    }

    .section-header.active {
      background: #ec7a1c;
      color: white;
    }

    .section-title {
      font-size: 1.3rem;
      font-weight: 600;
      margin: 0;
      display: flex;
      align-items: center;
      gap: 10px;
    }

    .section-icon {
      font-size: 1.1rem;
    }

    .toggle-icon {
      font-size: 1.2rem;
      transition: transform 0.3s ease;
    }

    .section-header.active .toggle-icon {
      transform: rotate(180deg);
    }

    .section-content {
      max-height: 0;
      overflow: hidden;
      transition: max-height 0.3s ease, padding 0.3s ease;
      background: white;
    }

    .section-content.active {
      max-height: 2000px; /* Adjust based on your content */
      padding: 25px;
    }

    .section-content p,
    .section-content ul,
    .section-content ol {
      margin-bottom: 15px;
      line-height: 1.6;
      color: #444;
    }

    .section-content h3 {
      color: #ec7a1c;
      margin-top: 20px;
      margin-bottom: 10px;
    }

    .section-content ul {
      padding-left: 20px;
    }

    .section-content li {
      margin-bottom: 8px;
    }

    /* Tech stack styling */
    .tech-stack {
      display: flex;
      flex-wrap: wrap;
      gap: 10px;
      margin: 15px 0;
    }

    .tech-item {
      background: #ec7a1c;
      color: white;
      padding: 6px 12px;
      border-radius: 15px;
      font-size: 0.85rem;
      font-weight: 500;
    }

    /* Results section special styling */
    .results-grid {
      display: grid;
      grid-template-columns: repeat(auto-fit, minmax(250px, 1fr));
      gap: 20px;
      margin: 20px 0;
    }

    .result-card {
      background: #f8f6f3;
      padding: 20px;
      border-radius: 10px;
      border-left: 4px solid #ec7a1c;
    }

    .result-card h4 {
      color: #ec7a1c;
      margin: 0 0 10px 0;
    }

    /* Architecture diagram styling */
    .diagram-container {
      background: #f8f9fa;
      border-radius: 15px;
      padding: 30px;
      text-align: center;
      margin: 20px 0;
    }

    .pipeline-stage {
      display: inline-block;
      background: linear-gradient(135deg, #ec7a1c, #bc6116);
      color: white;
      padding: 15px 25px;
      margin: 8px;
      border-radius: 8px;
      font-weight: bold;
      min-width: 100px;
      box-shadow: 0 4px 15px rgba(236, 122, 28, 0.3);
      transition: all 0.3s ease;
    }

    .pipeline-stage:hover {
      transform: translateY(-3px);
      box-shadow: 0 6px 20px rgba(236, 122, 28, 0.4);
    }

    .pipeline-arrow {
      display: inline-block;
      font-size: 1.5rem;
      color: #44443b;
      margin: 0 8px;
      vertical-align: middle;
    }

    /* Code section styling */
    .code-container {
      margin: 20px 0;
    }

    .code-header {
      background: #1a202c;
      color: #e2e8f0;
      padding: 15px 20px;
      border-radius: 8px 8px 0 0;
      display: flex;
      justify-content: space-between;
      align-items: center;
    }

    .code-filename {
      font-weight: bold;
      color: #ec7a1c;
      font-size: 1rem;
    }

    .code-language {
      background: #4a5568;
      padding: 4px 12px;
      border-radius: 12px;
      font-size: 0.85rem;
      color: #a0aec0;
    }

    .code-content {
      background: #2d3748;
      padding: 20px;
      border-radius: 0 0 8px 8px;
      overflow-x: auto;
      max-height: 400px;
      overflow-y: auto;
      border: 2px solid #4a5568;
      border-top: none;
    }

    .code-content pre {
      margin: 0;
      font-family: 'Monaco', 'Menlo', 'Ubuntu Mono', monospace;
      font-size: 13px;
      line-height: 1.4;
      color: #f7fafc;
    }

    /* GitHub button styling */
    .github-section {
      text-align: center;
      margin-top: 20px;
    }

    .github-button {
      display: inline-flex;
      align-items: center;
      gap: 8px;
      padding: 12px 20px;
      background: linear-gradient(135deg, #ec7a1c, #bc6116);
      color: white;
      text-decoration: none;
      border-radius: 8px;
      font-weight: 600;
      font-size: 0.95rem;
      transition: all 0.3s ease;
      box-shadow: 0 4px 15px rgba(236, 122, 28, 0.3);
    }

    .github-button:hover {
      transform: translateY(-2px);
      box-shadow: 0 6px 20px rgba(236, 122, 28, 0.4);
    }

    .github-button i {
      font-size: 1.1rem;
    }

    /* Achievement metrics styling */
    .achievement-grid {
      display: grid;
      grid-template-columns: repeat(auto-fit, minmax(200px, 1fr));
      gap: 20px;
      margin: 20px 0;
    }

    .achievement-card {
      text-align: center;
      padding: 25px 15px;
      background: #f8f6f3;
      border-radius: 10px;
      border-left: 4px solid #ec7a1c;
    }

    .achievement-number {
      font-size: 2.5rem;
      font-weight: bold;
      color: #ec7a1c;
      display: block;
      margin-bottom: 8px;
    }

    .achievement-label {
      color: #44443b;
      font-weight: 600;
      text-transform: uppercase;
      letter-spacing: 1px;
      font-size: 0.85rem;
    }

    /* Slideshow adjustments for new layout */
    .slideshow-container {
      max-width: 100%;
      margin: 30px 0;
    }

    /* Back button styling */
    .back-button {
      position: sticky;
      top: 20px;
      z-index: 100;
      margin-bottom: 20px;
    }

    .back-button a {
      display: inline-flex;
      align-items: center;
      gap: 8px;
      padding: 12px 20px;
      background: #44443b;
      color: white;
      text-decoration: none;
      border-radius: 25px;
      font-weight: 500;
      transition: all 0.3s ease;
      box-shadow: 0 4px 15px rgba(0, 0, 0, 0.2);
    }

    .back-button a:hover {
      background: #ec7a1c;
      transform: translateY(-2px);
      box-shadow: 0 6px 20px rgba(236, 122, 28, 0.3);
    }

    /* Responsive adjustments */
    @media (max-width: 768px) {
      .content-wrapper {
        padding: 15px;
      }

      .project-summary {
        padding: 20px;
      }

      .project-highlights {
        grid-template-columns: 1fr 1fr;
        gap: 10px;
      }

      .section-header {
        padding: 15px 20px;
      }

      .section-content.active {
        padding: 20px;
      }

      .results-grid,
      .achievement-grid {
        grid-template-columns: 1fr;
      }

      .pipeline-stage {
        display: block;
        margin: 8px auto;
      }

      .pipeline-arrow {
        display: block;
        transform: rotate(90deg);
        margin: 8px auto;
      }
    }
  </style>
</head>
<body>

<div class="topnav">
  <a href="../index.html">Home</a>
  <a class="active" href="../projects.html">Projects</a>
  <a href="../resume.html">Resume</a>
  <a href="../about.html">About</a>
</div>

<div class="content-wrapper">
  <div class="back-button">
    <a href="../projects.html">
      <i class="fas fa-arrow-left"></i>
      Back to Projects
    </a>
  </div>

  <div class="content">
    <h1>Project: 5-Stage Pipelined RISC-V Processor</h1>
  </div>

  <!-- PROJECT SUMMARY SECTION -->
  <div class="project-summary">
    <h2>
      <i class="fas fa-clipboard-list"></i>
      Executive Summary
    </h2>
    <div class="summary-content">
      Designed and implemented a complete 5-stage pipelined RISC-V processor using SystemVerilog for my Computer Architecture course.
      The processor supports the RV32I instruction set with advanced features including hazard detection, data forwarding, and branch prediction.
      This academic project demonstrates comprehensive understanding of processor design and digital systems.
    </div>

    <div class="project-highlights">
      <div class="highlight-item">
        <span class="highlight-value">40+</span>
        <span class="highlight-label">Instructions Supported</span>
      </div>
      <div class="highlight-item">
        <span class="highlight-value">1.2</span>
        <span class="highlight-label">Average CPI</span>
      </div>
      <div class="highlight-item">
        <span class="highlight-value">5</span>
        <span class="highlight-label">Pipeline Stages</span>
      </div>
      <div class="highlight-item">
        <span class="highlight-value">Spring 2025</span>
        <span class="highlight-label">Completed</span>
      </div>
    </div>
  </div>

  <!-- SLIDESHOW -->
  <div class="slideshow-container">
    <div class="slide active">
      <img src="https://raw.githubusercontent.com/Frosty-Animal/Engineering-Portfolio/main/5StagedPiplinedArc.png" alt="5-Stage Pipeline Architecture" style="width:100%">
    </div>
    <div class="slide">
      <img src="https://raw.githubusercontent.com/Frosty-Animal/Engineering-Portfolio/main/ProcessorDiagram.png" alt="Complete Processor Diagram" style="width:100%">
    </div>
    <div class="slide">
      <img src="https://raw.githubusercontent.com/Frosty-Animal/Engineering-Portfolio/main/HazardUnit.png" alt="Hazard Detection Unit" style="width:100%">
    </div>
    <div class="slide">
      <img src="https://raw.githubusercontent.com/Frosty-Animal/Engineering-Portfolio/main/DataPath.png" alt="Datapath Design" style="width:100%">
    </div>
    <div class="slide">
      <img src="https://raw.githubusercontent.com/Frosty-Animal/Engineering-Portfolio/main/ControlUnit.png" alt="Control Unit Architecture" style="width:100%">
    </div>

    <button class="prev" onclick="plusSlides(-1)">&#10094;</button>
    <button class="next" onclick="plusSlides(1)">&#10095;</button>
  </div>

  <div class="dots">
    <span class="dot" onclick="currentSlide(1)"></span>
    <span class="dot" onclick="currentSlide(2)"></span>
    <span class="dot" onclick="currentSlide(3)"></span>
    <span class="dot" onclick="currentSlide(4)"></span>
    <span class="dot" onclick="currentSlide(5)"></span>
  </div>

  <!-- COLLAPSIBLE SECTIONS -->
  <div class="collapsible-section">
    <div class="section-header" onclick="toggleSection('overview')">
      <div class="section-title">
        <i class="fas fa-info-circle section-icon"></i>
        Project Overview
      </div>
      <i class="fas fa-chevron-down toggle-icon"></i>
    </div>
    <div class="section-content" id="overview">
      <p>
        This academic project involved designing and implementing a complete 5-stage pipelined RISC-V processor using SystemVerilog
        as part of my Computer Architecture course at Oklahoma State University during Fall 2024. The processor supports the RV32I
        instruction set and includes advanced features like hazard detection, data forwarding, and branch prediction.
      </p>
      <p>
        The design follows the classic RISC pipeline stages: Instruction Fetch (IF), Instruction Decode (ID), Execute (EX),
        Memory Access (MEM), and Write Back (WB). Special attention was given to handling data hazards, control hazards, and
        optimizing performance through efficient forwarding mechanisms.
      </p>
      <p>
        This project provided invaluable hands-on experience with computer architecture concepts and demonstrated thorough
        understanding of processor design principles, achieving an average CPI of approximately 1.2 cycles per instruction
        through effective hazard management and pipeline optimization.
      </p>
    </div>
  </div>

  <div class="collapsible-section">
    <div class="section-header" onclick="toggleSection('architecture')">
      <div class="section-title">
        <i class="fas fa-sitemap section-icon"></i>
        Pipeline Architecture
      </div>
      <i class="fas fa-chevron-down toggle-icon"></i>
    </div>
    <div class="section-content" id="architecture">
      <h3>5-Stage Pipeline Design</h3>
      <div class="diagram-container">
        <div style="margin-bottom: 20px;">
          <div class="pipeline-stage">IF<br><small>Instruction Fetch</small></div>
          <i class="fas fa-arrow-right pipeline-arrow"></i>
          <div class="pipeline-stage">ID<br><small>Instruction Decode</small></div>
          <i class="fas fa-arrow-right pipeline-arrow"></i>
          <div class="pipeline-stage">EX<br><small>Execute</small></div>
          <i class="fas fa-arrow-right pipeline-arrow"></i>
          <div class="pipeline-stage">MEM<br><small>Memory Access</small></div>
          <i class="fas fa-arrow-right pipeline-arrow"></i>
          <div class="pipeline-stage">WB<br><small>Write Back</small></div>
        </div>
      </div>

      <h3>Key Components</h3>
      <ul>
        <li><strong>Instruction Fetch (IF):</strong> Fetches instructions from instruction memory using program counter</li>
        <li><strong>Instruction Decode (ID):</strong> Decodes instructions, reads register file, and generates control signals</li>
        <li><strong>Execute (EX):</strong> Performs ALU operations, calculates branch targets, and handles forwarding</li>
        <li><strong>Memory Access (MEM):</strong> Accesses data memory for load/store instructions</li>
        <li><strong>Write Back (WB):</strong> Writes results back to register file</li>
      </ul>

      <h3>Advanced Features</h3>
      <ul>
        <li><strong>Hazard Detection Unit:</strong> Identifies and manages pipeline hazards</li>
        <li><strong>Data Forwarding:</strong> Eliminates most RAW hazards through bypass paths</li>
        <li><strong>Branch Prediction:</strong> Static prediction with pipeline flushing for mispredicts</li>
        <li><strong>Stall Management:</strong> Intelligent stalling for load-use hazards</li>
      </ul>
    </div>
  </div>

  <div class="collapsible-section">
    <div class="section-header" onclick="toggleSection('specifications')">
      <div class="section-title">
        <i class="fas fa-cogs section-icon"></i>
        Technical Specifications
      </div>
      <i class="fas fa-chevron-down toggle-icon"></i>
    </div>
    <div class="section-content" id="specifications">
      <h3>Instruction Set Architecture</h3>
      <ul>
        <li><strong>Architecture:</strong> RISC-V RV32I (32-bit integer base instruction set)</li>
        <li><strong>Register File:</strong> 32 general-purpose 32-bit registers (x0-x31)</li>
        <li><strong>Memory Model:</strong> Little-endian, 32-bit addressing</li>
        <li><strong>Data Width:</strong> 32-bit throughout the pipeline</li>
      </ul>

      <h3>Supported Instruction Types</h3>
      <ul>
        <li><strong>R-Type:</strong> add, sub, and, or, slt, sll, srl, sra, xor, sltu</li>
        <li><strong>I-Type:</strong> addi, andi, ori, slti, slli, srli, srai, xori, sltiu, lw, lb, lh, lbu, lhu</li>
        <li><strong>S-Type:</strong> sw, sb, sh (store word, byte, halfword)</li>
        <li><strong>B-Type:</strong> beq, bne, blt, bge, bltu, bgeu (conditional branches)</li>
        <li><strong>J-Type:</strong> jal, jalr (jump and link instructions)</li>
        <li><strong>U-Type:</strong> lui, auipc (upper immediate instructions)</li>
      </ul>

      <h3>Performance Characteristics</h3>
      <ul>
        <li><strong>Pipeline Depth:</strong> 5 stages with minimal stall cycles</li>
        <li><strong>Hazard Detection:</strong> Complete coverage of RAW, WAW, and control hazards</li>
        <li><strong>Forwarding Paths:</strong> EX-to-EX and MEM-to-EX data forwarding</li>
        <li><strong>Branch Handling:</strong> Single-cycle penalty for taken branches</li>
        <li><strong>Average CPI:</strong> ~1.2 cycles per instruction under typical workloads</li>
      </ul>

      <div class="tech-stack">
        <span class="tech-item">SystemVerilog</span>
        <span class="tech-item">RISC-V ISA</span>
        <span class="tech-item">Pipeline Design</span>
        <span class="tech-item">Vivado</span>
        <span class="tech-item">ModelSim</span>
        <span class="tech-item">FPGA</span>
      </div>
    </div>
  </div>

  <div class="collapsible-section">
    <div class="section-header" onclick="toggleSection('implementation')">
      <div class="section-title">
        <i class="fas fa-wrench section-icon"></i>
        Implementation Details
      </div>
      <i class="fas fa-chevron-down toggle-icon"></i>
    </div>
    <div class="section-content" id="implementation">
      <h3>Data Forwarding Implementation</h3>
      <p>
        The processor implements comprehensive data forwarding to handle Read-After-Write (RAW) hazards. The forwarding unit
        monitors register dependencies and forwards data from the EX/MEM and MEM/WB pipeline registers directly to ALU inputs
        when needed, significantly reducing pipeline stalls and improving overall performance.
      </p>

      <h3>Hazard Detection Strategy</h3>
      <p>
        An advanced hazard detection unit identifies various types of hazards including load-use hazards, control hazards,
        and structural hazards. When a load-use hazard is detected, the processor inserts a single stall cycle while
        maintaining pipeline integrity through proper control signal management.
      </p>

      <h3>Control Unit Design</h3>
      <p>
        The control unit is distributed across pipeline stages for optimal timing. It generates all necessary control signals
        including ALU operation codes, memory read/write enables, register write enables, and multiplexer select signals.
        The design includes proper handling of pipeline flushes during branch mispredictions.
      </p>

      <h3>Branch Processing</h3>
      <p>
        Branch instructions are resolved in the execute stage using a dedicated branch unit. The processor employs static
        branch prediction (predict not taken) and implements efficient pipeline flushing mechanisms for mispredicted branches.
        All RISC-V branch types are supported with proper condition evaluation.
      </p>

      <h3>Memory Interface</h3>
      <p>
        The processor interfaces with separate instruction and data memories through well-defined protocols. Load and store
        operations support byte, halfword, and word accesses with proper alignment handling and sign extension for smaller
        data types.
      </p>
    </div>
  </div>

  <div class="collapsible-section">
    <div class="section-header" onclick="toggleSection('testing')">
      <div class="section-title">
        <i class="fas fa-vial section-icon"></i>
        Testing & Verification
      </div>
      <i class="fas fa-chevron-down toggle-icon"></i>
    </div>
    <div class="section-content" id="testing">
      <h3>Comprehensive Test Suite</h3>
      <p>
        The processor was extensively tested using a comprehensive test suite that included individual instruction tests,
        hazard scenarios, and complex program sequences. Testing was performed using ModelSim simulation software with
        custom testbenches designed to validate all aspects of processor functionality.
      </p>

      <h3>Test Categories</h3>
      <ul>
        <li><strong>Instruction Verification:</strong> Individual testing of all 40+ supported RISC-V instructions</li>
        <li><strong>Hazard Testing:</strong> Validation of data forwarding and stall insertion mechanisms</li>
        <li><strong>Branch Testing:</strong> Comprehensive testing of all branch conditions and jump instructions</li>
        <li><strong>Memory Operations:</strong> Load/store testing with various data sizes and alignments</li>
        <li><strong>Integration Testing:</strong> Complex programs exercising multiple processor features simultaneously</li>
        <li><strong>Performance Analysis:</strong> Measurement of CPI and identification of performance bottlenecks</li>
      </ul>

      <h3>Validation Methodology</h3>
      <p>
        Each test case was designed to exercise specific processor functionality while maintaining comprehensive coverage.
        The test suite included edge cases, boundary conditions, and stress tests to ensure robust operation under all
        supported scenarios. Performance metrics were collected and analyzed to validate design goals.
      </p>

      <h3>Debug and Optimization</h3>
      <p>
        Debugging was performed using waveform analysis and systematic verification of control signals throughout the pipeline.
        Performance optimizations were implemented based on test results, particularly in the areas of hazard detection timing
        and forwarding path efficiency.
      </p>
    </div>
  </div>

  <div class="collapsible-section">
    <div class="section-header" onclick="toggleSection('results')">
      <div class="section-title">
        <i class="fas fa-trophy section-icon"></i>
        Results & Achievements
      </div>
      <i class="fas fa-chevron-down toggle-icon"></i>
    </div>
    <div class="section-content" id="results">
      <div class="achievement-grid">
        <div class="achievement-card">
          <span class="achievement-number">40+</span>
          <span class="achievement-label">Instructions Supported</span>
        </div>
        <div class="achievement-card">
          <span class="achievement-number">1.2</span>
          <span class="achievement-label">Average CPI</span>
        </div>
        <div class="achievement-card">
          <span class="achievement-number">95%</span>
          <span class="achievement-label">Hazard Detection Rate</span>
        </div>
        <div class="achievement-card">
          <span class="achievement-number">2000+</span>
          <span class="achievement-label">Lines of Code</span>
        </div>
      </div>

      <div class="results-grid">
        <div class="result-card">
          <h4>Performance Achieved</h4>
          <ul>
            <li>Complete RV32I instruction set support</li>
            <li>Optimal pipeline utilization with minimal stalls</li>
            <li>Successful hazard detection and mitigation</li>
            <li>Robust branch handling with prediction</li>
          </ul>
        </div>

        <div class="result-card">
          <h4>Technical Skills Developed</h4>
          <ul>
            <li>Advanced SystemVerilog programming</li>
            <li>Computer architecture design principles</li>
            <li>Pipeline optimization techniques</li>
            <li>Hardware verification methodologies</li>
          </ul>
        </div>

        <div class="result-card">
          <h4>Project Impact</h4>
          <ul>
            <li>Comprehensive understanding of processor design</li>
            <li>Experience with industry-standard HDL tools</li>
            <li>Foundation for advanced computer architecture</li>
            <li>Portfolio demonstration of technical capability</li>
          </ul>
        </div>
      </div>

      <h3>Source Code Implementation</h3>
      <div class="code-container">
        <div class="code-header">
          <span class="code-filename">ðŸ“„ riscvpipelined.sv</span>
          <span class="code-language">SystemVerilog</span>
        </div>
        <div class="code-content">
                    <pre><code>// 5-Stage RISC-V Pipeline Processor
// Complete implementation with hazard detection and forwarding

module riscv(input  logic        clk, reset,
             output logic [31:0] PCF,
             input logic [31:0]  InstrF,
             output logic        MemWriteM,
             output logic [31:0] ALUResultM, WriteDataM,
             input logic [31:0]  ReadDataM);

   // Pipeline control signals
   logic [6:0]  opD;
   logic [2:0]  funct3D, funct3M, funct3E;
   logic        funct7b5D;
   logic [2:0]  ImmSrcD;
   logic        ZeroE, NegativeE, CarryE, OverflowE;
   logic        PCSrcE, PCSrcNextE;
   logic [3:0]  ALUControlE;
   logic [1:0]  ALUSrcE;
   logic        ResultSrcEb0;
   logic        RegWriteM;
   logic [1:0]  ResultSrcW;
   logic        RegWriteW;

   // Hazard detection and forwarding signals
   logic [1:0]  ForwardAE, ForwardBE;
   logic        StallF, StallD, FlushD, FlushE;
   logic [4:0]  Rs1D, Rs2D, Rs1E, Rs2E, RdE, RdM, RdW;
   logic [31:0] dpReadDataM, dpWriteDataM;

   // Instantiate main processor components
   controller c(clk, reset,
            opD, funct3D, funct3E, funct7b5D, ImmSrcD,
            FlushE, ZeroE, NegativeE, CarryE, OverflowE,
            PCSrcE, PCSrcNextE, ALUControlE, ALUSrcE, ResultSrcEb0,
            MemWriteM, RegWriteM, RegWriteW, ResultSrcW, funct3M);

   datapath dp(clk, reset,
           StallF, PCF, InstrF,
           opD, funct3D, funct7b5D, StallD, FlushD, ImmSrcD,
           FlushE, ForwardAE, ForwardBE, PCSrcE, PCSrcNextE,
           ALUControlE, ALUSrcE, ZeroE, NegativeE, CarryE, OverflowE,
           MemWriteM, dpWriteDataM, ALUResultM, ReadDataM,
           RegWriteW, ResultSrcW,
           Rs1D, Rs2D, Rs1E, Rs2E, RdE, RdM, RdW);

   hazard hu(Rs1D, Rs2D, Rs1E, Rs2E, RdE, RdM, RdW,
              PCSrcE, PCSrcNextE, ResultSrcEb0, RegWriteM, RegWriteW,
              ForwardAE, ForwardBE, StallF, StallD, FlushD, FlushE);

   // Store data formatting for different store types
   always_comb
     case(funct3M)
       3'b000: begin // Store byte (sb)
         case(ALUResultM[1:0])
           2'b00: WriteDataM = {ReadDataM[31:8], dpWriteDataM[7:0]};
           2'b01: WriteDataM = {ReadDataM[31:16], dpWriteDataM[7:0], ReadDataM[7:0]};
           2'b10: WriteDataM = {ReadDataM[31:24], dpWriteDataM[7:0], ReadDataM[15:0]};
           2'b11: WriteDataM = {dpWriteDataM[7:0], ReadDataM[23:0]};
         endcase
       end
       3'b001: begin // Store halfword (sh)
         case(ALUResultM[1])
           1'b0: WriteDataM = {ReadDataM[31:16], dpWriteDataM[15:0]};
           1'b1: WriteDataM = {dpWriteDataM[15:0], ReadDataM[15:0]};
         endcase
       end
       default: WriteDataM = dpWriteDataM; // Store word (sw)
     endcase
endmodule

// Hazard Unit: Implements forwarding, stalling, and flushing
module hazard(input  logic [4:0] Rs1D, Rs2D, Rs1E, Rs2E, RdE, RdM, RdW,
              input logic        PCSrcE, PCSrcNextE, ResultSrcEb0,
              input logic        RegWriteM, RegWriteW,
              output logic [1:0] ForwardAE, ForwardBE,
              output logic       StallF, StallD, FlushD, FlushE);

   logic lwStallD;

   // Data forwarding logic - bypass network
   always_comb begin
      ForwardAE = 2'b00; // No forwarding
      ForwardBE = 2'b00;

      // Forward from Memory stage (EX-to-EX forwarding)
      if (Rs1E != 5'b0)
         if      ((Rs1E == RdM) & RegWriteM) ForwardAE = 2'b10;
         else if ((Rs1E == RdW) & RegWriteW) ForwardAE = 2'b01;

      if (Rs2E != 5'b0)
         if      ((Rs2E == RdM) & RegWriteM) ForwardBE = 2'b10;
         else if ((Rs2E == RdW) & RegWriteW) ForwardBE = 2'b01;
   end

   // Stall and flush control logic
   assign lwStallD = ResultSrcEb0 & ((Rs1D == RdE) | (Rs2D == RdE));
   assign StallD = lwStallD;
   assign StallF = lwStallD;
   assign FlushD = PCSrcE | PCSrcNextE;
   assign FlushE = lwStallD | PCSrcE | PCSrcNextE;
endmodule</code></pre>
        </div>

        <div class="github-section">
          <a href="https://github.com/Frosty-Animal/Computer-Architecture" target="_blank" class="github-button">
            <i class="fab fa-github"></i>
            View Complete Source Code on GitHub
          </a>
        </div>
      </div>

      <h3>Key Accomplishments</h3>
      <ul>
        <li><strong>âœ“ Complete Implementation:</strong> Successfully implemented all required pipeline stages with full functionality</li>
        <li><strong>âœ“ Comprehensive Testing:</strong> Passed extensive test suite including edge cases and stress tests</li>
        <li><strong>âœ“ Performance Goals:</strong> Achieved target CPI of ~1.2 cycles per instruction through optimization</li>
        <li><strong>âœ“ Code Quality:</strong> Produced well-documented, modular SystemVerilog code following best practices</li>
        <li><strong>âœ“ Educational Value:</strong> Demonstrated deep understanding of computer architecture principles</li>
      </ul>

      <h3>Learning Outcomes</h3>
      <p>
        This project provided invaluable hands-on experience with computer architecture concepts including pipeline design,
        hazard detection, performance optimization, and hardware description languages. The implementation deepened my
        understanding of how modern processors achieve high performance through pipelining while maintaining correctness
        through careful hazard management. The skills developed in this project directly apply to advanced computer
        architecture topics and industry processor design.
      </p>
    </div>
  </div>
</div>

<footer>
  <p>&copy; <script>document.write(new Date().getFullYear())</script> Isaiah Hajabolhassan. All Rights Reserved.</p>
  <a href="https://github.com/Frosty-Animal" target="_blank">
    <i class="fab fa-github"></i> GitHub
  </a>
  <a href="https://www.linkedin.com/in/isaiah-h/" target="_blank">
    <i class="fab fa-linkedin"></i> LinkedIn
  </a>
  <a href="mailto:Isaiahmh28@gmail.com">
    <i class="fas fa-envelope"></i> Email
  </a>
</footer>

<script>
  // Slideshow functionality
  let slideIndex = 1;
  showSlides(slideIndex);

  function plusSlides(n) {
    showSlides(slideIndex += n);
  }

  function currentSlide(n) {
    showSlides(slideIndex = n);
  }

  function showSlides(n) {
    const slides = document.querySelectorAll(".slide");
    const dots = document.querySelectorAll(".dot");

    if (n > slides.length) slideIndex = 1;
    if (n < 1) slideIndex = slides.length;

    slides.forEach(slide => (slide.style.display = "none"));
    dots.forEach(dot => dot.classList.remove("active-dot"));

    slides[slideIndex - 1].style.display = "block";
    dots[slideIndex - 1].classList.add("active-dot");
  }

  // Collapsible sections functionality
  function toggleSection(sectionId) {
    const content = document.getElementById(sectionId);
    const header = content.previousElementSibling;

    // Close all other sections
    document.querySelectorAll('.section-content').forEach(section => {
      if (section.id !== sectionId) {
        section.classList.remove('active');
        section.previousElementSibling.classList.remove('active');
      }
    });

    // Toggle current section
    content.classList.toggle('active');
    header.classList.toggle('active');
  }

  // Auto-open the overview section on page load
  document.addEventListener('DOMContentLoaded', function() {
    toggleSection('overview');
  });
</script>
</body>
</html>