// Seed: 591090383
module module_0 (
    input supply1 id_0,
    input wand id_1
    , id_5,
    input uwire id_2,
    output tri1 id_3
);
  bit [-1 : -1  ==  1]
      id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  wire id_19 = id_10;
  always id_12 = #(id_2) id_6;
endmodule
module module_1 (
    output wire id_0,
    output tri1 id_1,
    input uwire id_2,
    output uwire id_3,
    input uwire id_4,
    output supply0 id_5,
    input wire id_6,
    input wand id_7,
    input tri0 id_8,
    input wand id_9,
    input supply1 id_10,
    output tri0 id_11,
    output uwire id_12
);
  wire  id_14;
  logic id_15;
  assign id_15 = ~(1);
  module_0 modCall_1 (
      id_8,
      id_6,
      id_4,
      id_11
  );
endmodule
