
*** Running vivado
    with args -log RISCV.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RISCV.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source RISCV.tcl -notrace
Command: synth_design -top RISCV -part xc7a12ticsg325-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16900 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 445.316 ; gain = 152.766
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RISCV' [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/RISCV.vhd:23]
INFO: [Synth 8-3491] module 'riscv_if' declared at 'C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/IF/IF.vhd:5' bound to instance 'IF_i' of component 'RISCV_IF' [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/RISCV.vhd:128]
INFO: [Synth 8-638] synthesizing module 'riscv_if' [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/IF/IF.vhd:18]
INFO: [Synth 8-3491] module 'IM' declared at 'C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/IF/IM.vhd:12' bound to instance 'IM_i' of component 'IM' [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/IF/IF.vhd:44]
INFO: [Synth 8-638] synthesizing module 'IM' [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/IF/IM.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'IM' (1#1) [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/IF/IM.vhd:19]
INFO: [Synth 8-3491] module 'CB32CLEIncValue' declared at 'C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/IF/CB32CLEIncValue.vhd:12' bound to instance 'PSSU_i' of component 'CB32CLEIncValue' [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/IF/IF.vhd:46]
INFO: [Synth 8-638] synthesizing module 'CB32CLEIncValue' [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/IF/CB32CLEIncValue.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'CB32CLEIncValue' (2#1) [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/IF/CB32CLEIncValue.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'riscv_if' (3#1) [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/IF/IF.vhd:18]
INFO: [Synth 8-3491] module 'ID' declared at 'C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/ID/ID.vhd:18' bound to instance 'ID_i' of component 'ID' [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/RISCV.vhd:147]
INFO: [Synth 8-638] synthesizing module 'ID' [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/ID/ID.vhd:41]
INFO: [Synth 8-3491] module 'DEC' declared at 'C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/ID/DEC.vhd:5' bound to instance 'DEC_i' of component 'DEC' [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/ID/ID.vhd:84]
INFO: [Synth 8-638] synthesizing module 'DEC' [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/ID/DEC.vhd:26]
WARNING: [Synth 8-614] signal 'opCode' is read in the process but is not in the sensitivity list [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/ID/DEC.vhd:38]
WARNING: [Synth 8-614] signal 'instruction' is read in the process but is not in the sensitivity list [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/ID/DEC.vhd:78]
WARNING: [Synth 8-614] signal 'instruction' is read in the process but is not in the sensitivity list [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/ID/DEC.vhd:138]
WARNING: [Synth 8-614] signal 'instruction' is read in the process but is not in the sensitivity list [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/ID/DEC.vhd:159]
WARNING: [Synth 8-614] signal 'is_u_instr' is read in the process but is not in the sensitivity list [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/ID/DEC.vhd:176]
WARNING: [Synth 8-614] signal 'is_j_instr' is read in the process but is not in the sensitivity list [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/ID/DEC.vhd:176]
WARNING: [Synth 8-614] signal 'is_i_instr' is read in the process but is not in the sensitivity list [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/ID/DEC.vhd:176]
WARNING: [Synth 8-614] signal 'is_b_instr' is read in the process but is not in the sensitivity list [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/ID/DEC.vhd:176]
WARNING: [Synth 8-614] signal 'is_s_instr' is read in the process but is not in the sensitivity list [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/ID/DEC.vhd:176]
WARNING: [Synth 8-614] signal 'branch' is read in the process but is not in the sensitivity list [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/ID/DEC.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'DEC' (4#1) [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/ID/DEC.vhd:26]
INFO: [Synth 8-3491] module 'RB' declared at 'C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/ID/RB.vhd:7' bound to instance 'RB_i' of component 'RB' [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/ID/ID.vhd:104]
INFO: [Synth 8-638] synthesizing module 'RB' [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/ID/RB.vhd:20]
WARNING: [Synth 8-614] signal 'CS' is read in the process but is not in the sensitivity list [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/ID/RB.vhd:28]
WARNING: [Synth 8-614] signal 'WBDat' is read in the process but is not in the sensitivity list [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/ID/RB.vhd:28]
WARNING: [Synth 8-614] signal 'RWr' is read in the process but is not in the sensitivity list [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/ID/RB.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'RB' (5#1) [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/ID/RB.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ID' (6#1) [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/ID/ID.vhd:41]
INFO: [Synth 8-3491] module 'EX' declared at 'C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/EX/EX.vhd:6' bound to instance 'EX_i' of component 'EX' [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/RISCV.vhd:169]
INFO: [Synth 8-638] synthesizing module 'EX' [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/EX/EX.vhd:23]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/EX/ALU.vhd:5' bound to instance 'ALU_i' of component 'ALU' [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/EX/EX.vhd:41]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/EX/ALU.vhd:15]
WARNING: [Synth 8-614] signal 'out_s' is read in the process but is not in the sensitivity list [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/EX/ALU.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ALU' (7#1) [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/EX/ALU.vhd:15]
WARNING: [Synth 8-614] signal 'extImm' is read in the process but is not in the sensitivity list [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/EX/EX.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'EX' (8#1) [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/EX/EX.vhd:23]
INFO: [Synth 8-3491] module 'MEM' declared at 'C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/MEM/MEM.vhd:12' bound to instance 'MEM_i' of component 'MEM' [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/RISCV.vhd:185]
INFO: [Synth 8-638] synthesizing module 'MEM' [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/MEM/MEM.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'MEM' (9#1) [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/MEM/MEM.vhd:23]
INFO: [Synth 8-3491] module 'WB' declared at 'C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/WB/WB.vhd:5' bound to instance 'WB_i' of component 'WB' [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/RISCV.vhd:195]
INFO: [Synth 8-638] synthesizing module 'WB' [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/WB/WB.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'WB' (10#1) [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/WB/WB.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'RISCV' (11#1) [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/RISCV.vhd:23]
WARNING: [Synth 8-3331] design MEM has unconnected port add[31]
WARNING: [Synth 8-3331] design MEM has unconnected port add[30]
WARNING: [Synth 8-3331] design MEM has unconnected port add[29]
WARNING: [Synth 8-3331] design MEM has unconnected port add[28]
WARNING: [Synth 8-3331] design MEM has unconnected port add[27]
WARNING: [Synth 8-3331] design MEM has unconnected port add[26]
WARNING: [Synth 8-3331] design MEM has unconnected port add[25]
WARNING: [Synth 8-3331] design MEM has unconnected port add[24]
WARNING: [Synth 8-3331] design MEM has unconnected port add[23]
WARNING: [Synth 8-3331] design MEM has unconnected port add[22]
WARNING: [Synth 8-3331] design MEM has unconnected port add[21]
WARNING: [Synth 8-3331] design MEM has unconnected port add[20]
WARNING: [Synth 8-3331] design MEM has unconnected port add[19]
WARNING: [Synth 8-3331] design MEM has unconnected port add[18]
WARNING: [Synth 8-3331] design MEM has unconnected port add[17]
WARNING: [Synth 8-3331] design MEM has unconnected port add[16]
WARNING: [Synth 8-3331] design MEM has unconnected port add[15]
WARNING: [Synth 8-3331] design MEM has unconnected port add[14]
WARNING: [Synth 8-3331] design MEM has unconnected port add[13]
WARNING: [Synth 8-3331] design MEM has unconnected port add[12]
WARNING: [Synth 8-3331] design MEM has unconnected port add[11]
WARNING: [Synth 8-3331] design MEM has unconnected port add[10]
WARNING: [Synth 8-3331] design MEM has unconnected port add[9]
WARNING: [Synth 8-3331] design MEM has unconnected port add[8]
WARNING: [Synth 8-3331] design MEM has unconnected port add[1]
WARNING: [Synth 8-3331] design MEM has unconnected port add[0]
WARNING: [Synth 8-3331] design ID has unconnected port ce
WARNING: [Synth 8-3331] design IM has unconnected port PC[31]
WARNING: [Synth 8-3331] design IM has unconnected port PC[30]
WARNING: [Synth 8-3331] design IM has unconnected port PC[29]
WARNING: [Synth 8-3331] design IM has unconnected port PC[28]
WARNING: [Synth 8-3331] design IM has unconnected port PC[27]
WARNING: [Synth 8-3331] design IM has unconnected port PC[26]
WARNING: [Synth 8-3331] design IM has unconnected port PC[25]
WARNING: [Synth 8-3331] design IM has unconnected port PC[24]
WARNING: [Synth 8-3331] design IM has unconnected port PC[23]
WARNING: [Synth 8-3331] design IM has unconnected port PC[22]
WARNING: [Synth 8-3331] design IM has unconnected port PC[21]
WARNING: [Synth 8-3331] design IM has unconnected port PC[20]
WARNING: [Synth 8-3331] design IM has unconnected port PC[19]
WARNING: [Synth 8-3331] design IM has unconnected port PC[18]
WARNING: [Synth 8-3331] design IM has unconnected port PC[17]
WARNING: [Synth 8-3331] design IM has unconnected port PC[16]
WARNING: [Synth 8-3331] design IM has unconnected port PC[15]
WARNING: [Synth 8-3331] design IM has unconnected port PC[14]
WARNING: [Synth 8-3331] design IM has unconnected port PC[13]
WARNING: [Synth 8-3331] design IM has unconnected port PC[12]
WARNING: [Synth 8-3331] design IM has unconnected port PC[11]
WARNING: [Synth 8-3331] design IM has unconnected port PC[10]
WARNING: [Synth 8-3331] design IM has unconnected port PC[9]
WARNING: [Synth 8-3331] design IM has unconnected port PC[8]
WARNING: [Synth 8-3331] design IM has unconnected port PC[1]
WARNING: [Synth 8-3331] design IM has unconnected port PC[0]
WARNING: [Synth 8-3331] design IM has unconnected port ce
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 509.699 ; gain = 217.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 509.699 ; gain = 217.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12ticsg325-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 509.699 ; gain = 217.148
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
INFO: [Synth 8-5546] ROM "IMArray" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_bits" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_bits" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_bits" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_bits" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/EX/EX.vhd:61]
WARNING: [Synth 8-327] inferring latch for variable 'branch_reg' [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/EX/ALU.vhd:66]
WARNING: [Synth 8-327] inferring latch for variable 'zero_reg' [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/EX/ALU.vhd:58]
WARNING: [Synth 8-327] inferring latch for variable 'out_s_reg' [C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/HDLmodel/EX/ALU.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 509.699 ; gain = 217.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 97    
+---Muxes : 
	  65 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	  22 Input     18 Bit        Muxes := 1     
	  15 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 103   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RISCV 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module IM 
Detailed RTL Component Info : 
+---Muxes : 
	  65 Input     32 Bit        Muxes := 1     
Module CB32CLEIncValue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module DEC 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	  22 Input     18 Bit        Muxes := 1     
	  15 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module RB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 33    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module EX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
Module MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 64    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 64    
Module WB 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "DEC_i/out_bits" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design MEM has unconnected port add[31]
WARNING: [Synth 8-3331] design MEM has unconnected port add[30]
WARNING: [Synth 8-3331] design MEM has unconnected port add[29]
WARNING: [Synth 8-3331] design MEM has unconnected port add[28]
WARNING: [Synth 8-3331] design MEM has unconnected port add[27]
WARNING: [Synth 8-3331] design MEM has unconnected port add[26]
WARNING: [Synth 8-3331] design MEM has unconnected port add[25]
WARNING: [Synth 8-3331] design MEM has unconnected port add[24]
WARNING: [Synth 8-3331] design MEM has unconnected port add[23]
WARNING: [Synth 8-3331] design MEM has unconnected port add[22]
WARNING: [Synth 8-3331] design MEM has unconnected port add[21]
WARNING: [Synth 8-3331] design MEM has unconnected port add[20]
WARNING: [Synth 8-3331] design MEM has unconnected port add[19]
WARNING: [Synth 8-3331] design MEM has unconnected port add[18]
WARNING: [Synth 8-3331] design MEM has unconnected port add[17]
WARNING: [Synth 8-3331] design MEM has unconnected port add[16]
WARNING: [Synth 8-3331] design MEM has unconnected port add[15]
WARNING: [Synth 8-3331] design MEM has unconnected port add[14]
WARNING: [Synth 8-3331] design MEM has unconnected port add[13]
WARNING: [Synth 8-3331] design MEM has unconnected port add[12]
WARNING: [Synth 8-3331] design MEM has unconnected port add[11]
WARNING: [Synth 8-3331] design MEM has unconnected port add[10]
WARNING: [Synth 8-3331] design MEM has unconnected port add[9]
WARNING: [Synth 8-3331] design MEM has unconnected port add[8]
WARNING: [Synth 8-3331] design MEM has unconnected port add[1]
WARNING: [Synth 8-3331] design MEM has unconnected port add[0]
WARNING: [Synth 8-3331] design ID has unconnected port ce
WARNING: [Synth 8-3332] Sequential element (ALU_i/branch_reg) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (ALU_i/zero_reg) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (ALU_i/out_s_reg[31]) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (ALU_i/out_s_reg[30]) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (ALU_i/out_s_reg[29]) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (ALU_i/out_s_reg[28]) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (ALU_i/out_s_reg[27]) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (ALU_i/out_s_reg[26]) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (ALU_i/out_s_reg[25]) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (ALU_i/out_s_reg[24]) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (ALU_i/out_s_reg[23]) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (ALU_i/out_s_reg[22]) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (ALU_i/out_s_reg[21]) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (ALU_i/out_s_reg[20]) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (ALU_i/out_s_reg[19]) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (ALU_i/out_s_reg[18]) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (ALU_i/out_s_reg[17]) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (ALU_i/out_s_reg[16]) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (ALU_i/out_s_reg[15]) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (ALU_i/out_s_reg[14]) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (ALU_i/out_s_reg[13]) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (ALU_i/out_s_reg[12]) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (ALU_i/out_s_reg[11]) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (ALU_i/out_s_reg[10]) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (ALU_i/out_s_reg[9]) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (ALU_i/out_s_reg[8]) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (ALU_i/out_s_reg[7]) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (ALU_i/out_s_reg[6]) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (ALU_i/out_s_reg[5]) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (ALU_i/out_s_reg[4]) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (ALU_i/out_s_reg[3]) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (ALU_i/out_s_reg[2]) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (ALU_i/out_s_reg[1]) is unused and will be removed from module EX.
WARNING: [Synth 8-3332] Sequential element (ALU_i/out_s_reg[0]) is unused and will be removed from module EX.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 644.629 ; gain = 352.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 644.629 ; gain = 352.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 644.629 ; gain = 352.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 644.629 ; gain = 352.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 644.629 ; gain = 352.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 644.629 ; gain = 352.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 644.629 ; gain = 352.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 644.629 ; gain = 352.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 644.629 ; gain = 352.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 644.629 ; gain = 352.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 133 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 644.629 ; gain = 352.078
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 644.629 ; gain = 352.078
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 739.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 133 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 739.418 ; gain = 446.867
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 739.418 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/nicol/Documents/GitHub/VHDL_Course/RV32I_SingleStage/RISCV_VivadoVHDLProject_vicilogic/xilinxprj/RISCV/riscv.runs/synth_1/RISCV.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RISCV_utilization_synth.rpt -pb RISCV_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 26 21:40:45 2021...
