
---------- Begin Simulation Statistics ----------
final_tick                                 3217630500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 128751                       # Simulator instruction rate (inst/s)
host_mem_usage                                 868048                       # Number of bytes of host memory used
host_op_rate                                   219505                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.29                       # Real time elapsed on the host
host_tick_rate                              261908483                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1581726                       # Number of instructions simulated
sim_ops                                       2696683                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003218                       # Number of seconds simulated
sim_ticks                                  3217630500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                58                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted               122                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              33                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               33                       # Number of indirect misses.
system.cpu.branchPred.lookups                     122                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1581726                       # Number of instructions committed
system.cpu.committedOps                       2696683                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.068506                       # CPI: cycles per instruction
system.cpu.discardedOps                        419074                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                      409628                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1445                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      145035                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            66                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              10032                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1289636                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.245790                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      612587                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           266                       # TLB misses on write requests
system.cpu.numCycles                          6435261                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               17151      0.64%      0.64% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2103574     78.01%     78.64% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1913      0.07%     78.71% # Class of committed instruction
system.cpu.op_class_0::IntDiv                   24008      0.89%     79.60% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  6618      0.25%     79.85% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     79.85% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                  1232      0.05%     79.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                 4000      0.15%     80.04% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     80.04% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     80.04% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     80.04% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     80.04% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                     16      0.00%     80.04% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     80.04% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                   4186      0.16%     80.20% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     80.20% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                    174      0.01%     80.20% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                  4165      0.15%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdShift                   24      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd              6000      0.22%     80.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     80.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     80.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt              4000      0.15%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv              2000      0.07%     80.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     80.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult             4000      0.15%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::MemRead                 352141     13.06%     94.01% # Class of committed instruction
system.cpu.op_class_0::MemWrite                132380      4.91%     98.92% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             16636      0.62%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            12465      0.46%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2696683                       # Class of committed instruction
system.cpu.tickCycles                         5145625                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    58                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9216                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        10910                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        23357                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               7703                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1513                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1513                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7703                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        18432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        18432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       589824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  589824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9216                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9216    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9216                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11393000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           49321000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3217630500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             10564                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2218                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1361                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7331                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1882                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1882                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1874                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8691                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        30695                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 35803                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       206976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       818624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1025600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            12447                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000321                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017924                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  12443     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      4      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              12447                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           15257500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          15859500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2809500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3217630500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  199                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3032                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3231                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 199                       # number of overall hits
system.l2.overall_hits::.cpu.data                3032                       # number of overall hits
system.l2.overall_hits::total                    3231                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1675                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               7541                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9216                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1675                       # number of overall misses
system.l2.overall_misses::.cpu.data              7541                       # number of overall misses
system.l2.overall_misses::total                  9216                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    128790000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    605037000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        733827000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    128790000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    605037000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       733827000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1874                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            10573                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12447                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1874                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           10573                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12447                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.893810                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.713232                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.740419                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.893810                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.713232                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.740419                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76889.552239                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80232.992972                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79625.325521                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76889.552239                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80232.992972                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79625.325521                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          7541                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9216                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         7541                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9216                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    112040000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    529627000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    641667000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    112040000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    529627000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    641667000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.893810                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.713232                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.740419                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.893810                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.713232                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.740419                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66889.552239                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70232.992972                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69625.325521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66889.552239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70232.992972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69625.325521                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2218                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2218                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2218                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2218                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1360                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1360                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1360                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1360                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               369                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   369                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1513                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1513                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    118468500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     118468500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1882                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1882                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.803932                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.803932                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78300.396563                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78300.396563                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1513                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1513                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    103338500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    103338500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.803932                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.803932                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68300.396563                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68300.396563                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            199                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                199                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1675                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1675                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    128790000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    128790000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1874                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1874                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.893810                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.893810                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76889.552239                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76889.552239                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1675                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1675                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    112040000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    112040000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.893810                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.893810                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66889.552239                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66889.552239                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2663                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2663                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6028                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6028                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    486568500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    486568500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         8691                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          8691                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.693591                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.693591                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80718.065693                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80718.065693                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6028                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6028                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    426288500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    426288500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.693591                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.693591                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70718.065693                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70718.065693                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3217630500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5353.576083                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       874.930450                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4478.645634                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.026701                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.136677                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.163378                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9216                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2898                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6268                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.281250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    196040                       # Number of tag accesses
system.l2.tags.data_accesses                   196040                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3217630500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         107200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         482624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             589824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       107200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        107200                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9216                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          33316442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         149993606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             183310048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     33316442                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         33316442                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         33316442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        149993606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            183310048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1675.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               19250                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9216                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9216                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     90125500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   46080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               262925500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9779.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28529.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     6028                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9216                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    185.013802                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   121.060607                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.606487                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1642     51.51%     51.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          906     28.42%     79.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          246      7.72%     87.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          116      3.64%     91.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           63      1.98%     93.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           36      1.13%     94.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           24      0.75%     95.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           25      0.78%     95.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          130      4.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3188                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 589824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  589824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       183.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    183.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3214207000                       # Total gap between requests
system.mem_ctrls.avgGap                     348763.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       107200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       482624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 33316442.021543491632                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 149993605.542960882187                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1675                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7541                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     43440500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    219485000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25934.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29105.56                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    65.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             12373620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              6576735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            33872160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     253846320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1258294950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        175953600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1740917385                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        541.055719                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    445640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    107380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2664610500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             10388700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              5521725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            31930080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     253846320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1127945070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        285721920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1715353815                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        533.110876                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    732239500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    107380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2378011000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3217630500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       610638                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           610638                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       610638                       # number of overall hits
system.cpu.icache.overall_hits::total          610638                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1874                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1874                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1874                       # number of overall misses
system.cpu.icache.overall_misses::total          1874                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    135568500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    135568500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    135568500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    135568500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       612512                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       612512                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       612512                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       612512                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003060                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003060                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003060                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003060                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72341.782284                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72341.782284                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72341.782284                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72341.782284                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1361                       # number of writebacks
system.cpu.icache.writebacks::total              1361                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1874                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1874                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1874                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1874                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    133695500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    133695500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    133695500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    133695500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003060                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003060                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003060                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003060                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71342.315902                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71342.315902                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71342.315902                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71342.315902                       # average overall mshr miss latency
system.cpu.icache.replacements                   1361                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       610638                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          610638                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1874                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1874                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    135568500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    135568500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       612512                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       612512                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003060                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003060                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72341.782284                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72341.782284                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1874                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1874                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    133695500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    133695500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003060                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003060                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71342.315902                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71342.315902                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3217630500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           475.370555                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              213245                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1361                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            156.682586                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   475.370555                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.928458                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.928458                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          473                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1226897                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1226897                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3217630500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3217630500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3217630500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3217630500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3217630500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3217630500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       537920                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           537920                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       537920                       # number of overall hits
system.cpu.dcache.overall_hits::total          537920                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        11303                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11303                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        11303                       # number of overall misses
system.cpu.dcache.overall_misses::total         11303                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    709929000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    709929000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    709929000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    709929000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       549223                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       549223                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       549223                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       549223                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020580                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020580                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020580                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020580                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62808.900292                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62808.900292                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62808.900292                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62808.900292                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2218                       # number of writebacks
system.cpu.dcache.writebacks::total              2218                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          730                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          730                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          730                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          730                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        10573                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10573                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10573                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10573                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    652784500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    652784500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    652784500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    652784500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019251                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019251                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019251                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019251                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61740.707462                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61740.707462                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61740.707462                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61740.707462                       # average overall mshr miss latency
system.cpu.dcache.replacements                   9549                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       395703                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          395703                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8694                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8694                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    536422000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    536422000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       404397                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       404397                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.021499                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021499                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61700.253048                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61700.253048                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8691                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8691                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    527616500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    527616500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.021491                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021491                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60708.376481                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60708.376481                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       142217                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         142217                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2609                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2609                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    173507000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    173507000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       144826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       144826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018015                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018015                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66503.257953                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66503.257953                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          727                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          727                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1882                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1882                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    125168000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    125168000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012995                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012995                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66507.970244                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66507.970244                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3217630500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           974.951799                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              448098                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              9549                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.926170                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            178500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   974.951799                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.952101                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.952101                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          935                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1109019                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1109019                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3217630500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3217630500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3217630500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3232154500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               22208465                       # Simulator instruction rate (inst/s)
host_mem_usage                                 868580                       # Number of bytes of host memory used
host_op_rate                                 37821268                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.07                       # Real time elapsed on the host
host_tick_rate                              202662463                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1588734                       # Number of instructions simulated
sim_ops                                       2709698                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000015                       # Number of seconds simulated
sim_ticks                                    14524000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                        7008                       # Number of instructions committed
system.cpu.committedOps                         13015                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.144977                       # CPI: cycles per instruction
system.cpu.discardedOps                          4000                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                        2002                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        1001                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                  3                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                              15                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.241256                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4003                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.numCycles                            29048                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.01%      0.01% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    7011     53.87%     53.88% # Class of committed instruction
system.cpu.op_class_0::IntMult                      0      0.00%     53.88% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.88% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1001      7.69%     61.57% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd              1000      7.68%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult             1000      7.68%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                      0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                     1      0.01%     76.94% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2001     15.37%     92.32% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             1000      7.68%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    13015                       # Class of committed instruction
system.cpu.tickCycles                           29033                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            3                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 0                       # Request fanout histogram
system.membus.snoop_fanout::mean                  nan                       # Request fanout histogram
system.membus.snoop_fanout::stdev                 nan                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0                       # Request fanout histogram
system.membus.snoop_fanout::0                       0                       # Request fanout histogram
system.membus.snoop_fanout::1                       0                       # Request fanout histogram
system.membus.snoop_fanout::overflows               0                       # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   0                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     14524000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp                 2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                     5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                    256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples                1                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                nan                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      1    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                  1                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy               3500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              3000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     14524000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                    1                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                   1                       # number of overall (read+write) accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     14524000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         9216                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst             1675                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data             7541                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.051117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.230133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.281250                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9216                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2901                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6281                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.281250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                        24                       # Number of tag accesses
system.l2.tags.data_accesses                       24                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     14524000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   4                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy           224580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          5388000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy            6841860                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        471.072707                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     14004000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy           224580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          5388000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy            6841860                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        471.072707                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     14004000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     14524000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         4002                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4002                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4002                       # number of overall hits
system.cpu.icache.overall_hits::total            4002                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              1                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::total             1                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst        26000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total        26000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst        26000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total        26000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4003                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4003                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4003                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4003                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000250                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000250                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000250                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000250                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        26000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        26000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        26000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        26000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst            1                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst        24000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total        24000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst        24000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total        24000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000250                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000250                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000250                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000250                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        24000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        24000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        24000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        24000                       # average overall mshr miss latency
system.cpu.icache.replacements                      2                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4002                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4002                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             1                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst        26000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total        26000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000250                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000250                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        26000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        26000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            1                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst        24000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total        24000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000250                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000250                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        24000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        24000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     14524000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   3                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 2                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              1.500000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          471                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8008                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8008                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     14524000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     14524000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     14524000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     14524000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     14524000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     14524000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         3003                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3003                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3003                       # number of overall hits
system.cpu.dcache.overall_hits::total            3003                       # number of overall hits
system.cpu.dcache.demand_accesses::.cpu.data         3003                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3003                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3003                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3003                       # number of overall (read+write) accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2002                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2002                       # number of ReadReq hits
system.cpu.dcache.ReadReq_accesses::.cpu.data         2002                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2002                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_hits::.cpu.data         1001                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1001                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data         1001                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1001                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     14524000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          951                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              6006                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             6006                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     14524000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     14524000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     14524000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3331275500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                5580127                       # Simulator instruction rate (inst/s)
host_mem_usage                                 879676                       # Number of bytes of host memory used
host_op_rate                                  9532456                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.29                       # Real time elapsed on the host
host_tick_rate                              342224747                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1615371                       # Number of instructions simulated
sim_ops                                       2760744                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000099                       # Number of seconds simulated
sim_ticks                                    99121000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 5                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                13                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              11                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               11                       # Number of indirect misses.
system.cpu.branchPred.lookups                      13                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            4                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       26637                       # Number of instructions committed
system.cpu.committedOps                         51046                       # Number of ops (including micro ops) committed
system.cpu.cpi                               7.442355                       # CPI: cycles per instruction
system.cpu.discardedOps                          9737                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                        8793                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           121                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3797                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             5                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                  0                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           83816                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.134366                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       11773                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           102                       # TLB misses on write requests
system.cpu.numCycles                           198242                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                 242      0.47%      0.47% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   37290     73.05%     73.53% # Class of committed instruction
system.cpu.op_class_0::IntMult                     11      0.02%     73.55% # Class of committed instruction
system.cpu.op_class_0::IntDiv                     299      0.59%     74.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   129      0.25%     74.39% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   240      0.47%     74.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      2      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     11      0.02%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                     48      0.09%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    69      0.14%     75.11% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.11% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.11% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    3      0.01%     75.12% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.12% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.12% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd              1000      1.96%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                   6349     12.44%     89.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  3289      6.44%     95.96% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              1563      3.06%     99.02% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              501      0.98%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    51046                       # Class of committed instruction
system.cpu.tickCycles                          114426                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           585                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1082                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2163                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                559                       # Transaction distribution
system.membus.trans_dist::ReadExReq                26                       # Transaction distribution
system.membus.trans_dist::ReadExResp               26                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           559                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        37440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        37440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   37440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               585                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     585    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 585                       # Request fanout histogram
system.membus.reqLayer2.occupancy              677000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3109500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     99121000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1038                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          146                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          710                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             225                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               43                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              43                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           711                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          328                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3244                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        90880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        33088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 123968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1082                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000924                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030401                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1081     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1082                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1937500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            556500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1065000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     99121000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  194                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  302                       # number of demand (read+write) hits
system.l2.demand_hits::total                      496                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 194                       # number of overall hits
system.l2.overall_hits::.cpu.data                 302                       # number of overall hits
system.l2.overall_hits::total                     496                       # number of overall hits
system.l2.demand_misses::.cpu.inst                517                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                 69                       # number of demand (read+write) misses
system.l2.demand_misses::total                    586                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               517                       # number of overall misses
system.l2.overall_misses::.cpu.data                69                       # number of overall misses
system.l2.overall_misses::total                   586                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     38884000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data      5414000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         44298000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     38884000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data      5414000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        44298000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              711                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              371                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1082                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             711                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             371                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1082                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.727145                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.185984                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.541590                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.727145                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.185984                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.541590                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75210.831721                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78463.768116                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75593.856655                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75210.831721                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78463.768116                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75593.856655                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data            69                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               586                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data           69                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              586                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33724000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data      4724000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     38448000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33724000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data      4724000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     38448000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.727145                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.185984                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.541590                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.727145                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.185984                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.541590                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65230.174081                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68463.768116                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65610.921502                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65230.174081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68463.768116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65610.921502                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          146                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              146                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          146                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          146                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          710                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              710                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          710                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          710                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    17                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              26                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  26                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      1891000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1891000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            43                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                43                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.604651                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.604651                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72730.769231                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72730.769231                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           26                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             26                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      1631000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1631000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.604651                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.604651                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62730.769231                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62730.769231                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            194                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                194                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          517                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              517                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     38884000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38884000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          711                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            711                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.727145                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.727145                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75210.831721                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75210.831721                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          517                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          517                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33724000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33724000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.727145                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.727145                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65230.174081                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65230.174081                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           43                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              43                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      3523000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      3523000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          328                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           328                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.131098                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.131098                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81930.232558                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81930.232558                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           43                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           43                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      3093000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      3093000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.131098                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.131098                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71930.232558                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71930.232558                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     99121000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  9481.945529                       # Cycle average of tags in use
system.l2.tags.total_refs                       25518                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9801                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.603612                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1902.010889                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7579.934641                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.058045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.231321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.289366                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9801                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          510                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2805                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6411                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.299103                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     17889                       # Number of tag accesses
system.l2.tags.data_accesses                    17889                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     99121000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           4416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              37440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33024                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              69                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 585                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         333168552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          44551609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             377720160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    333168552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        333168552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        333168552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         44551609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            377720160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        69.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000509000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1194                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         585                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       585                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      3505000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                14473750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5991.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24741.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      457                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   585                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    296.873950                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   192.617054                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   287.515204                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           38     31.93%     31.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           25     21.01%     52.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           21     17.65%     70.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           13     10.92%     81.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      4.20%     85.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      3.36%     89.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      0.84%     89.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      2.52%     92.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            9      7.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          119                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  37440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   37440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       377.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    377.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     116990000                       # Total gap between requests
system.mem_ctrls.avgGap                     199982.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         4416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 333168551.568285226822                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 44551608.639945119619                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          516                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           69                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12594250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1879500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24407.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27239.13                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               521220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               246675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1799280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7375680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         31873260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         11221920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           53038035                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        535.083736                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     28890250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      3120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     67110750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               392700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               204930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2377620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7375680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         37111560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          6810720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           54273210                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        547.545021                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     17360750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      3120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     78640250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     99121000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        11030                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            11030                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        11030                       # number of overall hits
system.cpu.icache.overall_hits::total           11030                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          711                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            711                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          711                       # number of overall misses
system.cpu.icache.overall_misses::total           711                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     42717000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     42717000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     42717000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     42717000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        11741                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        11741                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        11741                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        11741                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.060557                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.060557                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.060557                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.060557                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60080.168776                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60080.168776                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60080.168776                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60080.168776                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          710                       # number of writebacks
system.cpu.icache.writebacks::total               710                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          711                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          711                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          711                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          711                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     42007000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42007000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     42007000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     42007000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.060557                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.060557                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.060557                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.060557                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59081.575246                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59081.575246                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59081.575246                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59081.575246                       # average overall mshr miss latency
system.cpu.icache.replacements                    710                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        11030                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           11030                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          711                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           711                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     42717000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     42717000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        11741                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        11741                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.060557                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.060557                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60080.168776                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60080.168776                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          711                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          711                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     42007000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42007000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.060557                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.060557                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59081.575246                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59081.575246                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     99121000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              415007                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1222                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            339.612930                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          306                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             24192                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            24192                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     99121000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     99121000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     99121000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     99121000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     99121000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     99121000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        12174                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            12174                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        12174                       # number of overall hits
system.cpu.dcache.overall_hits::total           12174                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          393                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            393                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          393                       # number of overall misses
system.cpu.dcache.overall_misses::total           393                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     10513000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     10513000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     10513000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     10513000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        12567                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        12567                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        12567                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        12567                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031272                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031272                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031272                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031272                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26750.636132                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26750.636132                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26750.636132                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26750.636132                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          146                       # number of writebacks
system.cpu.dcache.writebacks::total               146                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           22                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           22                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          371                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          371                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          371                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          371                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9143500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9143500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9143500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      9143500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029522                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029522                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.029522                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029522                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24645.552561                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24645.552561                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24645.552561                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24645.552561                       # average overall mshr miss latency
system.cpu.dcache.replacements                    371                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         8447                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            8447                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          328                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           328                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7337000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7337000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         8775                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         8775                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037379                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037379                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22368.902439                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22368.902439                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          328                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          328                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7009000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7009000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037379                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037379                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21368.902439                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21368.902439                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3727                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3727                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           65                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           65                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3176000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3176000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017141                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017141                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48861.538462                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48861.538462                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           22                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           43                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           43                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2134500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2134500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49639.534884                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49639.534884                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     99121000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              115943                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1395                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.113262                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          265                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          699                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             25505                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            25505                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     99121000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     99121000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     99121000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
