Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Tue Jun 13 09:41:26 2017
| Host         : toshiba running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file fft_control_sets_placed.rpt
| Design       : fft
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    22 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1915 |          629 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             275 |           67 |
| Yes          | No                    | No                     |            1114 |          360 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              36 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |     Enable Signal    |                                                      Set/Reset Signal                                                      | Slice Load Count | Bel Load Count |
+--------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ap_clk      | ap_CS_fsm[2]_i_1_n_0 |                                                                                                                            |                2 |             10 |
|  ap_clk      | odd1_reg_1570        |                                                                                                                            |                4 |             10 |
|  ap_clk      |                      | fft_dmul_64ns_64neOg_U8/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0] |                3 |             11 |
|  ap_clk      |                      | fft_dmul_64ns_64neOg_U5/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0] |                3 |             11 |
|  ap_clk      |                      | fft_dmul_64ns_64neOg_U6/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0] |                3 |             11 |
|  ap_clk      |                      | fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0] |                4 |             11 |
|  ap_clk      | log_reg_1460         | log_reg_146                                                                                                                |                2 |             14 |
|  ap_clk      | ap_CS_fsm_state2     |                                                                                                                            |                4 |             18 |
|  ap_clk      | ap_CS_fsm[2]_i_1_n_0 | odd1_reg_157[31]_i_1_n_0                                                                                                   |                6 |             22 |
|  ap_clk      |                      | ap_rst                                                                                                                     |               12 |             27 |
|  ap_clk      |                      | fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/SR[0]                         |                9 |             51 |
|  ap_clk      |                      | fft_dmul_64ns_64neOg_U6/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/SR[0]                         |               11 |             51 |
|  ap_clk      |                      | fft_dmul_64ns_64neOg_U5/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/SR[0]                         |                8 |             51 |
|  ap_clk      |                      | fft_dmul_64ns_64neOg_U8/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/SR[0]                         |               14 |             51 |
|  ap_clk      | img_addr_1_reg_3760  |                                                                                                                            |               18 |             52 |
|  ap_clk      | ap_CS_fsm_state13    |                                                                                                                            |               45 |            128 |
|  ap_clk      | reg_1980             |                                                                                                                            |               46 |            128 |
|  ap_clk      | ap_CS_fsm_state24    |                                                                                                                            |               45 |            128 |
|  ap_clk      | ap_CS_fsm_state4     |                                                                                                                            |               44 |            128 |
|  ap_clk      | ap_CS_fsm_state19    |                                                                                                                            |               71 |            256 |
|  ap_clk      | ap_CS_fsm_state9     |                                                                                                                            |               81 |            256 |
|  ap_clk      |                      |                                                                                                                            |              639 |           1963 |
+--------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 10     |                     2 |
| 11     |                     4 |
| 14     |                     1 |
| 16+    |                    15 |
+--------+-----------------------+


