Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d21fd38cbe49490486c765e06bac7fd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot sequence_detector_tb_826_func_impl xil_defaultlib.sequence_detector_tb_826 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1(INIT=2'b01)
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.clk_divider
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDPE(IS_C_INVERTED=1'b1)
Compiling module unisims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.mealyFSM
Compiling module xil_defaultlib.sequence_detector_826
Compiling architecture behavioral of entity xil_defaultlib.sequence_detector_tb_826
Built simulation snapshot sequence_detector_tb_826_func_impl
