<stg><name>Write_Output_F</name>


<trans_list>

<trans id="833" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="17" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln259" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln259" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln261" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="20" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln261" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="30" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="37" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:0 %layer_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %layer

]]></Node>
<StgValue><ssdm name="layer_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:50 %icmp_ln246 = icmp_eq  i10 %layer_read, i10 1

]]></Node>
<StgValue><ssdm name="icmp_ln246"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:2 %Tm_Loops_now_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %Tm_Loops_now

]]></Node>
<StgValue><ssdm name="Tm_Loops_now_read"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:5 %CHout_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %CHout

]]></Node>
<StgValue><ssdm name="CHout_read"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="10">
<![CDATA[
entry:12 %CHout_cast = zext i10 %CHout_read

]]></Node>
<StgValue><ssdm name="CHout_cast"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:51 %select_ln245 = select i1 %icmp_ln246, i32 4, i32 32

]]></Node>
<StgValue><ssdm name="select_ln245"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
entry:81 %st = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %Tm_Loops_now_read, i2 0

]]></Node>
<StgValue><ssdm name="st"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="27" op_0_bw="30">
<![CDATA[
entry:82 %trunc_ln254 = trunc i30 %Tm_Loops_now_read

]]></Node>
<StgValue><ssdm name="trunc_ln254"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
entry:83 %sf = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %trunc_ln254, i5 0

]]></Node>
<StgValue><ssdm name="sf"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:84 %select_ln254 = select i1 %icmp_ln246, i32 %st, i32 %sf

]]></Node>
<StgValue><ssdm name="select_ln254"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:85 %sub_ln254 = sub i32 %CHout_cast, i32 %select_ln254

]]></Node>
<StgValue><ssdm name="sub_ln254"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:86 %icmp_ln254 = icmp_slt  i32 %select_ln245, i32 %sub_ln254

]]></Node>
<StgValue><ssdm name="icmp_ln254"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:87 %Out_Tm_Min = select i1 %icmp_ln254, i32 %select_ln245, i32 %sub_ln254

]]></Node>
<StgValue><ssdm name="Out_Tm_Min"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="51" st_id="3" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
entry:88 %conv = sitofp i32 %Out_Tm_Min

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="52" st_id="4" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
entry:88 %conv = sitofp i32 %Out_Tm_Min

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="53" st_id="5" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
entry:88 %conv = sitofp i32 %Out_Tm_Min

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="54" st_id="6" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
entry:88 %conv = sitofp i32 %Out_Tm_Min

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="55" st_id="7" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
entry:88 %conv = sitofp i32 %Out_Tm_Min

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="56" st_id="8" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
entry:88 %conv = sitofp i32 %Out_Tm_Min

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="57" st_id="9" stage="5" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:89 %dc = fmul i32 %conv, i32 0.25

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="58" st_id="10" stage="4" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:89 %dc = fmul i32 %conv, i32 0.25

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="59" st_id="11" stage="3" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:89 %dc = fmul i32 %conv, i32 0.25

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="60" st_id="12" stage="2" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:89 %dc = fmul i32 %conv, i32 0.25

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="61" st_id="13" stage="1" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:89 %dc = fmul i32 %conv, i32 0.25

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="62" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
entry:90 %data_V = bitcast i32 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="63" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:91 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="64" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:92 %xs_exp_V_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="xs_exp_V_7"/></StgValue>
</operation>

<operation id="65" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="32">
<![CDATA[
entry:95 %trunc_ln21 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="trunc_ln21"/></StgValue>
</operation>

<operation id="66" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:96 %or_ln21 = or i8 %trunc_ln21, i8 %xs_exp_V_7

]]></Node>
<StgValue><ssdm name="or_ln21"/></StgValue>
</operation>

<operation id="67" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:97 %tmp_1_i = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_V, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="68" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="23" op_0_bw="23" op_1_bw="15" op_2_bw="8">
<![CDATA[
entry:98 %tmp_2_i = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %tmp_1_i, i8 %or_ln21

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="69" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:99 %icmp_ln21 = icmp_eq  i23 %tmp_2_i, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="70" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:100 %index = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %data_V, i32 23, i32 27

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="71" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="5">
<![CDATA[
entry:101 %zext_ln541 = zext i5 %index

]]></Node>
<StgValue><ssdm name="zext_ln541"/></StgValue>
</operation>

<operation id="72" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:102 %mask_table_addr = getelementptr i23 %mask_table, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="mask_table_addr"/></StgValue>
</operation>

<operation id="73" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="23" op_0_bw="5">
<![CDATA[
entry:103 %mask = load i5 %mask_table_addr

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="74" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="31" op_0_bw="32">
<![CDATA[
entry:107 %trunc_ln368 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="trunc_ln368"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="75" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:93 %icmp_ln1035 = icmp_ult  i8 %xs_exp_V_7, i8 127

]]></Node>
<StgValue><ssdm name="icmp_ln1035"/></StgValue>
</operation>

<operation id="76" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:94 %icmp_ln1035_2 = icmp_ugt  i8 %xs_exp_V_7, i8 150

]]></Node>
<StgValue><ssdm name="icmp_ln1035_2"/></StgValue>
</operation>

<operation id="77" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="23" op_0_bw="5">
<![CDATA[
entry:103 %mask = load i5 %mask_table_addr

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="78" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="23">
<![CDATA[
entry:104 %zext_ln30 = zext i23 %mask

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="79" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
entry:105 %p_Result_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %p_Result_s, i31 0

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="80" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
entry:106 %bitcast_ln356 = bitcast i32 %p_Result_5

]]></Node>
<StgValue><ssdm name="bitcast_ln356"/></StgValue>
</operation>

<operation id="81" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
entry:108 %p_Result_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln368

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="82" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:109 %data_V_2 = add i32 %zext_ln30, i32 %p_Result_6

]]></Node>
<StgValue><ssdm name="data_V_2"/></StgValue>
</operation>

<operation id="83" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:110 %xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="xs_exp_V"/></StgValue>
</operation>

<operation id="84" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:111 %or_ln779 = or i32 %data_V, i32 %data_V_2

]]></Node>
<StgValue><ssdm name="or_ln779"/></StgValue>
</operation>

<operation id="85" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:112 %xs_sign_V_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_ln779, i32 31

]]></Node>
<StgValue><ssdm name="xs_sign_V_2"/></StgValue>
</operation>

<operation id="86" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:113 %xs_exp_V_8 = select i1 %p_Result_s, i8 %xs_exp_V_7, i8 %xs_exp_V

]]></Node>
<StgValue><ssdm name="xs_exp_V_8"/></StgValue>
</operation>

<operation id="87" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="23" op_0_bw="32">
<![CDATA[
entry:114 %trunc_ln779 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="trunc_ln779"/></StgValue>
</operation>

<operation id="88" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="23" op_0_bw="32">
<![CDATA[
entry:115 %trunc_ln779_2 = trunc i32 %data_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln779_2"/></StgValue>
</operation>

<operation id="89" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
entry:116 %xs_sig_V = select i1 %p_Result_s, i23 %trunc_ln779, i23 %trunc_ln779_2

]]></Node>
<StgValue><ssdm name="xs_sig_V"/></StgValue>
</operation>

<operation id="90" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:117 %xor_ln1497 = xor i23 %mask, i23 8388607

]]></Node>
<StgValue><ssdm name="xor_ln1497"/></StgValue>
</operation>

<operation id="91" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:118 %xs_sig_V_4 = and i23 %xs_sig_V, i23 %xor_ln1497

]]></Node>
<StgValue><ssdm name="xs_sig_V_4"/></StgValue>
</operation>

<operation id="92" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="8" op_3_bw="23">
<![CDATA[
entry:119 %p_Result_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 %xs_sign_V_2, i8 %xs_exp_V_8, i23 %xs_sig_V_4

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="93" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
entry:120 %bitcast_ln356_2 = bitcast i32 %p_Result_7

]]></Node>
<StgValue><ssdm name="bitcast_ln356_2"/></StgValue>
</operation>

<operation id="94" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:121 %or_ln21_2 = or i1 %p_Result_s, i1 %icmp_ln21

]]></Node>
<StgValue><ssdm name="or_ln21_2"/></StgValue>
</operation>

<operation id="95" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:122 %and_ln21 = and i1 %icmp_ln1035, i1 %or_ln21_2

]]></Node>
<StgValue><ssdm name="and_ln21"/></StgValue>
</operation>

<operation id="96" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:123 %select_ln21 = select i1 %and_ln21, i32 %bitcast_ln356, i32 1

]]></Node>
<StgValue><ssdm name="select_ln21"/></StgValue>
</operation>

<operation id="97" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:124 %or_ln1035 = or i1 %icmp_ln1035, i1 %icmp_ln1035_2

]]></Node>
<StgValue><ssdm name="or_ln1035"/></StgValue>
</operation>

<operation id="98" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:125 %select_ln1035 = select i1 %or_ln1035, i32 %select_ln21, i32 %bitcast_ln356_2

]]></Node>
<StgValue><ssdm name="select_ln1035"/></StgValue>
</operation>

<operation id="99" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:126 %xor_ln1035 = xor i1 %icmp_ln1035, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1035"/></StgValue>
</operation>

<operation id="100" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:127 %and_ln1035 = and i1 %icmp_ln1035_2, i1 %xor_ln1035

]]></Node>
<StgValue><ssdm name="and_ln1035"/></StgValue>
</operation>

<operation id="101" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:128 %dc_1 = select i1 %and_ln1035, i32 %dc, i32 %select_ln1035

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="102" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:3 %C_Loops_now_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %C_Loops_now

]]></Node>
<StgValue><ssdm name="C_Loops_now_read"/></StgValue>
</operation>

<operation id="103" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:4 %R_Loops_now_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %R_Loops_now

]]></Node>
<StgValue><ssdm name="R_Loops_now_read"/></StgValue>
</operation>

<operation id="104" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="28" op_0_bw="31">
<![CDATA[
entry:54 %trunc_ln252 = trunc i31 %R_Loops_now_read

]]></Node>
<StgValue><ssdm name="trunc_ln252"/></StgValue>
</operation>

<operation id="105" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
entry:55 %shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %trunc_ln252, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="106" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
entry:56 %shl_ln252_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %R_Loops_now_read, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln252_1"/></StgValue>
</operation>

<operation id="107" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:57 %sub_ln252_1 = sub i32 %shl_ln, i32 %shl_ln252_1

]]></Node>
<StgValue><ssdm name="sub_ln252_1"/></StgValue>
</operation>

<operation id="108" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="27" op_0_bw="31">
<![CDATA[
entry:58 %trunc_ln252_1 = trunc i31 %R_Loops_now_read

]]></Node>
<StgValue><ssdm name="trunc_ln252_1"/></StgValue>
</operation>

<operation id="109" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
entry:59 %shl_ln252_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %trunc_ln252_1, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln252_2"/></StgValue>
</operation>

<operation id="110" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="30" op_0_bw="31">
<![CDATA[
entry:60 %trunc_ln252_2 = trunc i31 %R_Loops_now_read

]]></Node>
<StgValue><ssdm name="trunc_ln252_2"/></StgValue>
</operation>

<operation id="111" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
entry:61 %shl_ln252_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %trunc_ln252_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln252_3"/></StgValue>
</operation>

<operation id="112" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:62 %sub_ln252_2 = sub i32 %shl_ln252_2, i32 %shl_ln252_3

]]></Node>
<StgValue><ssdm name="sub_ln252_2"/></StgValue>
</operation>

<operation id="113" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:63 %select_ln252 = select i1 %icmp_ln246, i32 %sub_ln252_1, i32 %sub_ln252_2

]]></Node>
<StgValue><ssdm name="select_ln252"/></StgValue>
</operation>

<operation id="114" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="28" op_0_bw="31">
<![CDATA[
entry:67 %trunc_ln253 = trunc i31 %C_Loops_now_read

]]></Node>
<StgValue><ssdm name="trunc_ln253"/></StgValue>
</operation>

<operation id="115" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
entry:68 %shl_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %trunc_ln253, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="116" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
entry:69 %shl_ln253_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %C_Loops_now_read, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln253_1"/></StgValue>
</operation>

<operation id="117" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:70 %sub_ln253_1 = sub i32 %shl_ln1, i32 %shl_ln253_1

]]></Node>
<StgValue><ssdm name="sub_ln253_1"/></StgValue>
</operation>

<operation id="118" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="27" op_0_bw="31">
<![CDATA[
entry:71 %trunc_ln253_1 = trunc i31 %C_Loops_now_read

]]></Node>
<StgValue><ssdm name="trunc_ln253_1"/></StgValue>
</operation>

<operation id="119" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
entry:72 %shl_ln253_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %trunc_ln253_1, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln253_2"/></StgValue>
</operation>

<operation id="120" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="30" op_0_bw="31">
<![CDATA[
entry:73 %trunc_ln253_2 = trunc i31 %C_Loops_now_read

]]></Node>
<StgValue><ssdm name="trunc_ln253_2"/></StgValue>
</operation>

<operation id="121" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
entry:74 %shl_ln253_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %trunc_ln253_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln253_3"/></StgValue>
</operation>

<operation id="122" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:75 %sub_ln253_2 = sub i32 %shl_ln253_2, i32 %shl_ln253_3

]]></Node>
<StgValue><ssdm name="sub_ln253_2"/></StgValue>
</operation>

<operation id="123" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:76 %select_ln253 = select i1 %icmp_ln246, i32 %sub_ln253_1, i32 %sub_ln253_2

]]></Node>
<StgValue><ssdm name="select_ln253"/></StgValue>
</operation>

<operation id="124" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
entry:129 %data_V_3 = bitcast i32 %dc_1

]]></Node>
<StgValue><ssdm name="data_V_3"/></StgValue>
</operation>

<operation id="125" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:130 %p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_3, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="126" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:131 %xs_exp_V_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="xs_exp_V_6"/></StgValue>
</operation>

<operation id="127" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="23" op_0_bw="32">
<![CDATA[
entry:132 %p_Result_9 = trunc i32 %data_V_3

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="128" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
entry:133 %mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_9, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="129" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="79" op_0_bw="25">
<![CDATA[
entry:134 %zext_ln15 = zext i25 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="130" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="8">
<![CDATA[
entry:135 %zext_ln346 = zext i8 %xs_exp_V_6

]]></Node>
<StgValue><ssdm name="zext_ln346"/></StgValue>
</operation>

<operation id="131" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:136 %add_ln346 = add i9 %zext_ln346, i9 385

]]></Node>
<StgValue><ssdm name="add_ln346"/></StgValue>
</operation>

<operation id="132" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:137 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="133" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:138 %sub_ln1512 = sub i8 127, i8 %xs_exp_V_6

]]></Node>
<StgValue><ssdm name="sub_ln1512"/></StgValue>
</operation>

<operation id="134" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="8">
<![CDATA[
entry:139 %sext_ln1512 = sext i8 %sub_ln1512

]]></Node>
<StgValue><ssdm name="sext_ln1512"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry:140 %ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="136" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="9">
<![CDATA[
entry:141 %sext_ln1488 = sext i9 %ush

]]></Node>
<StgValue><ssdm name="sext_ln1488"/></StgValue>
</operation>

<operation id="137" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="79" op_0_bw="32">
<![CDATA[
entry:142 %zext_ln1488 = zext i32 %sext_ln1488

]]></Node>
<StgValue><ssdm name="zext_ln1488"/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
entry:143 %r_V = lshr i79 %zext_ln15, i79 %zext_ln1488

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="139" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
entry:144 %r_V_2 = shl i79 %zext_ln15, i79 %zext_ln1488

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="140" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="79" op_2_bw="32">
<![CDATA[
entry:145 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V, i32 24

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="141" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="1">
<![CDATA[
entry:146 %zext_ln818 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln818"/></StgValue>
</operation>

<operation id="142" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:147 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_2, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="143" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:148 %val = select i1 %isNeg, i32 %zext_ln818, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="144" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:1 %relu_en_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %relu_en

]]></Node>
<StgValue><ssdm name="relu_en_read"/></StgValue>
</operation>

<operation id="145" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:6 %Wout_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %Wout

]]></Node>
<StgValue><ssdm name="Wout_read"/></StgValue>
</operation>

<operation id="146" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %Hout_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %Hout

]]></Node>
<StgValue><ssdm name="Hout_read"/></StgValue>
</operation>

<operation id="147" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:8 %feature_out4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %feature_out4

]]></Node>
<StgValue><ssdm name="feature_out4_read"/></StgValue>
</operation>

<operation id="148" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:9 %feature_out3_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %feature_out3

]]></Node>
<StgValue><ssdm name="feature_out3_read"/></StgValue>
</operation>

<operation id="149" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %feature_out2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %feature_out2

]]></Node>
<StgValue><ssdm name="feature_out2_read"/></StgValue>
</operation>

<operation id="150" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:11 %feature_out1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %feature_out1

]]></Node>
<StgValue><ssdm name="feature_out1_read"/></StgValue>
</operation>

<operation id="151" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="14">
<![CDATA[
entry:13 %Wout_cast25 = sext i14 %Wout_read

]]></Node>
<StgValue><ssdm name="Wout_cast25"/></StgValue>
</operation>

<operation id="152" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_0, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="153" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="154" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="155" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_3, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="156" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_4, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="157" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_5, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="158" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_6, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="159" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_7, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="160" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:22 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_8, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="161" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:23 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_9, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="162" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:24 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_10, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="163" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:25 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_11, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="164" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:26 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_12, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="165" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:27 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_13, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="166" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:28 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_14, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="167" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:29 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="168" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:30 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_16, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="169" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:31 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_17, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="170" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:32 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_18, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:33 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_19, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="172" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:34 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_20, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="173" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:35 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_21, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="174" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:36 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_22, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="175" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:37 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_23, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="176" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:38 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_24, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="177" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:39 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_25, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="178" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:40 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_26, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="179" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:41 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_27, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="180" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:42 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_28, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="181" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:43 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_29, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="182" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:44 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_30, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="183" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:45 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %output_buffer_31, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="184" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OUT4, void @empty_36, i32 0, i32 0, void @empty_39, i32 0, i32 512, void @empty_26, void @empty_37, void @empty_39, i32 16, i32 16, i32 256, i32 256, void @empty_39, void @empty_39, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OUT3, void @empty_36, i32 0, i32 0, void @empty_39, i32 0, i32 512, void @empty_31, void @empty_37, void @empty_39, i32 16, i32 16, i32 256, i32 256, void @empty_39, void @empty_39, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OUT2, void @empty_36, i32 0, i32 0, void @empty_39, i32 0, i32 512, void @empty_29, void @empty_37, void @empty_39, i32 16, i32 16, i32 256, i32 256, void @empty_39, void @empty_39, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OUT1, void @empty_36, i32 0, i32 0, void @empty_39, i32 0, i32 512, void @empty_8, void @empty_37, void @empty_39, i32 16, i32 16, i32 256, i32 256, void @empty_39, void @empty_39, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:52 %select_ln245_1 = select i1 %icmp_ln246, i32 14, i32 28

]]></Node>
<StgValue><ssdm name="select_ln245_1"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:53 %select_ln252_1 = select i1 %icmp_ln246, i31 14, i31 28

]]></Node>
<StgValue><ssdm name="select_ln252_1"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:64 %sub_ln252 = sub i32 %Hout_read, i32 %select_ln252

]]></Node>
<StgValue><ssdm name="sub_ln252"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65 %icmp_ln252 = icmp_slt  i32 %select_ln245_1, i32 %sub_ln252

]]></Node>
<StgValue><ssdm name="icmp_ln252"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:66 %Out_Tr_Min = select i1 %icmp_ln252, i32 %select_ln245_1, i32 %sub_ln252

]]></Node>
<StgValue><ssdm name="Out_Tr_Min"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:77 %sub_ln253 = sub i32 %Wout_cast25, i32 %select_ln253

]]></Node>
<StgValue><ssdm name="sub_ln253"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="31" op_0_bw="32">
<![CDATA[
entry:78 %trunc_ln253_3 = trunc i32 %sub_ln253

]]></Node>
<StgValue><ssdm name="trunc_ln253_3"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:79 %icmp_ln253 = icmp_slt  i32 %select_ln245_1, i32 %sub_ln253

]]></Node>
<StgValue><ssdm name="icmp_ln253"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:80 %Out_Tc_Min = select i1 %icmp_ln253, i31 %select_ln252_1, i31 %trunc_ln253_3

]]></Node>
<StgValue><ssdm name="Out_Tc_Min"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:149 %result_V_4 = sub i32 0, i32 %val

]]></Node>
<StgValue><ssdm name="result_V_4"/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:150 %result_V = select i1 %p_Result_8, i32 %result_V_4, i32 %val

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:151 %icmp_ln259 = icmp_eq  i10 %relu_en_read, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln259"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:152 %br_ln259 = br i1 %icmp_ln259, void %for.inc51.preheader, void %Out_Tr

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
for.inc51.preheader:0 %br_ln261 = br void %for.inc51

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="202" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc51:0 %icmp_ln263597 = phi i1 %icmp_ln263, void %for.inc51, i1 0, void %for.inc51.preheader

]]></Node>
<StgValue><ssdm name="icmp_ln263597"/></StgValue>
</operation>

<operation id="203" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
for.inc51:1 %Out_Tc_tp596 = phi i5 %Out_Tc_tp, void %for.inc51, i5 0, void %for.inc51.preheader

]]></Node>
<StgValue><ssdm name="Out_Tc_tp596"/></StgValue>
</operation>

<operation id="204" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
for.inc51:2 %Out_Tr_tp595 = phi i5 %Out_Tr_tp_1, void %for.inc51, i5 0, void %for.inc51.preheader

]]></Node>
<StgValue><ssdm name="Out_Tr_tp595"/></StgValue>
</operation>

<operation id="205" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc51:4 %add_ln261 = add i5 %Out_Tr_tp595, i5 1

]]></Node>
<StgValue><ssdm name="add_ln261"/></StgValue>
</operation>

<operation id="206" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc51:7 %select_ln261 = select i1 %icmp_ln263597, i5 0, i5 %Out_Tc_tp596

]]></Node>
<StgValue><ssdm name="select_ln261"/></StgValue>
</operation>

<operation id="207" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc51:8 %Out_Tr_tp_1 = select i1 %icmp_ln263597, i5 %add_ln261, i5 %Out_Tr_tp595

]]></Node>
<StgValue><ssdm name="Out_Tr_tp_1"/></StgValue>
</operation>

<operation id="208" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
for.inc51:9 %tmp_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %Out_Tr_tp_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
for.inc51:10 %tmp_10 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %Out_Tr_tp_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="210" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="9" op_0_bw="6">
<![CDATA[
for.inc51:11 %zext_ln268 = zext i6 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln268"/></StgValue>
</operation>

<operation id="211" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc51:12 %sub_ln268 = sub i9 %tmp_9, i9 %zext_ln268

]]></Node>
<StgValue><ssdm name="sub_ln268"/></StgValue>
</operation>

<operation id="212" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="5">
<![CDATA[
for.inc51:15 %trunc_ln268 = trunc i5 %select_ln261

]]></Node>
<StgValue><ssdm name="trunc_ln268"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc51:17 %lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %select_ln261, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="214" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="9" op_0_bw="4">
<![CDATA[
for.inc51:18 %zext_ln268_1 = zext i4 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln268_1"/></StgValue>
</operation>

<operation id="215" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc51:19 %add_ln268 = add i9 %sub_ln268, i9 %zext_ln268_1

]]></Node>
<StgValue><ssdm name="add_ln268"/></StgValue>
</operation>

<operation id="216" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="9">
<![CDATA[
for.inc51:20 %zext_ln268_2 = zext i9 %add_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_2"/></StgValue>
</operation>

<operation id="217" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51:21 %output_buffer_0_addr = getelementptr i32 %output_buffer_0, i64 0, i64 %zext_ln268_2

]]></Node>
<StgValue><ssdm name="output_buffer_0_addr"/></StgValue>
</operation>

<operation id="218" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51:22 %output_buffer_1_addr = getelementptr i32 %output_buffer_1, i64 0, i64 %zext_ln268_2

]]></Node>
<StgValue><ssdm name="output_buffer_1_addr"/></StgValue>
</operation>

<operation id="219" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51:23 %output_buffer_2_addr = getelementptr i32 %output_buffer_2, i64 0, i64 %zext_ln268_2

]]></Node>
<StgValue><ssdm name="output_buffer_2_addr"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51:24 %output_buffer_3_addr = getelementptr i32 %output_buffer_3, i64 0, i64 %zext_ln268_2

]]></Node>
<StgValue><ssdm name="output_buffer_3_addr"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51:25 %output_buffer_4_addr = getelementptr i32 %output_buffer_4, i64 0, i64 %zext_ln268_2

]]></Node>
<StgValue><ssdm name="output_buffer_4_addr"/></StgValue>
</operation>

<operation id="222" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51:26 %output_buffer_5_addr = getelementptr i32 %output_buffer_5, i64 0, i64 %zext_ln268_2

]]></Node>
<StgValue><ssdm name="output_buffer_5_addr"/></StgValue>
</operation>

<operation id="223" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51:27 %output_buffer_6_addr = getelementptr i32 %output_buffer_6, i64 0, i64 %zext_ln268_2

]]></Node>
<StgValue><ssdm name="output_buffer_6_addr"/></StgValue>
</operation>

<operation id="224" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51:28 %output_buffer_7_addr = getelementptr i32 %output_buffer_7, i64 0, i64 %zext_ln268_2

]]></Node>
<StgValue><ssdm name="output_buffer_7_addr"/></StgValue>
</operation>

<operation id="225" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51:29 %output_buffer_8_addr = getelementptr i32 %output_buffer_8, i64 0, i64 %zext_ln268_2

]]></Node>
<StgValue><ssdm name="output_buffer_8_addr"/></StgValue>
</operation>

<operation id="226" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51:30 %output_buffer_9_addr = getelementptr i32 %output_buffer_9, i64 0, i64 %zext_ln268_2

]]></Node>
<StgValue><ssdm name="output_buffer_9_addr"/></StgValue>
</operation>

<operation id="227" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51:31 %output_buffer_10_addr = getelementptr i32 %output_buffer_10, i64 0, i64 %zext_ln268_2

]]></Node>
<StgValue><ssdm name="output_buffer_10_addr"/></StgValue>
</operation>

<operation id="228" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51:32 %output_buffer_11_addr = getelementptr i32 %output_buffer_11, i64 0, i64 %zext_ln268_2

]]></Node>
<StgValue><ssdm name="output_buffer_11_addr"/></StgValue>
</operation>

<operation id="229" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51:33 %output_buffer_12_addr = getelementptr i32 %output_buffer_12, i64 0, i64 %zext_ln268_2

]]></Node>
<StgValue><ssdm name="output_buffer_12_addr"/></StgValue>
</operation>

<operation id="230" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51:34 %output_buffer_13_addr = getelementptr i32 %output_buffer_13, i64 0, i64 %zext_ln268_2

]]></Node>
<StgValue><ssdm name="output_buffer_13_addr"/></StgValue>
</operation>

<operation id="231" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51:35 %output_buffer_14_addr = getelementptr i32 %output_buffer_14, i64 0, i64 %zext_ln268_2

]]></Node>
<StgValue><ssdm name="output_buffer_14_addr"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51:36 %output_buffer_15_addr = getelementptr i32 %output_buffer_15, i64 0, i64 %zext_ln268_2

]]></Node>
<StgValue><ssdm name="output_buffer_15_addr"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51:37 %output_buffer_16_addr = getelementptr i32 %output_buffer_16, i64 0, i64 %zext_ln268_2

]]></Node>
<StgValue><ssdm name="output_buffer_16_addr"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51:38 %output_buffer_17_addr = getelementptr i32 %output_buffer_17, i64 0, i64 %zext_ln268_2

]]></Node>
<StgValue><ssdm name="output_buffer_17_addr"/></StgValue>
</operation>

<operation id="235" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51:39 %output_buffer_18_addr = getelementptr i32 %output_buffer_18, i64 0, i64 %zext_ln268_2

]]></Node>
<StgValue><ssdm name="output_buffer_18_addr"/></StgValue>
</operation>

<operation id="236" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51:40 %output_buffer_19_addr = getelementptr i32 %output_buffer_19, i64 0, i64 %zext_ln268_2

]]></Node>
<StgValue><ssdm name="output_buffer_19_addr"/></StgValue>
</operation>

<operation id="237" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51:41 %output_buffer_20_addr = getelementptr i32 %output_buffer_20, i64 0, i64 %zext_ln268_2

]]></Node>
<StgValue><ssdm name="output_buffer_20_addr"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51:42 %output_buffer_21_addr = getelementptr i32 %output_buffer_21, i64 0, i64 %zext_ln268_2

]]></Node>
<StgValue><ssdm name="output_buffer_21_addr"/></StgValue>
</operation>

<operation id="239" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51:43 %output_buffer_22_addr = getelementptr i32 %output_buffer_22, i64 0, i64 %zext_ln268_2

]]></Node>
<StgValue><ssdm name="output_buffer_22_addr"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51:44 %output_buffer_23_addr = getelementptr i32 %output_buffer_23, i64 0, i64 %zext_ln268_2

]]></Node>
<StgValue><ssdm name="output_buffer_23_addr"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51:45 %output_buffer_24_addr = getelementptr i32 %output_buffer_24, i64 0, i64 %zext_ln268_2

]]></Node>
<StgValue><ssdm name="output_buffer_24_addr"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51:46 %output_buffer_25_addr = getelementptr i32 %output_buffer_25, i64 0, i64 %zext_ln268_2

]]></Node>
<StgValue><ssdm name="output_buffer_25_addr"/></StgValue>
</operation>

<operation id="243" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51:47 %output_buffer_26_addr = getelementptr i32 %output_buffer_26, i64 0, i64 %zext_ln268_2

]]></Node>
<StgValue><ssdm name="output_buffer_26_addr"/></StgValue>
</operation>

<operation id="244" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51:48 %output_buffer_27_addr = getelementptr i32 %output_buffer_27, i64 0, i64 %zext_ln268_2

]]></Node>
<StgValue><ssdm name="output_buffer_27_addr"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51:49 %output_buffer_28_addr = getelementptr i32 %output_buffer_28, i64 0, i64 %zext_ln268_2

]]></Node>
<StgValue><ssdm name="output_buffer_28_addr"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51:50 %output_buffer_29_addr = getelementptr i32 %output_buffer_29, i64 0, i64 %zext_ln268_2

]]></Node>
<StgValue><ssdm name="output_buffer_29_addr"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51:51 %output_buffer_30_addr = getelementptr i32 %output_buffer_30, i64 0, i64 %zext_ln268_2

]]></Node>
<StgValue><ssdm name="output_buffer_30_addr"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc51:52 %output_buffer_31_addr = getelementptr i32 %output_buffer_31, i64 0, i64 %zext_ln268_2

]]></Node>
<StgValue><ssdm name="output_buffer_31_addr"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:53 %output_buffer_0_load = load i9 %output_buffer_0_addr

]]></Node>
<StgValue><ssdm name="output_buffer_0_load"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc51:64 %udiv_cast_cast = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln268, i1 0

]]></Node>
<StgValue><ssdm name="udiv_cast_cast"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="4" op_0_bw="2">
<![CDATA[
for.inc51:65 %zext_ln269_2 = zext i2 %udiv_cast_cast

]]></Node>
<StgValue><ssdm name="zext_ln269_2"/></StgValue>
</operation>

<operation id="252" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc51:66 %shl_ln269_1 = shl i4 3, i4 %zext_ln269_2

]]></Node>
<StgValue><ssdm name="shl_ln269_1"/></StgValue>
</operation>

<operation id="253" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:68 %output_buffer_1_load = load i9 %output_buffer_1_addr

]]></Node>
<StgValue><ssdm name="output_buffer_1_load"/></StgValue>
</operation>

<operation id="254" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:80 %output_buffer_2_load = load i9 %output_buffer_2_addr

]]></Node>
<StgValue><ssdm name="output_buffer_2_load"/></StgValue>
</operation>

<operation id="255" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:92 %output_buffer_3_load = load i9 %output_buffer_3_addr

]]></Node>
<StgValue><ssdm name="output_buffer_3_load"/></StgValue>
</operation>

<operation id="256" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:104 %output_buffer_4_load = load i9 %output_buffer_4_addr

]]></Node>
<StgValue><ssdm name="output_buffer_4_load"/></StgValue>
</operation>

<operation id="257" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:116 %output_buffer_5_load = load i9 %output_buffer_5_addr

]]></Node>
<StgValue><ssdm name="output_buffer_5_load"/></StgValue>
</operation>

<operation id="258" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:128 %output_buffer_6_load = load i9 %output_buffer_6_addr

]]></Node>
<StgValue><ssdm name="output_buffer_6_load"/></StgValue>
</operation>

<operation id="259" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:140 %output_buffer_7_load = load i9 %output_buffer_7_addr

]]></Node>
<StgValue><ssdm name="output_buffer_7_load"/></StgValue>
</operation>

<operation id="260" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:152 %output_buffer_8_load = load i9 %output_buffer_8_addr

]]></Node>
<StgValue><ssdm name="output_buffer_8_load"/></StgValue>
</operation>

<operation id="261" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:164 %output_buffer_9_load = load i9 %output_buffer_9_addr

]]></Node>
<StgValue><ssdm name="output_buffer_9_load"/></StgValue>
</operation>

<operation id="262" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:176 %output_buffer_10_load = load i9 %output_buffer_10_addr

]]></Node>
<StgValue><ssdm name="output_buffer_10_load"/></StgValue>
</operation>

<operation id="263" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:188 %output_buffer_11_load = load i9 %output_buffer_11_addr

]]></Node>
<StgValue><ssdm name="output_buffer_11_load"/></StgValue>
</operation>

<operation id="264" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:200 %output_buffer_12_load = load i9 %output_buffer_12_addr

]]></Node>
<StgValue><ssdm name="output_buffer_12_load"/></StgValue>
</operation>

<operation id="265" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:212 %output_buffer_13_load = load i9 %output_buffer_13_addr

]]></Node>
<StgValue><ssdm name="output_buffer_13_load"/></StgValue>
</operation>

<operation id="266" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:224 %output_buffer_14_load = load i9 %output_buffer_14_addr

]]></Node>
<StgValue><ssdm name="output_buffer_14_load"/></StgValue>
</operation>

<operation id="267" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:236 %output_buffer_15_load = load i9 %output_buffer_15_addr

]]></Node>
<StgValue><ssdm name="output_buffer_15_load"/></StgValue>
</operation>

<operation id="268" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:248 %output_buffer_16_load = load i9 %output_buffer_16_addr

]]></Node>
<StgValue><ssdm name="output_buffer_16_load"/></StgValue>
</operation>

<operation id="269" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:260 %output_buffer_17_load = load i9 %output_buffer_17_addr

]]></Node>
<StgValue><ssdm name="output_buffer_17_load"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:272 %output_buffer_18_load = load i9 %output_buffer_18_addr

]]></Node>
<StgValue><ssdm name="output_buffer_18_load"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:284 %output_buffer_19_load = load i9 %output_buffer_19_addr

]]></Node>
<StgValue><ssdm name="output_buffer_19_load"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:296 %output_buffer_20_load = load i9 %output_buffer_20_addr

]]></Node>
<StgValue><ssdm name="output_buffer_20_load"/></StgValue>
</operation>

<operation id="273" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:308 %output_buffer_21_load = load i9 %output_buffer_21_addr

]]></Node>
<StgValue><ssdm name="output_buffer_21_load"/></StgValue>
</operation>

<operation id="274" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:320 %output_buffer_22_load = load i9 %output_buffer_22_addr

]]></Node>
<StgValue><ssdm name="output_buffer_22_load"/></StgValue>
</operation>

<operation id="275" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:332 %output_buffer_23_load = load i9 %output_buffer_23_addr

]]></Node>
<StgValue><ssdm name="output_buffer_23_load"/></StgValue>
</operation>

<operation id="276" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:344 %output_buffer_24_load = load i9 %output_buffer_24_addr

]]></Node>
<StgValue><ssdm name="output_buffer_24_load"/></StgValue>
</operation>

<operation id="277" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:356 %output_buffer_25_load = load i9 %output_buffer_25_addr

]]></Node>
<StgValue><ssdm name="output_buffer_25_load"/></StgValue>
</operation>

<operation id="278" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:368 %output_buffer_26_load = load i9 %output_buffer_26_addr

]]></Node>
<StgValue><ssdm name="output_buffer_26_load"/></StgValue>
</operation>

<operation id="279" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:380 %output_buffer_27_load = load i9 %output_buffer_27_addr

]]></Node>
<StgValue><ssdm name="output_buffer_27_load"/></StgValue>
</operation>

<operation id="280" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:392 %output_buffer_28_load = load i9 %output_buffer_28_addr

]]></Node>
<StgValue><ssdm name="output_buffer_28_load"/></StgValue>
</operation>

<operation id="281" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:404 %output_buffer_29_load = load i9 %output_buffer_29_addr

]]></Node>
<StgValue><ssdm name="output_buffer_29_load"/></StgValue>
</operation>

<operation id="282" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:416 %output_buffer_30_load = load i9 %output_buffer_30_addr

]]></Node>
<StgValue><ssdm name="output_buffer_30_load"/></StgValue>
</operation>

<operation id="283" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:428 %output_buffer_31_load = load i9 %output_buffer_31_addr

]]></Node>
<StgValue><ssdm name="output_buffer_31_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="284" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc51:16 %shl_ln268 = shl i5 %select_ln261, i5 4

]]></Node>
<StgValue><ssdm name="shl_ln268"/></StgValue>
</operation>

<operation id="285" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:53 %output_buffer_0_load = load i9 %output_buffer_0_addr

]]></Node>
<StgValue><ssdm name="output_buffer_0_load"/></StgValue>
</operation>

<operation id="286" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:54 %zext_ln268_3 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_3"/></StgValue>
</operation>

<operation id="287" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:55 %lshr_ln268 = lshr i32 %output_buffer_0_load, i32 %zext_ln268_3

]]></Node>
<StgValue><ssdm name="lshr_ln268"/></StgValue>
</operation>

<operation id="288" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="32">
<![CDATA[
for.inc51:56 %out_tp1_V = trunc i32 %lshr_ln268

]]></Node>
<StgValue><ssdm name="out_tp1_V"/></StgValue>
</operation>

<operation id="289" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:68 %output_buffer_1_load = load i9 %output_buffer_1_addr

]]></Node>
<StgValue><ssdm name="output_buffer_1_load"/></StgValue>
</operation>

<operation id="290" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:69 %zext_ln268_4 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_4"/></StgValue>
</operation>

<operation id="291" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:70 %lshr_ln268_1 = lshr i32 %output_buffer_1_load, i32 %zext_ln268_4

]]></Node>
<StgValue><ssdm name="lshr_ln268_1"/></StgValue>
</operation>

<operation id="292" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="32">
<![CDATA[
for.inc51:71 %out_tp1_V_1 = trunc i32 %lshr_ln268_1

]]></Node>
<StgValue><ssdm name="out_tp1_V_1"/></StgValue>
</operation>

<operation id="293" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:80 %output_buffer_2_load = load i9 %output_buffer_2_addr

]]></Node>
<StgValue><ssdm name="output_buffer_2_load"/></StgValue>
</operation>

<operation id="294" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:81 %zext_ln268_5 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_5"/></StgValue>
</operation>

<operation id="295" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:82 %lshr_ln268_2 = lshr i32 %output_buffer_2_load, i32 %zext_ln268_5

]]></Node>
<StgValue><ssdm name="lshr_ln268_2"/></StgValue>
</operation>

<operation id="296" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="32">
<![CDATA[
for.inc51:83 %out_tp1_V_2 = trunc i32 %lshr_ln268_2

]]></Node>
<StgValue><ssdm name="out_tp1_V_2"/></StgValue>
</operation>

<operation id="297" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:92 %output_buffer_3_load = load i9 %output_buffer_3_addr

]]></Node>
<StgValue><ssdm name="output_buffer_3_load"/></StgValue>
</operation>

<operation id="298" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:93 %zext_ln268_6 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_6"/></StgValue>
</operation>

<operation id="299" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:94 %lshr_ln268_3 = lshr i32 %output_buffer_3_load, i32 %zext_ln268_6

]]></Node>
<StgValue><ssdm name="lshr_ln268_3"/></StgValue>
</operation>

<operation id="300" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="32">
<![CDATA[
for.inc51:95 %out_tp1_V_3 = trunc i32 %lshr_ln268_3

]]></Node>
<StgValue><ssdm name="out_tp1_V_3"/></StgValue>
</operation>

<operation id="301" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:104 %output_buffer_4_load = load i9 %output_buffer_4_addr

]]></Node>
<StgValue><ssdm name="output_buffer_4_load"/></StgValue>
</operation>

<operation id="302" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:105 %zext_ln268_7 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_7"/></StgValue>
</operation>

<operation id="303" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:106 %lshr_ln268_4 = lshr i32 %output_buffer_4_load, i32 %zext_ln268_7

]]></Node>
<StgValue><ssdm name="lshr_ln268_4"/></StgValue>
</operation>

<operation id="304" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="32">
<![CDATA[
for.inc51:107 %out_tp1_V_4 = trunc i32 %lshr_ln268_4

]]></Node>
<StgValue><ssdm name="out_tp1_V_4"/></StgValue>
</operation>

<operation id="305" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:116 %output_buffer_5_load = load i9 %output_buffer_5_addr

]]></Node>
<StgValue><ssdm name="output_buffer_5_load"/></StgValue>
</operation>

<operation id="306" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:117 %zext_ln268_8 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_8"/></StgValue>
</operation>

<operation id="307" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:118 %lshr_ln268_5 = lshr i32 %output_buffer_5_load, i32 %zext_ln268_8

]]></Node>
<StgValue><ssdm name="lshr_ln268_5"/></StgValue>
</operation>

<operation id="308" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="32">
<![CDATA[
for.inc51:119 %out_tp1_V_5 = trunc i32 %lshr_ln268_5

]]></Node>
<StgValue><ssdm name="out_tp1_V_5"/></StgValue>
</operation>

<operation id="309" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:128 %output_buffer_6_load = load i9 %output_buffer_6_addr

]]></Node>
<StgValue><ssdm name="output_buffer_6_load"/></StgValue>
</operation>

<operation id="310" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:129 %zext_ln268_9 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_9"/></StgValue>
</operation>

<operation id="311" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:130 %lshr_ln268_6 = lshr i32 %output_buffer_6_load, i32 %zext_ln268_9

]]></Node>
<StgValue><ssdm name="lshr_ln268_6"/></StgValue>
</operation>

<operation id="312" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="32">
<![CDATA[
for.inc51:131 %out_tp1_V_6 = trunc i32 %lshr_ln268_6

]]></Node>
<StgValue><ssdm name="out_tp1_V_6"/></StgValue>
</operation>

<operation id="313" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:140 %output_buffer_7_load = load i9 %output_buffer_7_addr

]]></Node>
<StgValue><ssdm name="output_buffer_7_load"/></StgValue>
</operation>

<operation id="314" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:141 %zext_ln268_10 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_10"/></StgValue>
</operation>

<operation id="315" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:142 %lshr_ln268_7 = lshr i32 %output_buffer_7_load, i32 %zext_ln268_10

]]></Node>
<StgValue><ssdm name="lshr_ln268_7"/></StgValue>
</operation>

<operation id="316" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="32">
<![CDATA[
for.inc51:143 %out_tp1_V_7 = trunc i32 %lshr_ln268_7

]]></Node>
<StgValue><ssdm name="out_tp1_V_7"/></StgValue>
</operation>

<operation id="317" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:152 %output_buffer_8_load = load i9 %output_buffer_8_addr

]]></Node>
<StgValue><ssdm name="output_buffer_8_load"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:153 %zext_ln268_11 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_11"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:154 %lshr_ln268_8 = lshr i32 %output_buffer_8_load, i32 %zext_ln268_11

]]></Node>
<StgValue><ssdm name="lshr_ln268_8"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="32">
<![CDATA[
for.inc51:155 %out_tp1_V_8 = trunc i32 %lshr_ln268_8

]]></Node>
<StgValue><ssdm name="out_tp1_V_8"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:164 %output_buffer_9_load = load i9 %output_buffer_9_addr

]]></Node>
<StgValue><ssdm name="output_buffer_9_load"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:165 %zext_ln268_12 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_12"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:166 %lshr_ln268_9 = lshr i32 %output_buffer_9_load, i32 %zext_ln268_12

]]></Node>
<StgValue><ssdm name="lshr_ln268_9"/></StgValue>
</operation>

<operation id="324" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="32">
<![CDATA[
for.inc51:167 %out_tp1_V_9 = trunc i32 %lshr_ln268_9

]]></Node>
<StgValue><ssdm name="out_tp1_V_9"/></StgValue>
</operation>

<operation id="325" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:176 %output_buffer_10_load = load i9 %output_buffer_10_addr

]]></Node>
<StgValue><ssdm name="output_buffer_10_load"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:177 %zext_ln268_13 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_13"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:178 %lshr_ln268_10 = lshr i32 %output_buffer_10_load, i32 %zext_ln268_13

]]></Node>
<StgValue><ssdm name="lshr_ln268_10"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="32">
<![CDATA[
for.inc51:179 %out_tp1_V_10 = trunc i32 %lshr_ln268_10

]]></Node>
<StgValue><ssdm name="out_tp1_V_10"/></StgValue>
</operation>

<operation id="329" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:188 %output_buffer_11_load = load i9 %output_buffer_11_addr

]]></Node>
<StgValue><ssdm name="output_buffer_11_load"/></StgValue>
</operation>

<operation id="330" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:189 %zext_ln268_14 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_14"/></StgValue>
</operation>

<operation id="331" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:190 %lshr_ln268_11 = lshr i32 %output_buffer_11_load, i32 %zext_ln268_14

]]></Node>
<StgValue><ssdm name="lshr_ln268_11"/></StgValue>
</operation>

<operation id="332" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="32">
<![CDATA[
for.inc51:191 %out_tp1_V_11 = trunc i32 %lshr_ln268_11

]]></Node>
<StgValue><ssdm name="out_tp1_V_11"/></StgValue>
</operation>

<operation id="333" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:200 %output_buffer_12_load = load i9 %output_buffer_12_addr

]]></Node>
<StgValue><ssdm name="output_buffer_12_load"/></StgValue>
</operation>

<operation id="334" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:201 %zext_ln268_15 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_15"/></StgValue>
</operation>

<operation id="335" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:202 %lshr_ln268_12 = lshr i32 %output_buffer_12_load, i32 %zext_ln268_15

]]></Node>
<StgValue><ssdm name="lshr_ln268_12"/></StgValue>
</operation>

<operation id="336" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="32">
<![CDATA[
for.inc51:203 %out_tp1_V_12 = trunc i32 %lshr_ln268_12

]]></Node>
<StgValue><ssdm name="out_tp1_V_12"/></StgValue>
</operation>

<operation id="337" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:212 %output_buffer_13_load = load i9 %output_buffer_13_addr

]]></Node>
<StgValue><ssdm name="output_buffer_13_load"/></StgValue>
</operation>

<operation id="338" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:213 %zext_ln268_16 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_16"/></StgValue>
</operation>

<operation id="339" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:214 %lshr_ln268_13 = lshr i32 %output_buffer_13_load, i32 %zext_ln268_16

]]></Node>
<StgValue><ssdm name="lshr_ln268_13"/></StgValue>
</operation>

<operation id="340" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="32">
<![CDATA[
for.inc51:215 %out_tp1_V_13 = trunc i32 %lshr_ln268_13

]]></Node>
<StgValue><ssdm name="out_tp1_V_13"/></StgValue>
</operation>

<operation id="341" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:224 %output_buffer_14_load = load i9 %output_buffer_14_addr

]]></Node>
<StgValue><ssdm name="output_buffer_14_load"/></StgValue>
</operation>

<operation id="342" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:225 %zext_ln268_17 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_17"/></StgValue>
</operation>

<operation id="343" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:226 %lshr_ln268_14 = lshr i32 %output_buffer_14_load, i32 %zext_ln268_17

]]></Node>
<StgValue><ssdm name="lshr_ln268_14"/></StgValue>
</operation>

<operation id="344" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="32">
<![CDATA[
for.inc51:227 %out_tp1_V_14 = trunc i32 %lshr_ln268_14

]]></Node>
<StgValue><ssdm name="out_tp1_V_14"/></StgValue>
</operation>

<operation id="345" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:236 %output_buffer_15_load = load i9 %output_buffer_15_addr

]]></Node>
<StgValue><ssdm name="output_buffer_15_load"/></StgValue>
</operation>

<operation id="346" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:237 %zext_ln268_18 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_18"/></StgValue>
</operation>

<operation id="347" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:238 %lshr_ln268_15 = lshr i32 %output_buffer_15_load, i32 %zext_ln268_18

]]></Node>
<StgValue><ssdm name="lshr_ln268_15"/></StgValue>
</operation>

<operation id="348" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="32">
<![CDATA[
for.inc51:239 %out_tp1_V_15 = trunc i32 %lshr_ln268_15

]]></Node>
<StgValue><ssdm name="out_tp1_V_15"/></StgValue>
</operation>

<operation id="349" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:248 %output_buffer_16_load = load i9 %output_buffer_16_addr

]]></Node>
<StgValue><ssdm name="output_buffer_16_load"/></StgValue>
</operation>

<operation id="350" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:249 %zext_ln268_19 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_19"/></StgValue>
</operation>

<operation id="351" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:250 %lshr_ln268_16 = lshr i32 %output_buffer_16_load, i32 %zext_ln268_19

]]></Node>
<StgValue><ssdm name="lshr_ln268_16"/></StgValue>
</operation>

<operation id="352" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="32">
<![CDATA[
for.inc51:251 %out_tp1_V_16 = trunc i32 %lshr_ln268_16

]]></Node>
<StgValue><ssdm name="out_tp1_V_16"/></StgValue>
</operation>

<operation id="353" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:260 %output_buffer_17_load = load i9 %output_buffer_17_addr

]]></Node>
<StgValue><ssdm name="output_buffer_17_load"/></StgValue>
</operation>

<operation id="354" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:261 %zext_ln268_20 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_20"/></StgValue>
</operation>

<operation id="355" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:262 %lshr_ln268_17 = lshr i32 %output_buffer_17_load, i32 %zext_ln268_20

]]></Node>
<StgValue><ssdm name="lshr_ln268_17"/></StgValue>
</operation>

<operation id="356" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="32">
<![CDATA[
for.inc51:263 %out_tp1_V_17 = trunc i32 %lshr_ln268_17

]]></Node>
<StgValue><ssdm name="out_tp1_V_17"/></StgValue>
</operation>

<operation id="357" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:272 %output_buffer_18_load = load i9 %output_buffer_18_addr

]]></Node>
<StgValue><ssdm name="output_buffer_18_load"/></StgValue>
</operation>

<operation id="358" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:273 %zext_ln268_21 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_21"/></StgValue>
</operation>

<operation id="359" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:274 %lshr_ln268_18 = lshr i32 %output_buffer_18_load, i32 %zext_ln268_21

]]></Node>
<StgValue><ssdm name="lshr_ln268_18"/></StgValue>
</operation>

<operation id="360" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="32">
<![CDATA[
for.inc51:275 %out_tp1_V_18 = trunc i32 %lshr_ln268_18

]]></Node>
<StgValue><ssdm name="out_tp1_V_18"/></StgValue>
</operation>

<operation id="361" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:284 %output_buffer_19_load = load i9 %output_buffer_19_addr

]]></Node>
<StgValue><ssdm name="output_buffer_19_load"/></StgValue>
</operation>

<operation id="362" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:285 %zext_ln268_22 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_22"/></StgValue>
</operation>

<operation id="363" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:286 %lshr_ln268_19 = lshr i32 %output_buffer_19_load, i32 %zext_ln268_22

]]></Node>
<StgValue><ssdm name="lshr_ln268_19"/></StgValue>
</operation>

<operation id="364" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="32">
<![CDATA[
for.inc51:287 %out_tp1_V_19 = trunc i32 %lshr_ln268_19

]]></Node>
<StgValue><ssdm name="out_tp1_V_19"/></StgValue>
</operation>

<operation id="365" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:296 %output_buffer_20_load = load i9 %output_buffer_20_addr

]]></Node>
<StgValue><ssdm name="output_buffer_20_load"/></StgValue>
</operation>

<operation id="366" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:297 %zext_ln268_23 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_23"/></StgValue>
</operation>

<operation id="367" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:298 %lshr_ln268_20 = lshr i32 %output_buffer_20_load, i32 %zext_ln268_23

]]></Node>
<StgValue><ssdm name="lshr_ln268_20"/></StgValue>
</operation>

<operation id="368" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="32">
<![CDATA[
for.inc51:299 %out_tp1_V_20 = trunc i32 %lshr_ln268_20

]]></Node>
<StgValue><ssdm name="out_tp1_V_20"/></StgValue>
</operation>

<operation id="369" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:308 %output_buffer_21_load = load i9 %output_buffer_21_addr

]]></Node>
<StgValue><ssdm name="output_buffer_21_load"/></StgValue>
</operation>

<operation id="370" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:309 %zext_ln268_24 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_24"/></StgValue>
</operation>

<operation id="371" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:310 %lshr_ln268_21 = lshr i32 %output_buffer_21_load, i32 %zext_ln268_24

]]></Node>
<StgValue><ssdm name="lshr_ln268_21"/></StgValue>
</operation>

<operation id="372" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="32">
<![CDATA[
for.inc51:311 %out_tp1_V_21 = trunc i32 %lshr_ln268_21

]]></Node>
<StgValue><ssdm name="out_tp1_V_21"/></StgValue>
</operation>

<operation id="373" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:320 %output_buffer_22_load = load i9 %output_buffer_22_addr

]]></Node>
<StgValue><ssdm name="output_buffer_22_load"/></StgValue>
</operation>

<operation id="374" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:321 %zext_ln268_25 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_25"/></StgValue>
</operation>

<operation id="375" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:322 %lshr_ln268_22 = lshr i32 %output_buffer_22_load, i32 %zext_ln268_25

]]></Node>
<StgValue><ssdm name="lshr_ln268_22"/></StgValue>
</operation>

<operation id="376" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="32">
<![CDATA[
for.inc51:323 %out_tp1_V_22 = trunc i32 %lshr_ln268_22

]]></Node>
<StgValue><ssdm name="out_tp1_V_22"/></StgValue>
</operation>

<operation id="377" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:332 %output_buffer_23_load = load i9 %output_buffer_23_addr

]]></Node>
<StgValue><ssdm name="output_buffer_23_load"/></StgValue>
</operation>

<operation id="378" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:333 %zext_ln268_26 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_26"/></StgValue>
</operation>

<operation id="379" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:334 %lshr_ln268_23 = lshr i32 %output_buffer_23_load, i32 %zext_ln268_26

]]></Node>
<StgValue><ssdm name="lshr_ln268_23"/></StgValue>
</operation>

<operation id="380" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="32">
<![CDATA[
for.inc51:335 %out_tp1_V_23 = trunc i32 %lshr_ln268_23

]]></Node>
<StgValue><ssdm name="out_tp1_V_23"/></StgValue>
</operation>

<operation id="381" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:344 %output_buffer_24_load = load i9 %output_buffer_24_addr

]]></Node>
<StgValue><ssdm name="output_buffer_24_load"/></StgValue>
</operation>

<operation id="382" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:345 %zext_ln268_27 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_27"/></StgValue>
</operation>

<operation id="383" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:346 %lshr_ln268_24 = lshr i32 %output_buffer_24_load, i32 %zext_ln268_27

]]></Node>
<StgValue><ssdm name="lshr_ln268_24"/></StgValue>
</operation>

<operation id="384" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="32">
<![CDATA[
for.inc51:347 %out_tp1_V_24 = trunc i32 %lshr_ln268_24

]]></Node>
<StgValue><ssdm name="out_tp1_V_24"/></StgValue>
</operation>

<operation id="385" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:356 %output_buffer_25_load = load i9 %output_buffer_25_addr

]]></Node>
<StgValue><ssdm name="output_buffer_25_load"/></StgValue>
</operation>

<operation id="386" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:357 %zext_ln268_28 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_28"/></StgValue>
</operation>

<operation id="387" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:358 %lshr_ln268_25 = lshr i32 %output_buffer_25_load, i32 %zext_ln268_28

]]></Node>
<StgValue><ssdm name="lshr_ln268_25"/></StgValue>
</operation>

<operation id="388" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="32">
<![CDATA[
for.inc51:359 %out_tp1_V_25 = trunc i32 %lshr_ln268_25

]]></Node>
<StgValue><ssdm name="out_tp1_V_25"/></StgValue>
</operation>

<operation id="389" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:368 %output_buffer_26_load = load i9 %output_buffer_26_addr

]]></Node>
<StgValue><ssdm name="output_buffer_26_load"/></StgValue>
</operation>

<operation id="390" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:369 %zext_ln268_29 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_29"/></StgValue>
</operation>

<operation id="391" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:370 %lshr_ln268_26 = lshr i32 %output_buffer_26_load, i32 %zext_ln268_29

]]></Node>
<StgValue><ssdm name="lshr_ln268_26"/></StgValue>
</operation>

<operation id="392" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="32">
<![CDATA[
for.inc51:371 %out_tp1_V_26 = trunc i32 %lshr_ln268_26

]]></Node>
<StgValue><ssdm name="out_tp1_V_26"/></StgValue>
</operation>

<operation id="393" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:380 %output_buffer_27_load = load i9 %output_buffer_27_addr

]]></Node>
<StgValue><ssdm name="output_buffer_27_load"/></StgValue>
</operation>

<operation id="394" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:381 %zext_ln268_30 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_30"/></StgValue>
</operation>

<operation id="395" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:382 %lshr_ln268_27 = lshr i32 %output_buffer_27_load, i32 %zext_ln268_30

]]></Node>
<StgValue><ssdm name="lshr_ln268_27"/></StgValue>
</operation>

<operation id="396" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="32">
<![CDATA[
for.inc51:383 %out_tp1_V_27 = trunc i32 %lshr_ln268_27

]]></Node>
<StgValue><ssdm name="out_tp1_V_27"/></StgValue>
</operation>

<operation id="397" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:392 %output_buffer_28_load = load i9 %output_buffer_28_addr

]]></Node>
<StgValue><ssdm name="output_buffer_28_load"/></StgValue>
</operation>

<operation id="398" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:393 %zext_ln268_31 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_31"/></StgValue>
</operation>

<operation id="399" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:394 %lshr_ln268_28 = lshr i32 %output_buffer_28_load, i32 %zext_ln268_31

]]></Node>
<StgValue><ssdm name="lshr_ln268_28"/></StgValue>
</operation>

<operation id="400" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="32">
<![CDATA[
for.inc51:395 %out_tp1_V_28 = trunc i32 %lshr_ln268_28

]]></Node>
<StgValue><ssdm name="out_tp1_V_28"/></StgValue>
</operation>

<operation id="401" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:404 %output_buffer_29_load = load i9 %output_buffer_29_addr

]]></Node>
<StgValue><ssdm name="output_buffer_29_load"/></StgValue>
</operation>

<operation id="402" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:405 %zext_ln268_32 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_32"/></StgValue>
</operation>

<operation id="403" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:406 %lshr_ln268_29 = lshr i32 %output_buffer_29_load, i32 %zext_ln268_32

]]></Node>
<StgValue><ssdm name="lshr_ln268_29"/></StgValue>
</operation>

<operation id="404" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="32">
<![CDATA[
for.inc51:407 %out_tp1_V_29 = trunc i32 %lshr_ln268_29

]]></Node>
<StgValue><ssdm name="out_tp1_V_29"/></StgValue>
</operation>

<operation id="405" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:416 %output_buffer_30_load = load i9 %output_buffer_30_addr

]]></Node>
<StgValue><ssdm name="output_buffer_30_load"/></StgValue>
</operation>

<operation id="406" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:417 %zext_ln268_33 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_33"/></StgValue>
</operation>

<operation id="407" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:418 %lshr_ln268_30 = lshr i32 %output_buffer_30_load, i32 %zext_ln268_33

]]></Node>
<StgValue><ssdm name="lshr_ln268_30"/></StgValue>
</operation>

<operation id="408" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="32">
<![CDATA[
for.inc51:419 %out_tp1_V_30 = trunc i32 %lshr_ln268_30

]]></Node>
<StgValue><ssdm name="out_tp1_V_30"/></StgValue>
</operation>

<operation id="409" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="9">
<![CDATA[
for.inc51:428 %output_buffer_31_load = load i9 %output_buffer_31_addr

]]></Node>
<StgValue><ssdm name="output_buffer_31_load"/></StgValue>
</operation>

<operation id="410" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:429 %zext_ln268_34 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln268_34"/></StgValue>
</operation>

<operation id="411" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:430 %lshr_ln268_31 = lshr i32 %output_buffer_31_load, i32 %zext_ln268_34

]]></Node>
<StgValue><ssdm name="lshr_ln268_31"/></StgValue>
</operation>

<operation id="412" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="32">
<![CDATA[
for.inc51:431 %out_tp1_V_31 = trunc i32 %lshr_ln268_31

]]></Node>
<StgValue><ssdm name="out_tp1_V_31"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="413" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc51:3 %indvar_flatten594 = phi i10 %add_ln261_1, void %for.inc51, i10 0, void %for.inc51.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten594"/></StgValue>
</operation>

<operation id="414" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc51:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @relu_Out_Tr_relu_Out_Tc_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="415" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc51:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="416" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc51:13 %specpipeline_ln264 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_39

]]></Node>
<StgValue><ssdm name="specpipeline_ln264"/></StgValue>
</operation>

<operation id="417" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc51:14 %specloopname_ln263 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln263"/></StgValue>
</operation>

<operation id="418" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="15" op_0_bw="32">
<![CDATA[
for.inc51:57 %trunc_ln268_2 = trunc i32 %lshr_ln268

]]></Node>
<StgValue><ssdm name="trunc_ln268_2"/></StgValue>
</operation>

<operation id="419" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc51:58 %icmp_ln1695 = icmp_sgt  i16 %out_tp1_V, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695"/></StgValue>
</operation>

<operation id="420" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc51:59 %select_ln269 = select i1 %icmp_ln1695, i15 %trunc_ln268_2, i15 0

]]></Node>
<StgValue><ssdm name="select_ln269"/></StgValue>
</operation>

<operation id="421" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:60 %zext_ln269 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln269"/></StgValue>
</operation>

<operation id="422" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="15">
<![CDATA[
for.inc51:61 %zext_ln269_1 = zext i15 %select_ln269

]]></Node>
<StgValue><ssdm name="zext_ln269_1"/></StgValue>
</operation>

<operation id="423" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:62 %shl_ln269 = shl i32 %zext_ln269_1, i32 %zext_ln269

]]></Node>
<StgValue><ssdm name="shl_ln269"/></StgValue>
</operation>

<operation id="424" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc51:63 %specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln269"/></StgValue>
</operation>

<operation id="425" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc51:67 %store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_0_addr, i32 %shl_ln269, i4 %shl_ln269_1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="426" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="15" op_0_bw="32">
<![CDATA[
for.inc51:72 %trunc_ln268_4 = trunc i32 %lshr_ln268_1

]]></Node>
<StgValue><ssdm name="trunc_ln268_4"/></StgValue>
</operation>

<operation id="427" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc51:73 %icmp_ln1695_1 = icmp_sgt  i16 %out_tp1_V_1, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_1"/></StgValue>
</operation>

<operation id="428" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc51:74 %select_ln269_1 = select i1 %icmp_ln1695_1, i15 %trunc_ln268_4, i15 0

]]></Node>
<StgValue><ssdm name="select_ln269_1"/></StgValue>
</operation>

<operation id="429" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:75 %zext_ln269_3 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln269_3"/></StgValue>
</operation>

<operation id="430" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="15">
<![CDATA[
for.inc51:76 %zext_ln269_4 = zext i15 %select_ln269_1

]]></Node>
<StgValue><ssdm name="zext_ln269_4"/></StgValue>
</operation>

<operation id="431" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:77 %shl_ln269_2 = shl i32 %zext_ln269_4, i32 %zext_ln269_3

]]></Node>
<StgValue><ssdm name="shl_ln269_2"/></StgValue>
</operation>

<operation id="432" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc51:78 %specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln269"/></StgValue>
</operation>

<operation id="433" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc51:79 %store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_1_addr, i32 %shl_ln269_2, i4 %shl_ln269_1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="434" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="15" op_0_bw="32">
<![CDATA[
for.inc51:84 %trunc_ln268_6 = trunc i32 %lshr_ln268_2

]]></Node>
<StgValue><ssdm name="trunc_ln268_6"/></StgValue>
</operation>

<operation id="435" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc51:85 %icmp_ln1695_2 = icmp_sgt  i16 %out_tp1_V_2, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_2"/></StgValue>
</operation>

<operation id="436" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc51:86 %select_ln269_2 = select i1 %icmp_ln1695_2, i15 %trunc_ln268_6, i15 0

]]></Node>
<StgValue><ssdm name="select_ln269_2"/></StgValue>
</operation>

<operation id="437" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:87 %zext_ln269_5 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln269_5"/></StgValue>
</operation>

<operation id="438" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="15">
<![CDATA[
for.inc51:88 %zext_ln269_6 = zext i15 %select_ln269_2

]]></Node>
<StgValue><ssdm name="zext_ln269_6"/></StgValue>
</operation>

<operation id="439" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:89 %shl_ln269_3 = shl i32 %zext_ln269_6, i32 %zext_ln269_5

]]></Node>
<StgValue><ssdm name="shl_ln269_3"/></StgValue>
</operation>

<operation id="440" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc51:90 %specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_2

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln269"/></StgValue>
</operation>

<operation id="441" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc51:91 %store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_2_addr, i32 %shl_ln269_3, i4 %shl_ln269_1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="442" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="15" op_0_bw="32">
<![CDATA[
for.inc51:96 %trunc_ln268_8 = trunc i32 %lshr_ln268_3

]]></Node>
<StgValue><ssdm name="trunc_ln268_8"/></StgValue>
</operation>

<operation id="443" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc51:97 %icmp_ln1695_3 = icmp_sgt  i16 %out_tp1_V_3, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_3"/></StgValue>
</operation>

<operation id="444" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc51:98 %select_ln269_3 = select i1 %icmp_ln1695_3, i15 %trunc_ln268_8, i15 0

]]></Node>
<StgValue><ssdm name="select_ln269_3"/></StgValue>
</operation>

<operation id="445" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:99 %zext_ln269_7 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln269_7"/></StgValue>
</operation>

<operation id="446" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="15">
<![CDATA[
for.inc51:100 %zext_ln269_8 = zext i15 %select_ln269_3

]]></Node>
<StgValue><ssdm name="zext_ln269_8"/></StgValue>
</operation>

<operation id="447" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:101 %shl_ln269_4 = shl i32 %zext_ln269_8, i32 %zext_ln269_7

]]></Node>
<StgValue><ssdm name="shl_ln269_4"/></StgValue>
</operation>

<operation id="448" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc51:102 %specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_3

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln269"/></StgValue>
</operation>

<operation id="449" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc51:103 %store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_3_addr, i32 %shl_ln269_4, i4 %shl_ln269_1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="450" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="15" op_0_bw="32">
<![CDATA[
for.inc51:108 %trunc_ln268_10 = trunc i32 %lshr_ln268_4

]]></Node>
<StgValue><ssdm name="trunc_ln268_10"/></StgValue>
</operation>

<operation id="451" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc51:109 %icmp_ln1695_4 = icmp_sgt  i16 %out_tp1_V_4, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_4"/></StgValue>
</operation>

<operation id="452" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc51:110 %select_ln269_4 = select i1 %icmp_ln1695_4, i15 %trunc_ln268_10, i15 0

]]></Node>
<StgValue><ssdm name="select_ln269_4"/></StgValue>
</operation>

<operation id="453" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:111 %zext_ln269_9 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln269_9"/></StgValue>
</operation>

<operation id="454" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="15">
<![CDATA[
for.inc51:112 %zext_ln269_10 = zext i15 %select_ln269_4

]]></Node>
<StgValue><ssdm name="zext_ln269_10"/></StgValue>
</operation>

<operation id="455" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:113 %shl_ln269_5 = shl i32 %zext_ln269_10, i32 %zext_ln269_9

]]></Node>
<StgValue><ssdm name="shl_ln269_5"/></StgValue>
</operation>

<operation id="456" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc51:114 %specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_4

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln269"/></StgValue>
</operation>

<operation id="457" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc51:115 %store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_4_addr, i32 %shl_ln269_5, i4 %shl_ln269_1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="458" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="15" op_0_bw="32">
<![CDATA[
for.inc51:120 %trunc_ln268_12 = trunc i32 %lshr_ln268_5

]]></Node>
<StgValue><ssdm name="trunc_ln268_12"/></StgValue>
</operation>

<operation id="459" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc51:121 %icmp_ln1695_5 = icmp_sgt  i16 %out_tp1_V_5, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_5"/></StgValue>
</operation>

<operation id="460" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc51:122 %select_ln269_5 = select i1 %icmp_ln1695_5, i15 %trunc_ln268_12, i15 0

]]></Node>
<StgValue><ssdm name="select_ln269_5"/></StgValue>
</operation>

<operation id="461" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:123 %zext_ln269_11 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln269_11"/></StgValue>
</operation>

<operation id="462" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="15">
<![CDATA[
for.inc51:124 %zext_ln269_12 = zext i15 %select_ln269_5

]]></Node>
<StgValue><ssdm name="zext_ln269_12"/></StgValue>
</operation>

<operation id="463" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:125 %shl_ln269_6 = shl i32 %zext_ln269_12, i32 %zext_ln269_11

]]></Node>
<StgValue><ssdm name="shl_ln269_6"/></StgValue>
</operation>

<operation id="464" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc51:126 %specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_5

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln269"/></StgValue>
</operation>

<operation id="465" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc51:127 %store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_5_addr, i32 %shl_ln269_6, i4 %shl_ln269_1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="466" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="15" op_0_bw="32">
<![CDATA[
for.inc51:132 %trunc_ln268_14 = trunc i32 %lshr_ln268_6

]]></Node>
<StgValue><ssdm name="trunc_ln268_14"/></StgValue>
</operation>

<operation id="467" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc51:133 %icmp_ln1695_6 = icmp_sgt  i16 %out_tp1_V_6, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_6"/></StgValue>
</operation>

<operation id="468" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc51:134 %select_ln269_6 = select i1 %icmp_ln1695_6, i15 %trunc_ln268_14, i15 0

]]></Node>
<StgValue><ssdm name="select_ln269_6"/></StgValue>
</operation>

<operation id="469" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:135 %zext_ln269_13 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln269_13"/></StgValue>
</operation>

<operation id="470" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="15">
<![CDATA[
for.inc51:136 %zext_ln269_14 = zext i15 %select_ln269_6

]]></Node>
<StgValue><ssdm name="zext_ln269_14"/></StgValue>
</operation>

<operation id="471" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:137 %shl_ln269_7 = shl i32 %zext_ln269_14, i32 %zext_ln269_13

]]></Node>
<StgValue><ssdm name="shl_ln269_7"/></StgValue>
</operation>

<operation id="472" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc51:138 %specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_6

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln269"/></StgValue>
</operation>

<operation id="473" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc51:139 %store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_6_addr, i32 %shl_ln269_7, i4 %shl_ln269_1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="474" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="15" op_0_bw="32">
<![CDATA[
for.inc51:144 %trunc_ln268_16 = trunc i32 %lshr_ln268_7

]]></Node>
<StgValue><ssdm name="trunc_ln268_16"/></StgValue>
</operation>

<operation id="475" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc51:145 %icmp_ln1695_7 = icmp_sgt  i16 %out_tp1_V_7, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_7"/></StgValue>
</operation>

<operation id="476" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc51:146 %select_ln269_7 = select i1 %icmp_ln1695_7, i15 %trunc_ln268_16, i15 0

]]></Node>
<StgValue><ssdm name="select_ln269_7"/></StgValue>
</operation>

<operation id="477" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:147 %zext_ln269_15 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln269_15"/></StgValue>
</operation>

<operation id="478" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="15">
<![CDATA[
for.inc51:148 %zext_ln269_16 = zext i15 %select_ln269_7

]]></Node>
<StgValue><ssdm name="zext_ln269_16"/></StgValue>
</operation>

<operation id="479" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:149 %shl_ln269_8 = shl i32 %zext_ln269_16, i32 %zext_ln269_15

]]></Node>
<StgValue><ssdm name="shl_ln269_8"/></StgValue>
</operation>

<operation id="480" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc51:150 %specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_7

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln269"/></StgValue>
</operation>

<operation id="481" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc51:151 %store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_7_addr, i32 %shl_ln269_8, i4 %shl_ln269_1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="482" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="15" op_0_bw="32">
<![CDATA[
for.inc51:156 %trunc_ln268_18 = trunc i32 %lshr_ln268_8

]]></Node>
<StgValue><ssdm name="trunc_ln268_18"/></StgValue>
</operation>

<operation id="483" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc51:157 %icmp_ln1695_8 = icmp_sgt  i16 %out_tp1_V_8, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_8"/></StgValue>
</operation>

<operation id="484" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc51:158 %select_ln269_8 = select i1 %icmp_ln1695_8, i15 %trunc_ln268_18, i15 0

]]></Node>
<StgValue><ssdm name="select_ln269_8"/></StgValue>
</operation>

<operation id="485" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:159 %zext_ln269_17 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln269_17"/></StgValue>
</operation>

<operation id="486" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="15">
<![CDATA[
for.inc51:160 %zext_ln269_18 = zext i15 %select_ln269_8

]]></Node>
<StgValue><ssdm name="zext_ln269_18"/></StgValue>
</operation>

<operation id="487" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:161 %shl_ln269_9 = shl i32 %zext_ln269_18, i32 %zext_ln269_17

]]></Node>
<StgValue><ssdm name="shl_ln269_9"/></StgValue>
</operation>

<operation id="488" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc51:162 %specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_8

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln269"/></StgValue>
</operation>

<operation id="489" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc51:163 %store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_8_addr, i32 %shl_ln269_9, i4 %shl_ln269_1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="490" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="15" op_0_bw="32">
<![CDATA[
for.inc51:168 %trunc_ln268_20 = trunc i32 %lshr_ln268_9

]]></Node>
<StgValue><ssdm name="trunc_ln268_20"/></StgValue>
</operation>

<operation id="491" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc51:169 %icmp_ln1695_9 = icmp_sgt  i16 %out_tp1_V_9, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_9"/></StgValue>
</operation>

<operation id="492" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc51:170 %select_ln269_9 = select i1 %icmp_ln1695_9, i15 %trunc_ln268_20, i15 0

]]></Node>
<StgValue><ssdm name="select_ln269_9"/></StgValue>
</operation>

<operation id="493" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:171 %zext_ln269_19 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln269_19"/></StgValue>
</operation>

<operation id="494" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="15">
<![CDATA[
for.inc51:172 %zext_ln269_20 = zext i15 %select_ln269_9

]]></Node>
<StgValue><ssdm name="zext_ln269_20"/></StgValue>
</operation>

<operation id="495" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:173 %shl_ln269_10 = shl i32 %zext_ln269_20, i32 %zext_ln269_19

]]></Node>
<StgValue><ssdm name="shl_ln269_10"/></StgValue>
</operation>

<operation id="496" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc51:174 %specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_9

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln269"/></StgValue>
</operation>

<operation id="497" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc51:175 %store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_9_addr, i32 %shl_ln269_10, i4 %shl_ln269_1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="498" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="15" op_0_bw="32">
<![CDATA[
for.inc51:180 %trunc_ln268_22 = trunc i32 %lshr_ln268_10

]]></Node>
<StgValue><ssdm name="trunc_ln268_22"/></StgValue>
</operation>

<operation id="499" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc51:181 %icmp_ln1695_10 = icmp_sgt  i16 %out_tp1_V_10, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_10"/></StgValue>
</operation>

<operation id="500" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc51:182 %select_ln269_10 = select i1 %icmp_ln1695_10, i15 %trunc_ln268_22, i15 0

]]></Node>
<StgValue><ssdm name="select_ln269_10"/></StgValue>
</operation>

<operation id="501" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:183 %zext_ln269_21 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln269_21"/></StgValue>
</operation>

<operation id="502" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="15">
<![CDATA[
for.inc51:184 %zext_ln269_22 = zext i15 %select_ln269_10

]]></Node>
<StgValue><ssdm name="zext_ln269_22"/></StgValue>
</operation>

<operation id="503" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:185 %shl_ln269_11 = shl i32 %zext_ln269_22, i32 %zext_ln269_21

]]></Node>
<StgValue><ssdm name="shl_ln269_11"/></StgValue>
</operation>

<operation id="504" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc51:186 %specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_10

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln269"/></StgValue>
</operation>

<operation id="505" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc51:187 %store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_10_addr, i32 %shl_ln269_11, i4 %shl_ln269_1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="506" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="15" op_0_bw="32">
<![CDATA[
for.inc51:192 %trunc_ln268_24 = trunc i32 %lshr_ln268_11

]]></Node>
<StgValue><ssdm name="trunc_ln268_24"/></StgValue>
</operation>

<operation id="507" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc51:193 %icmp_ln1695_11 = icmp_sgt  i16 %out_tp1_V_11, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_11"/></StgValue>
</operation>

<operation id="508" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc51:194 %select_ln269_11 = select i1 %icmp_ln1695_11, i15 %trunc_ln268_24, i15 0

]]></Node>
<StgValue><ssdm name="select_ln269_11"/></StgValue>
</operation>

<operation id="509" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:195 %zext_ln269_23 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln269_23"/></StgValue>
</operation>

<operation id="510" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="15">
<![CDATA[
for.inc51:196 %zext_ln269_24 = zext i15 %select_ln269_11

]]></Node>
<StgValue><ssdm name="zext_ln269_24"/></StgValue>
</operation>

<operation id="511" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:197 %shl_ln269_12 = shl i32 %zext_ln269_24, i32 %zext_ln269_23

]]></Node>
<StgValue><ssdm name="shl_ln269_12"/></StgValue>
</operation>

<operation id="512" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc51:198 %specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_11

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln269"/></StgValue>
</operation>

<operation id="513" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc51:199 %store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_11_addr, i32 %shl_ln269_12, i4 %shl_ln269_1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="514" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="15" op_0_bw="32">
<![CDATA[
for.inc51:204 %trunc_ln268_26 = trunc i32 %lshr_ln268_12

]]></Node>
<StgValue><ssdm name="trunc_ln268_26"/></StgValue>
</operation>

<operation id="515" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc51:205 %icmp_ln1695_12 = icmp_sgt  i16 %out_tp1_V_12, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_12"/></StgValue>
</operation>

<operation id="516" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc51:206 %select_ln269_12 = select i1 %icmp_ln1695_12, i15 %trunc_ln268_26, i15 0

]]></Node>
<StgValue><ssdm name="select_ln269_12"/></StgValue>
</operation>

<operation id="517" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:207 %zext_ln269_25 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln269_25"/></StgValue>
</operation>

<operation id="518" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="15">
<![CDATA[
for.inc51:208 %zext_ln269_26 = zext i15 %select_ln269_12

]]></Node>
<StgValue><ssdm name="zext_ln269_26"/></StgValue>
</operation>

<operation id="519" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:209 %shl_ln269_13 = shl i32 %zext_ln269_26, i32 %zext_ln269_25

]]></Node>
<StgValue><ssdm name="shl_ln269_13"/></StgValue>
</operation>

<operation id="520" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc51:210 %specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_12

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln269"/></StgValue>
</operation>

<operation id="521" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc51:211 %store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_12_addr, i32 %shl_ln269_13, i4 %shl_ln269_1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="522" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="15" op_0_bw="32">
<![CDATA[
for.inc51:216 %trunc_ln268_28 = trunc i32 %lshr_ln268_13

]]></Node>
<StgValue><ssdm name="trunc_ln268_28"/></StgValue>
</operation>

<operation id="523" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc51:217 %icmp_ln1695_13 = icmp_sgt  i16 %out_tp1_V_13, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_13"/></StgValue>
</operation>

<operation id="524" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc51:218 %select_ln269_13 = select i1 %icmp_ln1695_13, i15 %trunc_ln268_28, i15 0

]]></Node>
<StgValue><ssdm name="select_ln269_13"/></StgValue>
</operation>

<operation id="525" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:219 %zext_ln269_27 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln269_27"/></StgValue>
</operation>

<operation id="526" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="15">
<![CDATA[
for.inc51:220 %zext_ln269_28 = zext i15 %select_ln269_13

]]></Node>
<StgValue><ssdm name="zext_ln269_28"/></StgValue>
</operation>

<operation id="527" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:221 %shl_ln269_14 = shl i32 %zext_ln269_28, i32 %zext_ln269_27

]]></Node>
<StgValue><ssdm name="shl_ln269_14"/></StgValue>
</operation>

<operation id="528" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc51:222 %specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_13

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln269"/></StgValue>
</operation>

<operation id="529" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc51:223 %store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_13_addr, i32 %shl_ln269_14, i4 %shl_ln269_1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="530" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="15" op_0_bw="32">
<![CDATA[
for.inc51:228 %trunc_ln268_30 = trunc i32 %lshr_ln268_14

]]></Node>
<StgValue><ssdm name="trunc_ln268_30"/></StgValue>
</operation>

<operation id="531" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc51:229 %icmp_ln1695_14 = icmp_sgt  i16 %out_tp1_V_14, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_14"/></StgValue>
</operation>

<operation id="532" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc51:230 %select_ln269_14 = select i1 %icmp_ln1695_14, i15 %trunc_ln268_30, i15 0

]]></Node>
<StgValue><ssdm name="select_ln269_14"/></StgValue>
</operation>

<operation id="533" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:231 %zext_ln269_29 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln269_29"/></StgValue>
</operation>

<operation id="534" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="15">
<![CDATA[
for.inc51:232 %zext_ln269_30 = zext i15 %select_ln269_14

]]></Node>
<StgValue><ssdm name="zext_ln269_30"/></StgValue>
</operation>

<operation id="535" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:233 %shl_ln269_15 = shl i32 %zext_ln269_30, i32 %zext_ln269_29

]]></Node>
<StgValue><ssdm name="shl_ln269_15"/></StgValue>
</operation>

<operation id="536" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc51:234 %specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_14

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln269"/></StgValue>
</operation>

<operation id="537" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc51:235 %store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_14_addr, i32 %shl_ln269_15, i4 %shl_ln269_1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="538" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="15" op_0_bw="32">
<![CDATA[
for.inc51:240 %trunc_ln268_32 = trunc i32 %lshr_ln268_15

]]></Node>
<StgValue><ssdm name="trunc_ln268_32"/></StgValue>
</operation>

<operation id="539" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc51:241 %icmp_ln1695_15 = icmp_sgt  i16 %out_tp1_V_15, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_15"/></StgValue>
</operation>

<operation id="540" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc51:242 %select_ln269_15 = select i1 %icmp_ln1695_15, i15 %trunc_ln268_32, i15 0

]]></Node>
<StgValue><ssdm name="select_ln269_15"/></StgValue>
</operation>

<operation id="541" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:243 %zext_ln269_31 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln269_31"/></StgValue>
</operation>

<operation id="542" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="15">
<![CDATA[
for.inc51:244 %zext_ln269_32 = zext i15 %select_ln269_15

]]></Node>
<StgValue><ssdm name="zext_ln269_32"/></StgValue>
</operation>

<operation id="543" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:245 %shl_ln269_16 = shl i32 %zext_ln269_32, i32 %zext_ln269_31

]]></Node>
<StgValue><ssdm name="shl_ln269_16"/></StgValue>
</operation>

<operation id="544" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc51:246 %specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_15

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln269"/></StgValue>
</operation>

<operation id="545" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc51:247 %store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_15_addr, i32 %shl_ln269_16, i4 %shl_ln269_1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="546" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="15" op_0_bw="32">
<![CDATA[
for.inc51:252 %trunc_ln268_34 = trunc i32 %lshr_ln268_16

]]></Node>
<StgValue><ssdm name="trunc_ln268_34"/></StgValue>
</operation>

<operation id="547" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc51:253 %icmp_ln1695_16 = icmp_sgt  i16 %out_tp1_V_16, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_16"/></StgValue>
</operation>

<operation id="548" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc51:254 %select_ln269_16 = select i1 %icmp_ln1695_16, i15 %trunc_ln268_34, i15 0

]]></Node>
<StgValue><ssdm name="select_ln269_16"/></StgValue>
</operation>

<operation id="549" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:255 %zext_ln269_33 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln269_33"/></StgValue>
</operation>

<operation id="550" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="15">
<![CDATA[
for.inc51:256 %zext_ln269_34 = zext i15 %select_ln269_16

]]></Node>
<StgValue><ssdm name="zext_ln269_34"/></StgValue>
</operation>

<operation id="551" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:257 %shl_ln269_17 = shl i32 %zext_ln269_34, i32 %zext_ln269_33

]]></Node>
<StgValue><ssdm name="shl_ln269_17"/></StgValue>
</operation>

<operation id="552" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc51:258 %specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_16

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln269"/></StgValue>
</operation>

<operation id="553" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc51:259 %store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_16_addr, i32 %shl_ln269_17, i4 %shl_ln269_1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="554" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="15" op_0_bw="32">
<![CDATA[
for.inc51:264 %trunc_ln268_36 = trunc i32 %lshr_ln268_17

]]></Node>
<StgValue><ssdm name="trunc_ln268_36"/></StgValue>
</operation>

<operation id="555" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc51:265 %icmp_ln1695_17 = icmp_sgt  i16 %out_tp1_V_17, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_17"/></StgValue>
</operation>

<operation id="556" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc51:266 %select_ln269_17 = select i1 %icmp_ln1695_17, i15 %trunc_ln268_36, i15 0

]]></Node>
<StgValue><ssdm name="select_ln269_17"/></StgValue>
</operation>

<operation id="557" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:267 %zext_ln269_35 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln269_35"/></StgValue>
</operation>

<operation id="558" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="15">
<![CDATA[
for.inc51:268 %zext_ln269_36 = zext i15 %select_ln269_17

]]></Node>
<StgValue><ssdm name="zext_ln269_36"/></StgValue>
</operation>

<operation id="559" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:269 %shl_ln269_18 = shl i32 %zext_ln269_36, i32 %zext_ln269_35

]]></Node>
<StgValue><ssdm name="shl_ln269_18"/></StgValue>
</operation>

<operation id="560" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc51:270 %specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_17

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln269"/></StgValue>
</operation>

<operation id="561" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc51:271 %store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_17_addr, i32 %shl_ln269_18, i4 %shl_ln269_1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="562" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="15" op_0_bw="32">
<![CDATA[
for.inc51:276 %trunc_ln268_38 = trunc i32 %lshr_ln268_18

]]></Node>
<StgValue><ssdm name="trunc_ln268_38"/></StgValue>
</operation>

<operation id="563" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc51:277 %icmp_ln1695_18 = icmp_sgt  i16 %out_tp1_V_18, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_18"/></StgValue>
</operation>

<operation id="564" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc51:278 %select_ln269_18 = select i1 %icmp_ln1695_18, i15 %trunc_ln268_38, i15 0

]]></Node>
<StgValue><ssdm name="select_ln269_18"/></StgValue>
</operation>

<operation id="565" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:279 %zext_ln269_37 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln269_37"/></StgValue>
</operation>

<operation id="566" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="15">
<![CDATA[
for.inc51:280 %zext_ln269_38 = zext i15 %select_ln269_18

]]></Node>
<StgValue><ssdm name="zext_ln269_38"/></StgValue>
</operation>

<operation id="567" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:281 %shl_ln269_19 = shl i32 %zext_ln269_38, i32 %zext_ln269_37

]]></Node>
<StgValue><ssdm name="shl_ln269_19"/></StgValue>
</operation>

<operation id="568" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc51:282 %specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_18

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln269"/></StgValue>
</operation>

<operation id="569" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc51:283 %store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_18_addr, i32 %shl_ln269_19, i4 %shl_ln269_1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="570" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="15" op_0_bw="32">
<![CDATA[
for.inc51:288 %trunc_ln268_40 = trunc i32 %lshr_ln268_19

]]></Node>
<StgValue><ssdm name="trunc_ln268_40"/></StgValue>
</operation>

<operation id="571" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc51:289 %icmp_ln1695_19 = icmp_sgt  i16 %out_tp1_V_19, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_19"/></StgValue>
</operation>

<operation id="572" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc51:290 %select_ln269_19 = select i1 %icmp_ln1695_19, i15 %trunc_ln268_40, i15 0

]]></Node>
<StgValue><ssdm name="select_ln269_19"/></StgValue>
</operation>

<operation id="573" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:291 %zext_ln269_39 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln269_39"/></StgValue>
</operation>

<operation id="574" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="15">
<![CDATA[
for.inc51:292 %zext_ln269_40 = zext i15 %select_ln269_19

]]></Node>
<StgValue><ssdm name="zext_ln269_40"/></StgValue>
</operation>

<operation id="575" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:293 %shl_ln269_20 = shl i32 %zext_ln269_40, i32 %zext_ln269_39

]]></Node>
<StgValue><ssdm name="shl_ln269_20"/></StgValue>
</operation>

<operation id="576" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc51:294 %specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_19

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln269"/></StgValue>
</operation>

<operation id="577" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc51:295 %store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_19_addr, i32 %shl_ln269_20, i4 %shl_ln269_1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="578" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="15" op_0_bw="32">
<![CDATA[
for.inc51:300 %trunc_ln268_42 = trunc i32 %lshr_ln268_20

]]></Node>
<StgValue><ssdm name="trunc_ln268_42"/></StgValue>
</operation>

<operation id="579" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc51:301 %icmp_ln1695_20 = icmp_sgt  i16 %out_tp1_V_20, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_20"/></StgValue>
</operation>

<operation id="580" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc51:302 %select_ln269_20 = select i1 %icmp_ln1695_20, i15 %trunc_ln268_42, i15 0

]]></Node>
<StgValue><ssdm name="select_ln269_20"/></StgValue>
</operation>

<operation id="581" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:303 %zext_ln269_41 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln269_41"/></StgValue>
</operation>

<operation id="582" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="15">
<![CDATA[
for.inc51:304 %zext_ln269_42 = zext i15 %select_ln269_20

]]></Node>
<StgValue><ssdm name="zext_ln269_42"/></StgValue>
</operation>

<operation id="583" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:305 %shl_ln269_21 = shl i32 %zext_ln269_42, i32 %zext_ln269_41

]]></Node>
<StgValue><ssdm name="shl_ln269_21"/></StgValue>
</operation>

<operation id="584" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc51:306 %specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_20

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln269"/></StgValue>
</operation>

<operation id="585" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc51:307 %store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_20_addr, i32 %shl_ln269_21, i4 %shl_ln269_1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="586" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="15" op_0_bw="32">
<![CDATA[
for.inc51:312 %trunc_ln268_44 = trunc i32 %lshr_ln268_21

]]></Node>
<StgValue><ssdm name="trunc_ln268_44"/></StgValue>
</operation>

<operation id="587" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc51:313 %icmp_ln1695_21 = icmp_sgt  i16 %out_tp1_V_21, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_21"/></StgValue>
</operation>

<operation id="588" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc51:314 %select_ln269_21 = select i1 %icmp_ln1695_21, i15 %trunc_ln268_44, i15 0

]]></Node>
<StgValue><ssdm name="select_ln269_21"/></StgValue>
</operation>

<operation id="589" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:315 %zext_ln269_43 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln269_43"/></StgValue>
</operation>

<operation id="590" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="15">
<![CDATA[
for.inc51:316 %zext_ln269_44 = zext i15 %select_ln269_21

]]></Node>
<StgValue><ssdm name="zext_ln269_44"/></StgValue>
</operation>

<operation id="591" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:317 %shl_ln269_22 = shl i32 %zext_ln269_44, i32 %zext_ln269_43

]]></Node>
<StgValue><ssdm name="shl_ln269_22"/></StgValue>
</operation>

<operation id="592" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc51:318 %specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_21

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln269"/></StgValue>
</operation>

<operation id="593" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc51:319 %store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_21_addr, i32 %shl_ln269_22, i4 %shl_ln269_1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="594" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="15" op_0_bw="32">
<![CDATA[
for.inc51:324 %trunc_ln268_46 = trunc i32 %lshr_ln268_22

]]></Node>
<StgValue><ssdm name="trunc_ln268_46"/></StgValue>
</operation>

<operation id="595" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc51:325 %icmp_ln1695_22 = icmp_sgt  i16 %out_tp1_V_22, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_22"/></StgValue>
</operation>

<operation id="596" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc51:326 %select_ln269_22 = select i1 %icmp_ln1695_22, i15 %trunc_ln268_46, i15 0

]]></Node>
<StgValue><ssdm name="select_ln269_22"/></StgValue>
</operation>

<operation id="597" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:327 %zext_ln269_45 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln269_45"/></StgValue>
</operation>

<operation id="598" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="15">
<![CDATA[
for.inc51:328 %zext_ln269_46 = zext i15 %select_ln269_22

]]></Node>
<StgValue><ssdm name="zext_ln269_46"/></StgValue>
</operation>

<operation id="599" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:329 %shl_ln269_23 = shl i32 %zext_ln269_46, i32 %zext_ln269_45

]]></Node>
<StgValue><ssdm name="shl_ln269_23"/></StgValue>
</operation>

<operation id="600" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc51:330 %specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_22

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln269"/></StgValue>
</operation>

<operation id="601" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc51:331 %store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_22_addr, i32 %shl_ln269_23, i4 %shl_ln269_1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="602" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="15" op_0_bw="32">
<![CDATA[
for.inc51:336 %trunc_ln268_48 = trunc i32 %lshr_ln268_23

]]></Node>
<StgValue><ssdm name="trunc_ln268_48"/></StgValue>
</operation>

<operation id="603" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc51:337 %icmp_ln1695_23 = icmp_sgt  i16 %out_tp1_V_23, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_23"/></StgValue>
</operation>

<operation id="604" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc51:338 %select_ln269_23 = select i1 %icmp_ln1695_23, i15 %trunc_ln268_48, i15 0

]]></Node>
<StgValue><ssdm name="select_ln269_23"/></StgValue>
</operation>

<operation id="605" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:339 %zext_ln269_47 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln269_47"/></StgValue>
</operation>

<operation id="606" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="15">
<![CDATA[
for.inc51:340 %zext_ln269_48 = zext i15 %select_ln269_23

]]></Node>
<StgValue><ssdm name="zext_ln269_48"/></StgValue>
</operation>

<operation id="607" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:341 %shl_ln269_24 = shl i32 %zext_ln269_48, i32 %zext_ln269_47

]]></Node>
<StgValue><ssdm name="shl_ln269_24"/></StgValue>
</operation>

<operation id="608" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc51:342 %specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_23

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln269"/></StgValue>
</operation>

<operation id="609" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc51:343 %store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_23_addr, i32 %shl_ln269_24, i4 %shl_ln269_1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="610" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="15" op_0_bw="32">
<![CDATA[
for.inc51:348 %trunc_ln268_50 = trunc i32 %lshr_ln268_24

]]></Node>
<StgValue><ssdm name="trunc_ln268_50"/></StgValue>
</operation>

<operation id="611" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc51:349 %icmp_ln1695_24 = icmp_sgt  i16 %out_tp1_V_24, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_24"/></StgValue>
</operation>

<operation id="612" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc51:350 %select_ln269_24 = select i1 %icmp_ln1695_24, i15 %trunc_ln268_50, i15 0

]]></Node>
<StgValue><ssdm name="select_ln269_24"/></StgValue>
</operation>

<operation id="613" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:351 %zext_ln269_49 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln269_49"/></StgValue>
</operation>

<operation id="614" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="15">
<![CDATA[
for.inc51:352 %zext_ln269_50 = zext i15 %select_ln269_24

]]></Node>
<StgValue><ssdm name="zext_ln269_50"/></StgValue>
</operation>

<operation id="615" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:353 %shl_ln269_25 = shl i32 %zext_ln269_50, i32 %zext_ln269_49

]]></Node>
<StgValue><ssdm name="shl_ln269_25"/></StgValue>
</operation>

<operation id="616" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc51:354 %specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_24

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln269"/></StgValue>
</operation>

<operation id="617" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc51:355 %store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_24_addr, i32 %shl_ln269_25, i4 %shl_ln269_1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="618" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="15" op_0_bw="32">
<![CDATA[
for.inc51:360 %trunc_ln268_52 = trunc i32 %lshr_ln268_25

]]></Node>
<StgValue><ssdm name="trunc_ln268_52"/></StgValue>
</operation>

<operation id="619" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc51:361 %icmp_ln1695_25 = icmp_sgt  i16 %out_tp1_V_25, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_25"/></StgValue>
</operation>

<operation id="620" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc51:362 %select_ln269_25 = select i1 %icmp_ln1695_25, i15 %trunc_ln268_52, i15 0

]]></Node>
<StgValue><ssdm name="select_ln269_25"/></StgValue>
</operation>

<operation id="621" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:363 %zext_ln269_51 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln269_51"/></StgValue>
</operation>

<operation id="622" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="15">
<![CDATA[
for.inc51:364 %zext_ln269_52 = zext i15 %select_ln269_25

]]></Node>
<StgValue><ssdm name="zext_ln269_52"/></StgValue>
</operation>

<operation id="623" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:365 %shl_ln269_26 = shl i32 %zext_ln269_52, i32 %zext_ln269_51

]]></Node>
<StgValue><ssdm name="shl_ln269_26"/></StgValue>
</operation>

<operation id="624" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc51:366 %specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_25

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln269"/></StgValue>
</operation>

<operation id="625" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc51:367 %store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_25_addr, i32 %shl_ln269_26, i4 %shl_ln269_1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="626" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="15" op_0_bw="32">
<![CDATA[
for.inc51:372 %trunc_ln268_54 = trunc i32 %lshr_ln268_26

]]></Node>
<StgValue><ssdm name="trunc_ln268_54"/></StgValue>
</operation>

<operation id="627" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc51:373 %icmp_ln1695_26 = icmp_sgt  i16 %out_tp1_V_26, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_26"/></StgValue>
</operation>

<operation id="628" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc51:374 %select_ln269_26 = select i1 %icmp_ln1695_26, i15 %trunc_ln268_54, i15 0

]]></Node>
<StgValue><ssdm name="select_ln269_26"/></StgValue>
</operation>

<operation id="629" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:375 %zext_ln269_53 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln269_53"/></StgValue>
</operation>

<operation id="630" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="15">
<![CDATA[
for.inc51:376 %zext_ln269_54 = zext i15 %select_ln269_26

]]></Node>
<StgValue><ssdm name="zext_ln269_54"/></StgValue>
</operation>

<operation id="631" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:377 %shl_ln269_27 = shl i32 %zext_ln269_54, i32 %zext_ln269_53

]]></Node>
<StgValue><ssdm name="shl_ln269_27"/></StgValue>
</operation>

<operation id="632" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc51:378 %specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_26

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln269"/></StgValue>
</operation>

<operation id="633" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc51:379 %store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_26_addr, i32 %shl_ln269_27, i4 %shl_ln269_1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="634" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="15" op_0_bw="32">
<![CDATA[
for.inc51:384 %trunc_ln268_56 = trunc i32 %lshr_ln268_27

]]></Node>
<StgValue><ssdm name="trunc_ln268_56"/></StgValue>
</operation>

<operation id="635" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc51:385 %icmp_ln1695_27 = icmp_sgt  i16 %out_tp1_V_27, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_27"/></StgValue>
</operation>

<operation id="636" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc51:386 %select_ln269_27 = select i1 %icmp_ln1695_27, i15 %trunc_ln268_56, i15 0

]]></Node>
<StgValue><ssdm name="select_ln269_27"/></StgValue>
</operation>

<operation id="637" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:387 %zext_ln269_55 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln269_55"/></StgValue>
</operation>

<operation id="638" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="15">
<![CDATA[
for.inc51:388 %zext_ln269_56 = zext i15 %select_ln269_27

]]></Node>
<StgValue><ssdm name="zext_ln269_56"/></StgValue>
</operation>

<operation id="639" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:389 %shl_ln269_28 = shl i32 %zext_ln269_56, i32 %zext_ln269_55

]]></Node>
<StgValue><ssdm name="shl_ln269_28"/></StgValue>
</operation>

<operation id="640" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc51:390 %specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_27

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln269"/></StgValue>
</operation>

<operation id="641" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc51:391 %store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_27_addr, i32 %shl_ln269_28, i4 %shl_ln269_1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="642" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="15" op_0_bw="32">
<![CDATA[
for.inc51:396 %trunc_ln268_58 = trunc i32 %lshr_ln268_28

]]></Node>
<StgValue><ssdm name="trunc_ln268_58"/></StgValue>
</operation>

<operation id="643" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc51:397 %icmp_ln1695_28 = icmp_sgt  i16 %out_tp1_V_28, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_28"/></StgValue>
</operation>

<operation id="644" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc51:398 %select_ln269_28 = select i1 %icmp_ln1695_28, i15 %trunc_ln268_58, i15 0

]]></Node>
<StgValue><ssdm name="select_ln269_28"/></StgValue>
</operation>

<operation id="645" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:399 %zext_ln269_57 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln269_57"/></StgValue>
</operation>

<operation id="646" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="15">
<![CDATA[
for.inc51:400 %zext_ln269_58 = zext i15 %select_ln269_28

]]></Node>
<StgValue><ssdm name="zext_ln269_58"/></StgValue>
</operation>

<operation id="647" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:401 %shl_ln269_29 = shl i32 %zext_ln269_58, i32 %zext_ln269_57

]]></Node>
<StgValue><ssdm name="shl_ln269_29"/></StgValue>
</operation>

<operation id="648" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc51:402 %specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_28

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln269"/></StgValue>
</operation>

<operation id="649" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc51:403 %store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_28_addr, i32 %shl_ln269_29, i4 %shl_ln269_1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="650" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="15" op_0_bw="32">
<![CDATA[
for.inc51:408 %trunc_ln268_60 = trunc i32 %lshr_ln268_29

]]></Node>
<StgValue><ssdm name="trunc_ln268_60"/></StgValue>
</operation>

<operation id="651" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc51:409 %icmp_ln1695_29 = icmp_sgt  i16 %out_tp1_V_29, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_29"/></StgValue>
</operation>

<operation id="652" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc51:410 %select_ln269_29 = select i1 %icmp_ln1695_29, i15 %trunc_ln268_60, i15 0

]]></Node>
<StgValue><ssdm name="select_ln269_29"/></StgValue>
</operation>

<operation id="653" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:411 %zext_ln269_59 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln269_59"/></StgValue>
</operation>

<operation id="654" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="15">
<![CDATA[
for.inc51:412 %zext_ln269_60 = zext i15 %select_ln269_29

]]></Node>
<StgValue><ssdm name="zext_ln269_60"/></StgValue>
</operation>

<operation id="655" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:413 %shl_ln269_30 = shl i32 %zext_ln269_60, i32 %zext_ln269_59

]]></Node>
<StgValue><ssdm name="shl_ln269_30"/></StgValue>
</operation>

<operation id="656" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc51:414 %specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_29

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln269"/></StgValue>
</operation>

<operation id="657" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc51:415 %store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_29_addr, i32 %shl_ln269_30, i4 %shl_ln269_1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="658" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="15" op_0_bw="32">
<![CDATA[
for.inc51:420 %trunc_ln268_62 = trunc i32 %lshr_ln268_30

]]></Node>
<StgValue><ssdm name="trunc_ln268_62"/></StgValue>
</operation>

<operation id="659" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc51:421 %icmp_ln1695_30 = icmp_sgt  i16 %out_tp1_V_30, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_30"/></StgValue>
</operation>

<operation id="660" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc51:422 %select_ln269_30 = select i1 %icmp_ln1695_30, i15 %trunc_ln268_62, i15 0

]]></Node>
<StgValue><ssdm name="select_ln269_30"/></StgValue>
</operation>

<operation id="661" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:423 %zext_ln269_61 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln269_61"/></StgValue>
</operation>

<operation id="662" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="15">
<![CDATA[
for.inc51:424 %zext_ln269_62 = zext i15 %select_ln269_30

]]></Node>
<StgValue><ssdm name="zext_ln269_62"/></StgValue>
</operation>

<operation id="663" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:425 %shl_ln269_31 = shl i32 %zext_ln269_62, i32 %zext_ln269_61

]]></Node>
<StgValue><ssdm name="shl_ln269_31"/></StgValue>
</operation>

<operation id="664" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc51:426 %specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_30

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln269"/></StgValue>
</operation>

<operation id="665" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc51:427 %store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_30_addr, i32 %shl_ln269_31, i4 %shl_ln269_1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="666" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="15" op_0_bw="32">
<![CDATA[
for.inc51:432 %trunc_ln268_64 = trunc i32 %lshr_ln268_31

]]></Node>
<StgValue><ssdm name="trunc_ln268_64"/></StgValue>
</operation>

<operation id="667" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc51:433 %icmp_ln1695_31 = icmp_sgt  i16 %out_tp1_V_31, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1695_31"/></StgValue>
</operation>

<operation id="668" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.inc51:434 %select_ln269_31 = select i1 %icmp_ln1695_31, i15 %trunc_ln268_64, i15 0

]]></Node>
<StgValue><ssdm name="select_ln269_31"/></StgValue>
</operation>

<operation id="669" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="5">
<![CDATA[
for.inc51:435 %zext_ln269_63 = zext i5 %shl_ln268

]]></Node>
<StgValue><ssdm name="zext_ln269_63"/></StgValue>
</operation>

<operation id="670" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="15">
<![CDATA[
for.inc51:436 %zext_ln269_64 = zext i15 %select_ln269_31

]]></Node>
<StgValue><ssdm name="zext_ln269_64"/></StgValue>
</operation>

<operation id="671" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc51:437 %shl_ln269_32 = shl i32 %zext_ln269_64, i32 %zext_ln269_63

]]></Node>
<StgValue><ssdm name="shl_ln269_32"/></StgValue>
</operation>

<operation id="672" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc51:438 %specbramwithbyteenable_ln269 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %output_buffer_31

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln269"/></StgValue>
</operation>

<operation id="673" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc51:439 %store_ln269 = store void @_ssdm_op_Write.bram.i32, i9 %output_buffer_31_addr, i32 %shl_ln269_32, i4 %shl_ln269_1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="674" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc51:440 %Out_Tc_tp = add i5 %select_ln261, i5 1

]]></Node>
<StgValue><ssdm name="Out_Tc_tp"/></StgValue>
</operation>

<operation id="675" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc51:441 %add_ln261_1 = add i10 %indvar_flatten594, i10 1

]]></Node>
<StgValue><ssdm name="add_ln261_1"/></StgValue>
</operation>

<operation id="676" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc51:442 %icmp_ln263 = icmp_eq  i5 %Out_Tc_tp, i5 28

]]></Node>
<StgValue><ssdm name="icmp_ln263"/></StgValue>
</operation>

<operation id="677" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc51:443 %icmp_ln261 = icmp_eq  i10 %indvar_flatten594, i10 783

]]></Node>
<StgValue><ssdm name="icmp_ln261"/></StgValue>
</operation>

<operation id="678" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc51:444 %br_ln261 = br i1 %icmp_ln261, void %for.inc51, void %Out_Tr.loopexit

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="679" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
Out_Tr.loopexit:0 %br_ln0 = br void %Out_Tr

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="680" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32">
<![CDATA[
Out_Tr:0 %Tm_Tp = alloca i32 1

]]></Node>
<StgValue><ssdm name="Tm_Tp"/></StgValue>
</operation>

<operation id="681" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="5" op_0_bw="32">
<![CDATA[
Out_Tr:1 %Out_Tr_tp = alloca i32 1

]]></Node>
<StgValue><ssdm name="Out_Tr_tp"/></StgValue>
</operation>

<operation id="682" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="64" op_0_bw="32">
<![CDATA[
Out_Tr:2 %indvar_flatten9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten9"/></StgValue>
</operation>

<operation id="683" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="63" op_0_bw="32">
<![CDATA[
Out_Tr:4 %sext_ln278 = sext i32 %select_ln254

]]></Node>
<StgValue><ssdm name="sext_ln278"/></StgValue>
</operation>

<operation id="684" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="63" op_0_bw="32">
<![CDATA[
Out_Tr:7 %sext_ln278_3 = sext i32 %Hout_read

]]></Node>
<StgValue><ssdm name="sext_ln278_3"/></StgValue>
</operation>

<operation id="685" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
Out_Tr:14 %mul_ln278 = mul i63 %sext_ln278, i63 %sext_ln278_3

]]></Node>
<StgValue><ssdm name="mul_ln278"/></StgValue>
</operation>

<operation id="686" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
Out_Tr:33 %store_ln278 = store i64 0, i64 %indvar_flatten9

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="687" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
Out_Tr:34 %store_ln278 = store i5 0, i5 %Out_Tr_tp

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="688" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
Out_Tr:35 %store_ln278 = store i32 0, i32 %Tm_Tp

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="689" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="33" op_0_bw="32">
<![CDATA[
Out_Tr:6 %sext_ln278_2 = sext i32 %Hout_read

]]></Node>
<StgValue><ssdm name="sext_ln278_2"/></StgValue>
</operation>

<operation id="690" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="33" op_0_bw="32">
<![CDATA[
Out_Tr:12 %sext_ln278_8 = sext i32 %select_ln252

]]></Node>
<StgValue><ssdm name="sext_ln278_8"/></StgValue>
</operation>

<operation id="691" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="63" op_0_bw="32">
<![CDATA[
Out_Tr:13 %sext_ln278_9 = sext i32 %select_ln252

]]></Node>
<StgValue><ssdm name="sext_ln278_9"/></StgValue>
</operation>

<operation id="692" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
Out_Tr:15 %add_ln278 = add i63 %mul_ln278, i63 %sext_ln278_9

]]></Node>
<StgValue><ssdm name="add_ln278"/></StgValue>
</operation>

<operation id="693" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
Out_Tr:17 %add_ln278_1 = add i63 %mul_ln278, i63 %sext_ln278_3

]]></Node>
<StgValue><ssdm name="add_ln278_1"/></StgValue>
</operation>

<operation id="694" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
Out_Tr:18 %add_ln278_2 = add i63 %add_ln278_1, i63 %sext_ln278_9

]]></Node>
<StgValue><ssdm name="add_ln278_2"/></StgValue>
</operation>

<operation id="695" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
Out_Tr:20 %add_ln278_3 = add i63 %add_ln278_1, i63 %sext_ln278_3

]]></Node>
<StgValue><ssdm name="add_ln278_3"/></StgValue>
</operation>

<operation id="696" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
Out_Tr:21 %add_ln278_4 = add i63 %add_ln278_3, i63 %sext_ln278_9

]]></Node>
<StgValue><ssdm name="add_ln278_4"/></StgValue>
</operation>

<operation id="697" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
Out_Tr:23 %add_ln278_5 = add i33 %sext_ln278_8, i33 %sext_ln278_2

]]></Node>
<StgValue><ssdm name="add_ln278_5"/></StgValue>
</operation>

<operation id="698" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="63" op_0_bw="33">
<![CDATA[
Out_Tr:24 %sext_ln278_10 = sext i33 %add_ln278_5

]]></Node>
<StgValue><ssdm name="sext_ln278_10"/></StgValue>
</operation>

<operation id="699" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
Out_Tr:25 %add_ln278_6 = add i63 %sext_ln278_10, i63 %add_ln278_3

]]></Node>
<StgValue><ssdm name="add_ln278_6"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="700" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="63" op_0_bw="14">
<![CDATA[
Out_Tr:10 %sext_ln278_6 = sext i14 %Wout_read

]]></Node>
<StgValue><ssdm name="sext_ln278_6"/></StgValue>
</operation>

<operation id="701" st_id="23" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
Out_Tr:16 %mul_ln278_1 = mul i63 %add_ln278, i63 %sext_ln278_6

]]></Node>
<StgValue><ssdm name="mul_ln278_1"/></StgValue>
</operation>

<operation id="702" st_id="23" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
Out_Tr:19 %mul_ln278_2 = mul i63 %add_ln278_2, i63 %sext_ln278_6

]]></Node>
<StgValue><ssdm name="mul_ln278_2"/></StgValue>
</operation>

<operation id="703" st_id="23" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
Out_Tr:22 %mul_ln278_3 = mul i63 %add_ln278_4, i63 %sext_ln278_6

]]></Node>
<StgValue><ssdm name="mul_ln278_3"/></StgValue>
</operation>

<operation id="704" st_id="23" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
Out_Tr:26 %mul_ln278_4 = mul i63 %add_ln278_6, i63 %sext_ln278_6

]]></Node>
<StgValue><ssdm name="mul_ln278_4"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="705" st_id="24" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
Out_Tr:16 %mul_ln278_1 = mul i63 %add_ln278, i63 %sext_ln278_6

]]></Node>
<StgValue><ssdm name="mul_ln278_1"/></StgValue>
</operation>

<operation id="706" st_id="24" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
Out_Tr:19 %mul_ln278_2 = mul i63 %add_ln278_2, i63 %sext_ln278_6

]]></Node>
<StgValue><ssdm name="mul_ln278_2"/></StgValue>
</operation>

<operation id="707" st_id="24" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
Out_Tr:22 %mul_ln278_3 = mul i63 %add_ln278_4, i63 %sext_ln278_6

]]></Node>
<StgValue><ssdm name="mul_ln278_3"/></StgValue>
</operation>

<operation id="708" st_id="24" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
Out_Tr:26 %mul_ln278_4 = mul i63 %add_ln278_6, i63 %sext_ln278_6

]]></Node>
<StgValue><ssdm name="mul_ln278_4"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="709" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
Out_Tr:3 %empty = icmp_eq  i31 %Out_Tc_Min, i31 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="710" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="46" op_0_bw="32">
<![CDATA[
Out_Tr:5 %sext_ln278_1 = sext i32 %Hout_read

]]></Node>
<StgValue><ssdm name="sext_ln278_1"/></StgValue>
</operation>

<operation id="711" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="46" op_0_bw="14">
<![CDATA[
Out_Tr:8 %sext_ln278_4 = sext i14 %Wout_read

]]></Node>
<StgValue><ssdm name="sext_ln278_4"/></StgValue>
</operation>

<operation id="712" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="19" op_0_bw="14">
<![CDATA[
Out_Tr:9 %sext_ln278_5 = sext i14 %Wout_read

]]></Node>
<StgValue><ssdm name="sext_ln278_5"/></StgValue>
</operation>

<operation id="713" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="33" op_0_bw="32">
<![CDATA[
Out_Tr:11 %sext_ln278_7 = sext i32 %select_ln253

]]></Node>
<StgValue><ssdm name="sext_ln278_7"/></StgValue>
</operation>

<operation id="714" st_id="25" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
Out_Tr:16 %mul_ln278_1 = mul i63 %add_ln278, i63 %sext_ln278_6

]]></Node>
<StgValue><ssdm name="mul_ln278_1"/></StgValue>
</operation>

<operation id="715" st_id="25" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
Out_Tr:19 %mul_ln278_2 = mul i63 %add_ln278_2, i63 %sext_ln278_6

]]></Node>
<StgValue><ssdm name="mul_ln278_2"/></StgValue>
</operation>

<operation id="716" st_id="25" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
Out_Tr:22 %mul_ln278_3 = mul i63 %add_ln278_4, i63 %sext_ln278_6

]]></Node>
<StgValue><ssdm name="mul_ln278_3"/></StgValue>
</operation>

<operation id="717" st_id="25" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
Out_Tr:26 %mul_ln278_4 = mul i63 %add_ln278_6, i63 %sext_ln278_6

]]></Node>
<StgValue><ssdm name="mul_ln278_4"/></StgValue>
</operation>

<operation id="718" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="31">
<![CDATA[
Out_Tr:27 %Out_Tc_Min_cast27 = sext i31 %Out_Tc_Min

]]></Node>
<StgValue><ssdm name="Out_Tc_Min_cast27"/></StgValue>
</operation>

<operation id="719" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
Out_Tr:28 %mul_ln283 = mul i46 %sext_ln278_1, i46 %sext_ln278_4

]]></Node>
<StgValue><ssdm name="mul_ln283"/></StgValue>
</operation>

<operation id="720" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="61" op_0_bw="46">
<![CDATA[
Out_Tr:29 %sext_ln283 = sext i46 %mul_ln283

]]></Node>
<StgValue><ssdm name="sext_ln283"/></StgValue>
</operation>

<operation id="721" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="32">
<![CDATA[
Out_Tr:30 %cast2 = zext i32 %Out_Tr_Min

]]></Node>
<StgValue><ssdm name="cast2"/></StgValue>
</operation>

<operation id="722" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="32">
<![CDATA[
Out_Tr:31 %cast3 = zext i32 %result_V

]]></Node>
<StgValue><ssdm name="cast3"/></StgValue>
</operation>

<operation id="723" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Out_Tr:32 %bound4 = mul i64 %cast2, i64 %cast3

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>

<operation id="724" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0">
<![CDATA[
Out_Tr:36 %br_ln278 = br void %for.body65

]]></Node>
<StgValue><ssdm name="br_ln278"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="725" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body65:0 %indvar_flatten9_load = load i64 %indvar_flatten9

]]></Node>
<StgValue><ssdm name="indvar_flatten9_load"/></StgValue>
</operation>

<operation id="726" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body65:1 %icmp_ln278 = icmp_eq  i64 %indvar_flatten9_load, i64 %bound4

]]></Node>
<StgValue><ssdm name="icmp_ln278"/></StgValue>
</operation>

<operation id="727" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body65:2 %add_ln278_13 = add i64 %indvar_flatten9_load, i64 1

]]></Node>
<StgValue><ssdm name="add_ln278_13"/></StgValue>
</operation>

<operation id="728" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body65:3 %br_ln278 = br i1 %icmp_ln278, void %for.inc197.loopexit, void %for.end199.loopexit

]]></Node>
<StgValue><ssdm name="br_ln278"/></StgValue>
</operation>

<operation id="729" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.loopexit:0 %Tm_Tp_load = load i32 %Tm_Tp

]]></Node>
<StgValue><ssdm name="Tm_Tp_load"/></StgValue>
</operation>

<operation id="730" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc197.loopexit:1 %Out_Tr_tp_load = load i5 %Out_Tr_tp

]]></Node>
<StgValue><ssdm name="Out_Tr_tp_load"/></StgValue>
</operation>

<operation id="731" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc197.loopexit:2 %add_ln278_7 = add i5 %Out_Tr_tp_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln278_7"/></StgValue>
</operation>

<operation id="732" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc197.loopexit:5 %icmp_ln281 = icmp_eq  i32 %Tm_Tp_load, i32 %result_V

]]></Node>
<StgValue><ssdm name="icmp_ln281"/></StgValue>
</operation>

<operation id="733" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc197.loopexit:6 %select_ln278 = select i1 %icmp_ln281, i32 0, i32 %Tm_Tp_load

]]></Node>
<StgValue><ssdm name="select_ln278"/></StgValue>
</operation>

<operation id="734" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc197.loopexit:7 %select_ln278_1 = select i1 %icmp_ln281, i5 %add_ln278_7, i5 %Out_Tr_tp_load

]]></Node>
<StgValue><ssdm name="select_ln278_1"/></StgValue>
</operation>

<operation id="735" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="19" op_0_bw="5">
<![CDATA[
for.inc197.loopexit:12 %zext_ln278 = zext i5 %select_ln278_1

]]></Node>
<StgValue><ssdm name="zext_ln278"/></StgValue>
</operation>

<operation id="736" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc197.loopexit:13 %mul_ln278_5 = mul i19 %zext_ln278, i19 %sext_ln278_5

]]></Node>
<StgValue><ssdm name="mul_ln278_5"/></StgValue>
</operation>

<operation id="737" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0">
<![CDATA[
for.end199.loopexit:0 %ret_ln340 = ret

]]></Node>
<StgValue><ssdm name="ret_ln340"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="738" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc197.loopexit:13 %mul_ln278_5 = mul i19 %zext_ln278, i19 %sext_ln278_5

]]></Node>
<StgValue><ssdm name="mul_ln278_5"/></StgValue>
</operation>

<operation id="739" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="61" op_0_bw="32">
<![CDATA[
for.inc197.loopexit:21 %zext_ln281 = zext i32 %select_ln278

]]></Node>
<StgValue><ssdm name="zext_ln281"/></StgValue>
</operation>

<operation id="740" st_id="27" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
for.inc197.loopexit:23 %mul_ln283_1 = mul i61 %sext_ln283, i61 %zext_ln281

]]></Node>
<StgValue><ssdm name="mul_ln283_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="741" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc197.loopexit:13 %mul_ln278_5 = mul i19 %zext_ln278, i19 %sext_ln278_5

]]></Node>
<StgValue><ssdm name="mul_ln278_5"/></StgValue>
</operation>

<operation id="742" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="33" op_0_bw="19">
<![CDATA[
for.inc197.loopexit:14 %sext_ln278_11 = sext i19 %mul_ln278_5

]]></Node>
<StgValue><ssdm name="sext_ln278_11"/></StgValue>
</operation>

<operation id="743" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.inc197.loopexit:15 %add_ln278_8 = add i33 %sext_ln278_11, i33 %sext_ln278_7

]]></Node>
<StgValue><ssdm name="add_ln278_8"/></StgValue>
</operation>

<operation id="744" st_id="28" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
for.inc197.loopexit:23 %mul_ln283_1 = mul i61 %sext_ln283, i61 %zext_ln281

]]></Node>
<StgValue><ssdm name="mul_ln283_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="745" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.inc197.loopexit:15 %add_ln278_8 = add i33 %sext_ln278_11, i33 %sext_ln278_7

]]></Node>
<StgValue><ssdm name="add_ln278_8"/></StgValue>
</operation>

<operation id="746" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="63" op_0_bw="33">
<![CDATA[
for.inc197.loopexit:16 %sext_ln278_12 = sext i33 %add_ln278_8

]]></Node>
<StgValue><ssdm name="sext_ln278_12"/></StgValue>
</operation>

<operation id="747" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc197.loopexit:17 %add_ln278_9 = add i63 %sext_ln278_12, i63 %mul_ln278_4

]]></Node>
<StgValue><ssdm name="add_ln278_9"/></StgValue>
</operation>

<operation id="748" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc197.loopexit:18 %add_ln278_10 = add i63 %sext_ln278_12, i63 %mul_ln278_3

]]></Node>
<StgValue><ssdm name="add_ln278_10"/></StgValue>
</operation>

<operation id="749" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc197.loopexit:19 %add_ln278_11 = add i63 %sext_ln278_12, i63 %mul_ln278_2

]]></Node>
<StgValue><ssdm name="add_ln278_11"/></StgValue>
</operation>

<operation id="750" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc197.loopexit:20 %add_ln278_12 = add i63 %sext_ln278_12, i63 %mul_ln278_1

]]></Node>
<StgValue><ssdm name="add_ln278_12"/></StgValue>
</operation>

<operation id="751" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="63" op_0_bw="63" op_1_bw="61" op_2_bw="2">
<![CDATA[
for.inc197.loopexit:24 %shl_ln283_1 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i61.i2, i61 %mul_ln283_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln283_1"/></StgValue>
</operation>

<operation id="752" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc197.loopexit:25 %add_ln283 = add i63 %add_ln278_9, i63 %shl_ln283_1

]]></Node>
<StgValue><ssdm name="add_ln283"/></StgValue>
</operation>

<operation id="753" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
for.inc197.loopexit:26 %shl_ln283_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %add_ln283, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln283_2"/></StgValue>
</operation>

<operation id="754" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc197.loopexit:27 %add_ln283_1 = add i64 %shl_ln283_2, i64 %feature_out4_read

]]></Node>
<StgValue><ssdm name="add_ln283_1"/></StgValue>
</operation>

<operation id="755" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc197.loopexit:28 %add_ln283_2 = add i63 %add_ln278_10, i63 %shl_ln283_1

]]></Node>
<StgValue><ssdm name="add_ln283_2"/></StgValue>
</operation>

<operation id="756" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
for.inc197.loopexit:29 %shl_ln283_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %add_ln283_2, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln283_3"/></StgValue>
</operation>

<operation id="757" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc197.loopexit:30 %add_ln283_3 = add i64 %shl_ln283_3, i64 %feature_out3_read

]]></Node>
<StgValue><ssdm name="add_ln283_3"/></StgValue>
</operation>

<operation id="758" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc197.loopexit:31 %add_ln283_4 = add i63 %add_ln278_11, i63 %shl_ln283_1

]]></Node>
<StgValue><ssdm name="add_ln283_4"/></StgValue>
</operation>

<operation id="759" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
for.inc197.loopexit:32 %shl_ln283_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %add_ln283_4, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln283_4"/></StgValue>
</operation>

<operation id="760" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc197.loopexit:33 %add_ln283_5 = add i64 %shl_ln283_4, i64 %feature_out2_read

]]></Node>
<StgValue><ssdm name="add_ln283_5"/></StgValue>
</operation>

<operation id="761" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc197.loopexit:34 %add_ln283_6 = add i63 %add_ln278_12, i63 %shl_ln283_1

]]></Node>
<StgValue><ssdm name="add_ln283_6"/></StgValue>
</operation>

<operation id="762" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
for.inc197.loopexit:35 %shl_ln283_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %add_ln283_6, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln283_5"/></StgValue>
</operation>

<operation id="763" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc197.loopexit:36 %add_ln283_7 = add i64 %shl_ln283_5, i64 %feature_out1_read

]]></Node>
<StgValue><ssdm name="add_ln283_7"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="764" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc197.loopexit:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Out_Tr_Out_Tm_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="765" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc197.loopexit:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 896, i64 224

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="766" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
for.inc197.loopexit:8 %tmp_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln278_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="767" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
for.inc197.loopexit:9 %tmp_12 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln278_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="768" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="9" op_0_bw="6">
<![CDATA[
for.inc197.loopexit:10 %tmp_113_cast = zext i6 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_113_cast"/></StgValue>
</operation>

<operation id="769" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc197.loopexit:11 %empty_388 = sub i9 %tmp_11, i9 %tmp_113_cast

]]></Node>
<StgValue><ssdm name="empty_388"/></StgValue>
</operation>

<operation id="770" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc197.loopexit:22 %specloopname_ln281 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln281"/></StgValue>
</operation>

<operation id="771" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.inc197.loopexit:37 %shl_ln3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln278, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="772" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc197.loopexit:38 %br_ln296 = br i1 %empty, void %loop-memcpy-expansion120.preheader, void %for.inc194

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="773" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion120.preheader:0 %p_cast8 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln283_7, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="p_cast8"/></StgValue>
</operation>

<operation id="774" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="63">
<![CDATA[
loop-memcpy-expansion120.preheader:1 %p_cast8_cast = sext i63 %p_cast8

]]></Node>
<StgValue><ssdm name="p_cast8_cast"/></StgValue>
</operation>

<operation id="775" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
loop-memcpy-expansion120.preheader:2 %OUT1_addr = getelementptr i16 %OUT1, i64 %p_cast8_cast

]]></Node>
<StgValue><ssdm name="OUT1_addr"/></StgValue>
</operation>

<operation id="776" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion120.preheader:3 %empty_378 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %OUT1_addr, i32 %Out_Tc_Min_cast27

]]></Node>
<StgValue><ssdm name="empty_378"/></StgValue>
</operation>

<operation id="777" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion120.preheader:6 %p_cast = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln283_5, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="778" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="63">
<![CDATA[
loop-memcpy-expansion120.preheader:7 %p_cast13_cast = sext i63 %p_cast

]]></Node>
<StgValue><ssdm name="p_cast13_cast"/></StgValue>
</operation>

<operation id="779" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
loop-memcpy-expansion120.preheader:8 %OUT2_addr = getelementptr i16 %OUT2, i64 %p_cast13_cast

]]></Node>
<StgValue><ssdm name="OUT2_addr"/></StgValue>
</operation>

<operation id="780" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion120.preheader:9 %empty_380 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %OUT2_addr, i32 %Out_Tc_Min_cast27

]]></Node>
<StgValue><ssdm name="empty_380"/></StgValue>
</operation>

<operation id="781" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion120.preheader:12 %p_cast1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln283_3, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="782" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="63">
<![CDATA[
loop-memcpy-expansion120.preheader:13 %p_cast15_cast = sext i63 %p_cast1

]]></Node>
<StgValue><ssdm name="p_cast15_cast"/></StgValue>
</operation>

<operation id="783" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
loop-memcpy-expansion120.preheader:14 %OUT3_addr = getelementptr i16 %OUT3, i64 %p_cast15_cast

]]></Node>
<StgValue><ssdm name="OUT3_addr"/></StgValue>
</operation>

<operation id="784" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion120.preheader:15 %empty_382 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %OUT3_addr, i32 %Out_Tc_Min_cast27

]]></Node>
<StgValue><ssdm name="empty_382"/></StgValue>
</operation>

<operation id="785" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion120.preheader:18 %p_cast2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln283_1, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="p_cast2"/></StgValue>
</operation>

<operation id="786" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="63">
<![CDATA[
loop-memcpy-expansion120.preheader:19 %p_cast19_cast = sext i63 %p_cast2

]]></Node>
<StgValue><ssdm name="p_cast19_cast"/></StgValue>
</operation>

<operation id="787" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
loop-memcpy-expansion120.preheader:20 %OUT4_addr = getelementptr i16 %OUT4, i64 %p_cast19_cast

]]></Node>
<StgValue><ssdm name="OUT4_addr"/></StgValue>
</operation>

<operation id="788" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
loop-memcpy-expansion120.preheader:21 %empty_384 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %OUT4_addr, i32 %Out_Tc_Min_cast27

]]></Node>
<StgValue><ssdm name="empty_384"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="789" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="63" op_3_bw="9" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="34" op_13_bw="31" op_14_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:4 %call_ln283 = call void @Write_Output_F_Pipeline_1, i16 %OUT1, i63 %p_cast8, i9 %empty_388, i32 %output_buffer_0, i32 %output_buffer_4, i32 %output_buffer_8, i32 %output_buffer_12, i32 %output_buffer_16, i32 %output_buffer_20, i32 %output_buffer_24, i32 %output_buffer_28, i34 %shl_ln3, i31 %Out_Tc_Min

]]></Node>
<StgValue><ssdm name="call_ln283"/></StgValue>
</operation>

<operation id="790" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="63" op_3_bw="9" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="34" op_13_bw="31" op_14_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:10 %call_ln283 = call void @Write_Output_F_Pipeline_2, i16 %OUT2, i63 %p_cast, i9 %empty_388, i32 %output_buffer_1, i32 %output_buffer_5, i32 %output_buffer_9, i32 %output_buffer_13, i32 %output_buffer_17, i32 %output_buffer_21, i32 %output_buffer_25, i32 %output_buffer_29, i34 %shl_ln3, i31 %Out_Tc_Min

]]></Node>
<StgValue><ssdm name="call_ln283"/></StgValue>
</operation>

<operation id="791" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="63" op_3_bw="9" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="34" op_13_bw="31" op_14_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:16 %call_ln283 = call void @Write_Output_F_Pipeline_3, i16 %OUT3, i63 %p_cast1, i9 %empty_388, i32 %output_buffer_2, i32 %output_buffer_6, i32 %output_buffer_10, i32 %output_buffer_14, i32 %output_buffer_18, i32 %output_buffer_22, i32 %output_buffer_26, i32 %output_buffer_30, i34 %shl_ln3, i31 %Out_Tc_Min

]]></Node>
<StgValue><ssdm name="call_ln283"/></StgValue>
</operation>

<operation id="792" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="63" op_3_bw="9" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="34" op_13_bw="31" op_14_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:22 %call_ln283 = call void @Write_Output_F_Pipeline_4, i16 %OUT4, i63 %p_cast2, i9 %empty_388, i32 %output_buffer_3, i32 %output_buffer_7, i32 %output_buffer_11, i32 %output_buffer_15, i32 %output_buffer_19, i32 %output_buffer_23, i32 %output_buffer_27, i32 %output_buffer_31, i34 %shl_ln3, i31 %Out_Tc_Min

]]></Node>
<StgValue><ssdm name="call_ln283"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="793" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="63" op_3_bw="9" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="34" op_13_bw="31" op_14_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:4 %call_ln283 = call void @Write_Output_F_Pipeline_1, i16 %OUT1, i63 %p_cast8, i9 %empty_388, i32 %output_buffer_0, i32 %output_buffer_4, i32 %output_buffer_8, i32 %output_buffer_12, i32 %output_buffer_16, i32 %output_buffer_20, i32 %output_buffer_24, i32 %output_buffer_28, i34 %shl_ln3, i31 %Out_Tc_Min

]]></Node>
<StgValue><ssdm name="call_ln283"/></StgValue>
</operation>

<operation id="794" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="63" op_3_bw="9" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="34" op_13_bw="31" op_14_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:10 %call_ln283 = call void @Write_Output_F_Pipeline_2, i16 %OUT2, i63 %p_cast, i9 %empty_388, i32 %output_buffer_1, i32 %output_buffer_5, i32 %output_buffer_9, i32 %output_buffer_13, i32 %output_buffer_17, i32 %output_buffer_21, i32 %output_buffer_25, i32 %output_buffer_29, i34 %shl_ln3, i31 %Out_Tc_Min

]]></Node>
<StgValue><ssdm name="call_ln283"/></StgValue>
</operation>

<operation id="795" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="63" op_3_bw="9" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="34" op_13_bw="31" op_14_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:16 %call_ln283 = call void @Write_Output_F_Pipeline_3, i16 %OUT3, i63 %p_cast1, i9 %empty_388, i32 %output_buffer_2, i32 %output_buffer_6, i32 %output_buffer_10, i32 %output_buffer_14, i32 %output_buffer_18, i32 %output_buffer_22, i32 %output_buffer_26, i32 %output_buffer_30, i34 %shl_ln3, i31 %Out_Tc_Min

]]></Node>
<StgValue><ssdm name="call_ln283"/></StgValue>
</operation>

<operation id="796" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="63" op_3_bw="9" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="34" op_13_bw="31" op_14_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:22 %call_ln283 = call void @Write_Output_F_Pipeline_4, i16 %OUT4, i63 %p_cast2, i9 %empty_388, i32 %output_buffer_3, i32 %output_buffer_7, i32 %output_buffer_11, i32 %output_buffer_15, i32 %output_buffer_19, i32 %output_buffer_23, i32 %output_buffer_27, i32 %output_buffer_31, i34 %shl_ln3, i31 %Out_Tc_Min

]]></Node>
<StgValue><ssdm name="call_ln283"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="797" st_id="33" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:5 %empty_379 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT1_addr

]]></Node>
<StgValue><ssdm name="empty_379"/></StgValue>
</operation>

<operation id="798" st_id="33" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:11 %empty_381 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT2_addr

]]></Node>
<StgValue><ssdm name="empty_381"/></StgValue>
</operation>

<operation id="799" st_id="33" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:17 %empty_383 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT3_addr

]]></Node>
<StgValue><ssdm name="empty_383"/></StgValue>
</operation>

<operation id="800" st_id="33" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:23 %empty_385 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT4_addr

]]></Node>
<StgValue><ssdm name="empty_385"/></StgValue>
</operation>

<operation id="801" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="3" op_0_bw="32">
<![CDATA[
loop-memcpy-expansion120.preheader:24 %empty_386 = trunc i32 %select_ln278

]]></Node>
<StgValue><ssdm name="empty_386"/></StgValue>
</operation>

<operation id="802" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop-memcpy-expansion120.preheader:25 %empty_387 = xor i3 %empty_386, i3 4

]]></Node>
<StgValue><ssdm name="empty_387"/></StgValue>
</operation>

<operation id="803" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="3" op_11_bw="31" op_12_bw="0" op_13_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:26 %call_ln278 = call void @Write_Output_F_Pipeline_5, i9 %empty_388, i32 %output_buffer_0, i32 %output_buffer_4, i32 %output_buffer_8, i32 %output_buffer_12, i32 %output_buffer_16, i32 %output_buffer_20, i32 %output_buffer_24, i32 %output_buffer_28, i3 %empty_387, i31 %Out_Tc_Min

]]></Node>
<StgValue><ssdm name="call_ln278"/></StgValue>
</operation>

<operation id="804" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="3" op_11_bw="31" op_12_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:27 %call_ln278 = call void @Write_Output_F_Pipeline_6, i9 %empty_388, i32 %output_buffer_1, i32 %output_buffer_5, i32 %output_buffer_9, i32 %output_buffer_13, i32 %output_buffer_17, i32 %output_buffer_21, i32 %output_buffer_25, i32 %output_buffer_29, i3 %empty_387, i31 %Out_Tc_Min

]]></Node>
<StgValue><ssdm name="call_ln278"/></StgValue>
</operation>

<operation id="805" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="3" op_11_bw="31" op_12_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:28 %call_ln278 = call void @Write_Output_F_Pipeline_7, i9 %empty_388, i32 %output_buffer_2, i32 %output_buffer_6, i32 %output_buffer_10, i32 %output_buffer_14, i32 %output_buffer_18, i32 %output_buffer_22, i32 %output_buffer_26, i32 %output_buffer_30, i3 %empty_387, i31 %Out_Tc_Min

]]></Node>
<StgValue><ssdm name="call_ln278"/></StgValue>
</operation>

<operation id="806" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="3" op_11_bw="31" op_12_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:29 %call_ln278 = call void @Write_Output_F_Pipeline_8, i9 %empty_388, i32 %output_buffer_3, i32 %output_buffer_7, i32 %output_buffer_11, i32 %output_buffer_15, i32 %output_buffer_19, i32 %output_buffer_23, i32 %output_buffer_27, i32 %output_buffer_31, i3 %empty_387, i31 %Out_Tc_Min

]]></Node>
<StgValue><ssdm name="call_ln278"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="807" st_id="34" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:5 %empty_379 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT1_addr

]]></Node>
<StgValue><ssdm name="empty_379"/></StgValue>
</operation>

<operation id="808" st_id="34" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:11 %empty_381 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT2_addr

]]></Node>
<StgValue><ssdm name="empty_381"/></StgValue>
</operation>

<operation id="809" st_id="34" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:17 %empty_383 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT3_addr

]]></Node>
<StgValue><ssdm name="empty_383"/></StgValue>
</operation>

<operation id="810" st_id="34" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:23 %empty_385 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT4_addr

]]></Node>
<StgValue><ssdm name="empty_385"/></StgValue>
</operation>

<operation id="811" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="3" op_11_bw="31" op_12_bw="0" op_13_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:26 %call_ln278 = call void @Write_Output_F_Pipeline_5, i9 %empty_388, i32 %output_buffer_0, i32 %output_buffer_4, i32 %output_buffer_8, i32 %output_buffer_12, i32 %output_buffer_16, i32 %output_buffer_20, i32 %output_buffer_24, i32 %output_buffer_28, i3 %empty_387, i31 %Out_Tc_Min

]]></Node>
<StgValue><ssdm name="call_ln278"/></StgValue>
</operation>

<operation id="812" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="3" op_11_bw="31" op_12_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:27 %call_ln278 = call void @Write_Output_F_Pipeline_6, i9 %empty_388, i32 %output_buffer_1, i32 %output_buffer_5, i32 %output_buffer_9, i32 %output_buffer_13, i32 %output_buffer_17, i32 %output_buffer_21, i32 %output_buffer_25, i32 %output_buffer_29, i3 %empty_387, i31 %Out_Tc_Min

]]></Node>
<StgValue><ssdm name="call_ln278"/></StgValue>
</operation>

<operation id="813" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="3" op_11_bw="31" op_12_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:28 %call_ln278 = call void @Write_Output_F_Pipeline_7, i9 %empty_388, i32 %output_buffer_2, i32 %output_buffer_6, i32 %output_buffer_10, i32 %output_buffer_14, i32 %output_buffer_18, i32 %output_buffer_22, i32 %output_buffer_26, i32 %output_buffer_30, i3 %empty_387, i31 %Out_Tc_Min

]]></Node>
<StgValue><ssdm name="call_ln278"/></StgValue>
</operation>

<operation id="814" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="3" op_11_bw="31" op_12_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:29 %call_ln278 = call void @Write_Output_F_Pipeline_8, i9 %empty_388, i32 %output_buffer_3, i32 %output_buffer_7, i32 %output_buffer_11, i32 %output_buffer_15, i32 %output_buffer_19, i32 %output_buffer_23, i32 %output_buffer_27, i32 %output_buffer_31, i3 %empty_387, i31 %Out_Tc_Min

]]></Node>
<StgValue><ssdm name="call_ln278"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="815" st_id="35" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:5 %empty_379 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT1_addr

]]></Node>
<StgValue><ssdm name="empty_379"/></StgValue>
</operation>

<operation id="816" st_id="35" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:11 %empty_381 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT2_addr

]]></Node>
<StgValue><ssdm name="empty_381"/></StgValue>
</operation>

<operation id="817" st_id="35" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:17 %empty_383 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT3_addr

]]></Node>
<StgValue><ssdm name="empty_383"/></StgValue>
</operation>

<operation id="818" st_id="35" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:23 %empty_385 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT4_addr

]]></Node>
<StgValue><ssdm name="empty_385"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="819" st_id="36" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:5 %empty_379 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT1_addr

]]></Node>
<StgValue><ssdm name="empty_379"/></StgValue>
</operation>

<operation id="820" st_id="36" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:11 %empty_381 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT2_addr

]]></Node>
<StgValue><ssdm name="empty_381"/></StgValue>
</operation>

<operation id="821" st_id="36" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:17 %empty_383 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT3_addr

]]></Node>
<StgValue><ssdm name="empty_383"/></StgValue>
</operation>

<operation id="822" st_id="36" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:23 %empty_385 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT4_addr

]]></Node>
<StgValue><ssdm name="empty_385"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="823" st_id="37" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:5 %empty_379 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT1_addr

]]></Node>
<StgValue><ssdm name="empty_379"/></StgValue>
</operation>

<operation id="824" st_id="37" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:11 %empty_381 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT2_addr

]]></Node>
<StgValue><ssdm name="empty_381"/></StgValue>
</operation>

<operation id="825" st_id="37" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:17 %empty_383 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT3_addr

]]></Node>
<StgValue><ssdm name="empty_383"/></StgValue>
</operation>

<operation id="826" st_id="37" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:23 %empty_385 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT4_addr

]]></Node>
<StgValue><ssdm name="empty_385"/></StgValue>
</operation>

<operation id="827" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion120.preheader:30 %br_ln0 = br void %for.inc194

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="828" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc194:0 %add_ln281 = add i32 %select_ln278, i32 1

]]></Node>
<StgValue><ssdm name="add_ln281"/></StgValue>
</operation>

<operation id="829" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc194:1 %store_ln281 = store i64 %add_ln278_13, i64 %indvar_flatten9

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="830" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc194:2 %store_ln281 = store i5 %select_ln278_1, i5 %Out_Tr_tp

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="831" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc194:3 %store_ln281 = store i32 %add_ln281, i32 %Tm_Tp

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="832" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="0">
<![CDATA[
for.inc194:4 %br_ln281 = br void %for.body65

]]></Node>
<StgValue><ssdm name="br_ln281"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
