$date
	Sat Dec  6 19:25:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module even_parity_checker_tb $end
$var wire 1 ! error $end
$var reg 4 " data [3:0] $end
$var reg 1 # parity $end
$scope module dut $end
$var wire 4 $ data [3:0] $end
$var wire 1 # parity $end
$var wire 1 ! error $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
0#
b0 "
0!
$end
#1
1#
0!
b1 "
b1 $
#2
0#
0!
b11 "
b11 $
#3
b101 "
b101 $
#4
1!
1#
b110 "
b110 $
#5
0!
0#
b1111 "
b1111 $
#6
1!
1#
b1010 "
b1010 $
#7
0!
b1101 "
b1101 $
#8
