# Loading project projectArch
# Load canceled
# Compile of Fetch_module.vhd was successful.
# Compile of pipeline.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim work.pipeline
# vsim 
# Start time: 15:37:58 on Apr 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline(a_pipeline)
# Loading ieee.numeric_std(body)
# Loading work.intcircuit(circuitint)
# Loading work.counterint(behavioral)
# Loading work.my_ndff(a_my_ndff)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fetch(fetchh)
# Loading work.ram(syncrama)
# ** Warning: (vsim-3473) Component instance "pc : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# Loading work.mux2_1(mux2_1_a)
# ** Warning: (vsim-3473) Component instance "irr_buf : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# Loading work.controlunit(controlu)
# Loading work.irsignals(controlir)
# Loading work.rtcircuit(circuitrt)
# Loading work.counter(behavioral)
# Loading work.jmpoffset(offset)
# Loading work.my_dff(a_my_dff)
# Loading work.forwardingunit(forwardunit)
# Loading work.forwarddetect(forwarding)
# Loading work.comparing_component(comparing)
# Loading work.comparator(comparing)
# Loading work.r_type(srcdstrtype)
# Loading work.r_type_component(tobuff)
# Loading work.decode(my_decode)
# Loading work.my_dec8(a_my_dec8)
# Loading work.tristatebuff(a_tristatebuff)
# Loading work.my_ndff_fall(a_my_ndff_fall)
# Loading work.execute(execute_arch)
# Loading work.alu_with_flags(alu_with_flags_arch)
# Loading work.alu_integ(alu_integ_arch)
# Loading work.alu_parta(alu_parta_arch)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.alu_partb(alu_partb_arch)
# Loading work.alu_partc(alu_partc_arch)
# Loading work.alu_partmul(alu_partmul_arch)
# Loading work.mux_2x1_1_bit(mux_2x1_1_bit_a)
# Loading work.memory(memoryy)
# Loading work.my_ndff_sp(a_my_ndff_sp)
# Loading work.wb(my_wb)
# Loading work.mux4(my_mux4)
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(15 downto 13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(15 downto 13).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(12).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(11).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(10).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(9).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(5 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(5 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(2 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(2 downto 0).
mem save -o {/home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/FRam.mem} -f {} -wordsperline 1 /pipeline/f/ramm/ram
quit -sim
# Compile of ram.vhd failed with 1 errors.
# Compile of ram.vhd failed with 1 errors.
# Compile of ram.vhd failed with 1 errors.
# Compile of ram.vhd failed with 1 errors.
# Compile of ram.vhd failed with 1 errors.
# Compile of ram.vhd failed with 1 errors.
# Compile of ram.vhd failed with 1 errors.
# Compile of ram.vhd failed with 1 errors.
# Compile of ram.vhd was successful.
vsim work.pipeline
# vsim 
# Start time: 16:31:54 on Apr 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline(a_pipeline)
# Loading ieee.numeric_std(body)
# Loading work.intcircuit(circuitint)
# Loading work.counterint(behavioral)
# Loading work.my_ndff(a_my_ndff)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fetch(fetchh)
# Loading work.ram(syncrama)
# ** Warning: (vsim-3473) Component instance "pc : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# Loading work.mux2_1(mux2_1_a)
# ** Warning: (vsim-3473) Component instance "irr_buf : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# Loading work.controlunit(controlu)
# Loading work.irsignals(controlir)
# Loading work.rtcircuit(circuitrt)
# Loading work.counter(behavioral)
# Loading work.jmpoffset(offset)
# Loading work.my_dff(a_my_dff)
# Loading work.forwardingunit(forwardunit)
# Loading work.forwarddetect(forwarding)
# Loading work.comparing_component(comparing)
# Loading work.comparator(comparing)
# Loading work.r_type(srcdstrtype)
# Loading work.r_type_component(tobuff)
# Loading work.decode(my_decode)
# Loading work.my_dec8(a_my_dec8)
# Loading work.tristatebuff(a_tristatebuff)
# Loading work.my_ndff_fall(a_my_ndff_fall)
# Loading work.execute(execute_arch)
# Loading work.alu_with_flags(alu_with_flags_arch)
# Loading work.alu_integ(alu_integ_arch)
# Loading work.alu_parta(alu_parta_arch)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.alu_partb(alu_partb_arch)
# Loading work.alu_partc(alu_partc_arch)
# Loading work.alu_partmul(alu_partmul_arch)
# Loading work.mux_2x1_1_bit(mux_2x1_1_bit_a)
# Loading work.memory(memoryy)
# Loading work.my_ndff_sp(a_my_ndff_sp)
# Loading work.wb(my_wb)
# Loading work.mux4(my_mux4)
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(15 downto 13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(15 downto 13).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(12).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(11).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(10).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(9).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(5 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(5 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(2 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(2 downto 0).
mem load -filltype value -filldata {0110010000000001 } -fillradix symbolic /pipeline/f/ramm/ram(0)
mem load -filltype value -filldata {0000000000000100 } -fillradix symbolic /pipeline/f/ramm/ram(1)
mem load -filltype value -filldata {0110010000000000 } -fillradix symbolic /pipeline/f/ramm/ram(2)
mem load -filltype value -filldata {0000000000000111 } -fillradix symbolic /pipeline/f/ramm/ram(3)
mem load -filltype value -filldata {0010000000000001 } -fillradix symbolic /pipeline/f/ramm/ram(4)
mem save -o {/home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/FRam.mem} -f mti -data symbolic -addr hex -wordsperline 1 /pipeline/f/ramm/ram
mem save -o {/home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fmem.mem} -f mti -data symbolic -addr hex -wordsperline 1 /pipeline/M/mem/ram
quit -sim
# Compile of alu_integ.vhd was successful.
# Compile of alu_partA.vhd was successful with warnings.
# Compile of alu_partB.vhd was successful.
# Compile of alu_partC.vhd was successful.
# Compile of alu_partMul.vhd was successful.
# Compile of alu_with_flags.vhd was successful.
# Compile of circuitRT.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of comparing.vhd was successful.
# Compile of controlUnit.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of Decoder_8.vhd was successful.
# Compile of DFF.vhd was successful.
# Compile of execute_module.vhd was successful.
# Compile of Fetch_module.vhd was successful.
# Compile of forwardDetect.vhd was successful.
# Compile of forwardingUnit.vhd was successful.
# Compile of irControlSigs.vhd was successful.
# Compile of jmpOffset.vhd was successful.
# Compile of Memory_module.vhd was successful.
# Compile of mux2_1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of mux_2x1_1-bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of pipeline.vhd was successful.
# Compile of R_Type.vhd was successful.
# Compile of R_type_component.vhd was successful.
# Compile of ram.vhd was successful.
# Compile of register2.vhd was successful.
# Compile of register_falling.vhd was successful.
# Compile of register_rising.vhd was successful.
# Compile of sp_reg.vhd was successful.
# Compile of tristateBuff.vhd was successful.
# Compile of WB.vhd was successful.
# Compile of counterINT.vhd was successful.
# Compile of circuitINT.vhd was successful.
# 38 compiles, 0 failed with no errors.
vsim work.pipeline
# vsim 
# Start time: 16:55:56 on Apr 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline(a_pipeline)
# Loading ieee.numeric_std(body)
# Loading work.intcircuit(circuitint)
# Loading work.counterint(behavioral)
# Loading work.my_ndff(a_my_ndff)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fetch(fetchh)
# Loading work.ram(syncrama)
# ** Warning: (vsim-3473) Component instance "pc : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# Loading work.mux2_1(mux2_1_a)
# ** Warning: (vsim-3473) Component instance "irr_buf : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# Loading work.controlunit(controlu)
# Loading work.irsignals(controlir)
# Loading work.rtcircuit(circuitrt)
# Loading work.counter(behavioral)
# Loading work.jmpoffset(offset)
# Loading work.my_dff(a_my_dff)
# Loading work.forwardingunit(forwardunit)
# Loading work.forwarddetect(forwarding)
# Loading work.comparing_component(comparing)
# Loading work.comparator(comparing)
# Loading work.r_type(srcdstrtype)
# Loading work.r_type_component(tobuff)
# Loading work.decode(my_decode)
# Loading work.my_dec8(a_my_dec8)
# Loading work.tristatebuff(a_tristatebuff)
# Loading work.my_ndff_fall(a_my_ndff_fall)
# Loading work.execute(execute_arch)
# Loading work.alu_with_flags(alu_with_flags_arch)
# Loading work.alu_integ(alu_integ_arch)
# Loading work.alu_parta(alu_parta_arch)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.alu_partb(alu_partb_arch)
# Loading work.alu_partc(alu_partc_arch)
# Loading work.alu_partmul(alu_partmul_arch)
# Loading work.mux_2x1_1_bit(mux_2x1_1_bit_a)
# Loading work.memory(memoryy)
# Loading work.my_ndff_sp(a_my_ndff_sp)
# Loading work.wb(my_wb)
# Loading work.mux4(my_mux4)
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(15 downto 13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(15 downto 13).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(12).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(11).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(10).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(9).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(5 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(5 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(2 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(2 downto 0).
vsim work.pipeline(a_pipeline)
# vsim 
# Start time: 17:08:44 on Apr 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline(a_pipeline)
# Loading ieee.numeric_std(body)
# Loading work.intcircuit(circuitint)
# Loading work.counterint(behavioral)
# Loading work.my_ndff(a_my_ndff)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fetch(fetchh)
# Loading work.ram(syncrama)
# ** Warning: (vsim-3473) Component instance "pc : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# Loading work.mux2_1(mux2_1_a)
# ** Warning: (vsim-3473) Component instance "irr_buf : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# Loading work.controlunit(controlu)
# Loading work.irsignals(controlir)
# Loading work.rtcircuit(circuitrt)
# Loading work.counter(behavioral)
# Loading work.jmpoffset(offset)
# Loading work.my_dff(a_my_dff)
# Loading work.forwardingunit(forwardunit)
# Loading work.forwarddetect(forwarding)
# Loading work.comparing_component(comparing)
# Loading work.comparator(comparing)
# Loading work.r_type(srcdstrtype)
# Loading work.r_type_component(tobuff)
# Loading work.decode(my_decode)
# Loading work.my_dec8(a_my_dec8)
# Loading work.tristatebuff(a_tristatebuff)
# Loading work.my_ndff_fall(a_my_ndff_fall)
# Loading work.execute(execute_arch)
# Loading work.alu_with_flags(alu_with_flags_arch)
# Loading work.alu_integ(alu_integ_arch)
# Loading work.alu_parta(alu_parta_arch)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.alu_partb(alu_partb_arch)
# Loading work.alu_partc(alu_partc_arch)
# Loading work.alu_partmul(alu_partmul_arch)
# Loading work.mux_2x1_1_bit(mux_2x1_1_bit_a)
# Loading work.memory(memoryy)
# Loading work.my_ndff_sp(a_my_ndff_sp)
# Loading work.wb(my_wb)
# Loading work.mux4(my_mux4)
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(15 downto 13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(15 downto 13).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(12).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(11).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(10).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(9).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(5 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(5 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(2 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(2 downto 0).
vsim work.pipeline(a_pipeline)
# vsim 
# Start time: 17:08:59 on Apr 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline(a_pipeline)
# Loading ieee.numeric_std(body)
# Loading work.intcircuit(circuitint)
# Loading work.counterint(behavioral)
# Loading work.my_ndff(a_my_ndff)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fetch(fetchh)
# Loading work.ram(syncrama)
# ** Warning: (vsim-3473) Component instance "pc : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# Loading work.mux2_1(mux2_1_a)
# ** Warning: (vsim-3473) Component instance "irr_buf : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# Loading work.controlunit(controlu)
# Loading work.irsignals(controlir)
# Loading work.rtcircuit(circuitrt)
# Loading work.counter(behavioral)
# Loading work.jmpoffset(offset)
# Loading work.my_dff(a_my_dff)
# Loading work.forwardingunit(forwardunit)
# Loading work.forwarddetect(forwarding)
# Loading work.comparing_component(comparing)
# Loading work.comparator(comparing)
# Loading work.r_type(srcdstrtype)
# Loading work.r_type_component(tobuff)
# Loading work.decode(my_decode)
# Loading work.my_dec8(a_my_dec8)
# Loading work.tristatebuff(a_tristatebuff)
# Loading work.my_ndff_fall(a_my_ndff_fall)
# Loading work.execute(execute_arch)
# Loading work.alu_with_flags(alu_with_flags_arch)
# Loading work.alu_integ(alu_integ_arch)
# Loading work.alu_parta(alu_parta_arch)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.alu_partb(alu_partb_arch)
# Loading work.alu_partc(alu_partc_arch)
# Loading work.alu_partmul(alu_partmul_arch)
# Loading work.mux_2x1_1_bit(mux_2x1_1_bit_a)
# Loading work.memory(memoryy)
# Loading work.my_ndff_sp(a_my_ndff_sp)
# Loading work.wb(my_wb)
# Loading work.mux4(my_mux4)
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(15 downto 13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(15 downto 13).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(12).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(11).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(10).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(9).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(5 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(5 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(2 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(2 downto 0).
add wave -position end sim:/pipeline/*
mem load -i {/home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/FRam.mem} /pipeline/f/ramm/ram
force -freeze sim:/pipeline/Rst 1 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M/mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f/ramm
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /pipeline/E/alu_module
restart
# ** Warning: (vsim-3473) Component instance "pc : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# ** Warning: (vsim-3473) Component instance "irr_buf : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(15 downto 13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(15 downto 13).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(12).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(11).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(10).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(9).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(5 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(5 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(2 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(2 downto 0).
force -freeze sim:/pipeline/Clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/pipeline/Rst 1 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M/mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f/ramm
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 8  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 9  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 10  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 11  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 12  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 13  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 14  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 15  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 16  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 17  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 18  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 19  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 20  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 21  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 22  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 23  Instance: /pipeline/E/alu_module
force -freeze sim:/pipeline/Rst 0 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 2  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 3  Instance: /pipeline/E/alu_module
restart
# ** Warning: (vsim-3473) Component instance "pc : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# ** Warning: (vsim-3473) Component instance "irr_buf : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(15 downto 13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(15 downto 13).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(12).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(11).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(10).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(9).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(5 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(5 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(2 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(2 downto 0).
force -freeze sim:/pipeline/Clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/pipeline/Rst 1 0
force -freeze sim:/pipeline/INTERUPT 0 0
# Compile of register2.vhd was successful.
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M/mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f/ramm
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 8  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 9  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 10  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 11  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 12  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 13  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 14  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 15  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 16  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 17  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 18  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 19  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 20  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 21  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 22  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 23  Instance: /pipeline/E/alu_module
# Compile of alu_integ.vhd was successful.
# Compile of alu_partA.vhd was successful with warnings.
# Compile of alu_partB.vhd was successful.
# Compile of alu_partC.vhd was successful.
# Compile of alu_partMul.vhd was successful.
# Compile of alu_with_flags.vhd was successful.
# Compile of circuitRT.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of comparing.vhd was successful.
# Compile of controlUnit.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of Decoder_8.vhd was successful.
# Compile of DFF.vhd was successful.
# Compile of execute_module.vhd was successful.
# Compile of Fetch_module.vhd was successful.
# Compile of forwardDetect.vhd was successful.
# Compile of forwardingUnit.vhd was successful.
# Compile of irControlSigs.vhd failed with 1 errors.
# Compile of jmpOffset.vhd was successful.
# Compile of Memory_module.vhd was successful.
# Compile of mux2_1.vhd was successful.
# Compile of mux4.vhd was successful.
# Compile of mux_2x1_1-bit.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of pipeline.vhd was successful.
# Compile of R_Type.vhd was successful.
# Compile of R_type_component.vhd was successful.
# Compile of ram.vhd was successful.
# Compile of register2.vhd was successful.
# Compile of register_falling.vhd was successful.
# Compile of register_rising.vhd was successful.
# Compile of sp_reg.vhd was successful.
# Compile of tristateBuff.vhd was successful.
# Compile of WB.vhd was successful.
# Compile of counterINT.vhd was successful.
# Compile of circuitINT.vhd was successful.
# 38 compiles, 1 failed with 1 error.
# Compile of irControlSigs.vhd failed with 1 errors.
# Compile of irControlSigs.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of pipeline.vhd failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of execute_module.vhd was successful.
# Compile of pipeline.vhd failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of execute_module.vhd was successful.
run
# Compile of Memory_module.vhd was successful.
# Compile of Memory_module.vhd was successful.
# Compile of pipeline.vhd failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of pipeline.vhd failed with 1 errors.
# Compile of pipeline.vhd failed with 1 errors.
# Compile of pipeline.vhd failed with 1 errors.
# Compile of pipeline.vhd failed with 1 errors.
# Compile of pipeline.vhd failed with 1 errors.

# Compile of controlUnit.vhd was successful.
# Compile of pipeline.vhd failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of pipeline.vhd failed with 1 errors.
# Compile of pipeline.vhd failed with 1 errors.
# Compile of Memory_module.vhd was successful.
# Compile of controlUnit.vhd was successful.
# Compile of pipeline.vhd failed with 1 errors.
# Compile of pipeline.vhd failed with 1 errors.
# Compile of pipeline.vhd failed with 1 errors.
# Compile of pipeline.vhd failed with 1 errors.
# Compile of pipeline.vhd failed with 1 errors.
# Compile of pipeline.vhd failed with 1 errors.
# Compile of pipeline.vhd failed with 1 errors.
# Compile of pipeline.vhd failed with 1 errors.
# Compile of pipeline.vhd failed with 1 errors.
# Compile of execute_module.vhd was successful with warnings.
# Compile of execute_module.vhd was successful with warnings.
# Compile of pipeline.vhd was successful.
vsim work.pipeline
# vsim 
# Start time: 00:50:58 on May 01,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline(a_pipeline)
# Loading ieee.numeric_std(body)
# Loading work.intcircuit(circuitint)
# Loading work.counterint(behavioral)
# Loading work.my_ndff(a_my_ndff)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fetch(fetchh)
# Loading work.ram(syncrama)
# ** Warning: (vsim-3473) Component instance "pc : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# Loading work.mux2_1(mux2_1_a)
# ** Warning: (vsim-3473) Component instance "irr_buf : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# Loading work.controlunit(controlu)
# Loading work.irsignals(controlir)
# Loading work.rtcircuit(circuitrt)
# Loading work.counter(behavioral)
# Loading work.jmpoffset(offset)
# Loading work.my_dff(a_my_dff)
# Loading work.forwardingunit(forwardunit)
# Loading work.forwarddetect(forwarding)
# Loading work.comparing_component(comparing)
# Loading work.comparator(comparing)
# Loading work.r_type(srcdstrtype)
# Loading work.r_type_component(tobuff)
# Loading work.decode(my_decode)
# Loading work.my_dec8(a_my_dec8)
# Loading work.tristatebuff(a_tristatebuff)
# Loading work.my_ndff_fall(a_my_ndff_fall)
# Loading work.execute(execute_arch)
# Loading work.alu_with_flags(alu_with_flags_arch)
# Loading work.alu_integ(alu_integ_arch)
# Loading work.alu_parta(alu_parta_arch)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.alu_partb(alu_partb_arch)
# Loading work.alu_partc(alu_partc_arch)
# Loading work.alu_partmul(alu_partmul_arch)
# Loading work.mux_2x1_1_bit(mux_2x1_1_bit_a)
# Loading work.memory(memoryy)
# Loading work.my_ndff_sp(a_my_ndff_sp)
# Loading work.wb(my_wb)
# Loading work.mux4(my_mux4)
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(15 downto 13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(15 downto 13).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(12).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(11).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(10).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(9).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(5 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(5 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(2 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(2 downto 0).
mem load -i {/home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/FRam.mem} /pipeline/f/ramm/ram
mem load -i {/home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fmem.mem} /pipeline/M/mem/ram
add wave -position end sim:/pipeline/*
force -freeze sim:/pipeline/Clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/pipeline/Rst 1 0
force -freeze sim:/pipeline/INTERUPT 0 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M/mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f/ramm
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 8  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 9  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 10  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 11  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 12  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 13  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 14  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 15  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 16  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 17  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 18  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 19  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 20  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 21  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 22  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 23  Instance: /pipeline/E/alu_module
# Compile of forwardDetect.vhd failed with 2 errors.
# Compile of forwardingUnit.vhd was successful.
# 2 compiles, 1 failed with 2 errors.
# Compile of forwardDetect.vhd failed with 2 errors.
# Compile of forwardDetect.vhd failed with 1 errors.
# Compile of forwardDetect.vhd failed with 1 errors.
# Compile of forwardDetect.vhd was successful.
vsim work.pipeline
# vsim 
# Start time: 01:09:47 on May 01,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline(a_pipeline)
# Loading ieee.numeric_std(body)
# Loading work.intcircuit(circuitint)
# Loading work.counterint(behavioral)
# Loading work.my_ndff(a_my_ndff)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fetch(fetchh)
# Loading work.ram(syncrama)
# ** Warning: (vsim-3473) Component instance "pc : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# Loading work.mux2_1(mux2_1_a)
# ** Warning: (vsim-3473) Component instance "irr_buf : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# Loading work.controlunit(controlu)
# Loading work.irsignals(controlir)
# Loading work.rtcircuit(circuitrt)
# Loading work.counter(behavioral)
# Loading work.jmpoffset(offset)
# Loading work.my_dff(a_my_dff)
# Loading work.forwardingunit(forwardunit)
# ** Failure: (vsim-3817) Port "hardRst" of entity "forwardingunit" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/FU File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/forwardingUnit.vhd Line: 10
# Loading work.forwarddetect(forwarding)
# Loading work.comparing_component(comparing)
# Loading work.comparator(comparing)
# Loading work.r_type(srcdstrtype)
# Loading work.r_type_component(tobuff)
# Fatal error at /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/forwardingUnit.vhd line 10
#  while elaborating region: /pipeline/FU
# Load interrupted
# Error loading design
# Compile of pipeline.vhd was successful.
vsim work.pipeline
# vsim 
# Start time: 01:12:00 on May 01,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline(a_pipeline)
# Loading ieee.numeric_std(body)
# Loading work.intcircuit(circuitint)
# Loading work.counterint(behavioral)
# Loading work.my_ndff(a_my_ndff)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fetch(fetchh)
# Loading work.ram(syncrama)
# ** Warning: (vsim-3473) Component instance "pc : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# Loading work.mux2_1(mux2_1_a)
# ** Warning: (vsim-3473) Component instance "irr_buf : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# Loading work.controlunit(controlu)
# Loading work.irsignals(controlir)
# Loading work.rtcircuit(circuitrt)
# Loading work.counter(behavioral)
# Loading work.jmpoffset(offset)
# Loading work.my_dff(a_my_dff)
# Loading work.forwardingunit(forwardunit)
# Loading work.forwarddetect(forwarding)
# Loading work.comparing_component(comparing)
# Loading work.comparator(comparing)
# Loading work.r_type(srcdstrtype)
# Loading work.r_type_component(tobuff)
# Loading work.decode(my_decode)
# Loading work.my_dec8(a_my_dec8)
# Loading work.tristatebuff(a_tristatebuff)
# Loading work.my_ndff_fall(a_my_ndff_fall)
# Loading work.execute(execute_arch)
# Loading work.alu_with_flags(alu_with_flags_arch)
# Loading work.alu_integ(alu_integ_arch)
# Loading work.alu_parta(alu_parta_arch)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.alu_partb(alu_partb_arch)
# Loading work.alu_partc(alu_partc_arch)
# Loading work.alu_partmul(alu_partmul_arch)
# Loading work.mux_2x1_1_bit(mux_2x1_1_bit_a)
# Loading work.memory(memoryy)
# Loading work.my_ndff_sp(a_my_ndff_sp)
# Loading work.wb(my_wb)
# Loading work.mux4(my_mux4)
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(15 downto 13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(15 downto 13).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(12).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(11).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(10).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(9).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(5 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(5 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(2 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(2 downto 0).
vsim work.pipeline
# vsim 
# Start time: 01:12:44 on May 01,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline(a_pipeline)
# Loading ieee.numeric_std(body)
# Loading work.intcircuit(circuitint)
# Loading work.counterint(behavioral)
# Loading work.my_ndff(a_my_ndff)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fetch(fetchh)
# Loading work.ram(syncrama)
# ** Warning: (vsim-3473) Component instance "pc : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# Loading work.mux2_1(mux2_1_a)
# ** Warning: (vsim-3473) Component instance "irr_buf : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# Loading work.controlunit(controlu)
# Loading work.irsignals(controlir)
# Loading work.rtcircuit(circuitrt)
# Loading work.counter(behavioral)
# Loading work.jmpoffset(offset)
# Loading work.my_dff(a_my_dff)
# Loading work.forwardingunit(forwardunit)
# Loading work.forwarddetect(forwarding)
# Loading work.comparing_component(comparing)
# Loading work.comparator(comparing)
# Loading work.r_type(srcdstrtype)
# Loading work.r_type_component(tobuff)
# Loading work.decode(my_decode)
# Loading work.my_dec8(a_my_dec8)
# Loading work.tristatebuff(a_tristatebuff)
# Loading work.my_ndff_fall(a_my_ndff_fall)
# Loading work.execute(execute_arch)
# Loading work.alu_with_flags(alu_with_flags_arch)
# Loading work.alu_integ(alu_integ_arch)
# Loading work.alu_parta(alu_parta_arch)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.alu_partb(alu_partb_arch)
# Loading work.alu_partc(alu_partc_arch)
# Loading work.alu_partmul(alu_partmul_arch)
# Loading work.mux_2x1_1_bit(mux_2x1_1_bit_a)
# Loading work.memory(memoryy)
# Loading work.my_ndff_sp(a_my_ndff_sp)
# Loading work.wb(my_wb)
# Loading work.mux4(my_mux4)
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(15 downto 13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(15 downto 13).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(12).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(11).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(10).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(9).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(5 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(5 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(2 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(2 downto 0).
add wave -position end sim:/pipeline/*
force -freeze sim:/pipeline/Clk U 0
force -freeze sim:/pipeline/Rst 0 0, 1 {50 ps} -r 100
force -freeze sim:/pipeline/INTERUPT 0 0
force -freeze sim:/pipeline/Rst 1 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M/mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f/ramm
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /pipeline/E/alu_module
run
restart
# ** Warning: (vsim-3473) Component instance "pc : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# ** Warning: (vsim-3473) Component instance "irr_buf : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(15 downto 13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(15 downto 13).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(12).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(11).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(10).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(9).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(5 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(5 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(2 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(2 downto 0).
force -freeze sim:/pipeline/Clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/pipeline/Rst 1 0
force -freeze sim:/pipeline/INTERUPT 0 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M/mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f/ramm
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 8  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 9  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 10  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 11  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 12  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 13  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 14  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 15  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 16  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 17  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 18  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 19  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 20  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 21  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 22  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 23  Instance: /pipeline/E/alu_module
run
restart
# ** Warning: (vsim-3473) Component instance "pc : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# ** Warning: (vsim-3473) Component instance "irr_buf : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(15 downto 13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(15 downto 13).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(12).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(11).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(10).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(9).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(5 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(5 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(2 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(2 downto 0).
add wave -position end sim:/pipeline/FU/ForwardDetection/line__38/*
# (vish-4014) No objects found matching '/pipeline/FU/ForwardDetection/line__38/*'.
add wave -position end sim:/pipeline/FU/ForwardDetection/line__38/*
# (vish-4014) No objects found matching '/pipeline/FU/ForwardDetection/line__38/*'.
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M/mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f/ramm
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /pipeline/E/alu_module
force -freeze sim:/pipeline/Clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/pipeline/Rst 1 0
force -freeze sim:/pipeline/INTERUPT 0 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 2  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 1  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 1  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 8  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 9  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 10  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 11  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 12  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 13  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 14  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 15  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 16  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 17  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 18  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 19  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 20  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 21  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 22  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 23  Instance: /pipeline/E/alu_module
vcom -work work -2002 -explicit {/home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/pipeline.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 01:36:30 on May 01,2018
# vcom -reportprogress 300 -work work -2002 -explicit /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/pipeline.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipeline
# -- Compiling architecture a_pipeline of pipeline
# End time: 01:36:30 on May 01,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of forwardDetect.vhd was successful.
vsim work.pipeline
# vsim 
# Start time: 01:36:40 on May 01,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline(a_pipeline)
# Loading ieee.numeric_std(body)
# Loading work.intcircuit(circuitint)
# Loading work.counterint(behavioral)
# Loading work.my_ndff(a_my_ndff)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fetch(fetchh)
# Loading work.ram(syncrama)
# ** Warning: (vsim-3473) Component instance "pc : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# Loading work.mux2_1(mux2_1_a)
# ** Warning: (vsim-3473) Component instance "irr_buf : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# Loading work.controlunit(controlu)
# Loading work.irsignals(controlir)
# Loading work.rtcircuit(circuitrt)
# Loading work.counter(behavioral)
# Loading work.jmpoffset(offset)
# Loading work.my_dff(a_my_dff)
# Loading work.forwardingunit(forwardunit)
# Loading work.forwarddetect(forwarding)
# Loading work.comparing_component(comparing)
# Loading work.comparator(comparing)
# Loading work.r_type(srcdstrtype)
# Loading work.r_type_component(tobuff)
# Loading work.decode(my_decode)
# Loading work.my_dec8(a_my_dec8)
# Loading work.tristatebuff(a_tristatebuff)
# Loading work.my_ndff_fall(a_my_ndff_fall)
# Loading work.execute(execute_arch)
# Loading work.alu_with_flags(alu_with_flags_arch)
# Loading work.alu_integ(alu_integ_arch)
# Loading work.alu_parta(alu_parta_arch)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.alu_partb(alu_partb_arch)
# Loading work.alu_partc(alu_partc_arch)
# Loading work.alu_partmul(alu_partmul_arch)
# Loading work.mux_2x1_1_bit(mux_2x1_1_bit_a)
# Loading work.memory(memoryy)
# Loading work.my_ndff_sp(a_my_ndff_sp)
# Loading work.wb(my_wb)
# Loading work.mux4(my_mux4)
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(15 downto 13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(15 downto 13).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(12).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(11).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(10).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(9).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(5 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(5 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(2 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(2 downto 0).
add wave -position end sim:/pipeline/*
noforce sim:/pipeline/Clk
force -freeze sim:/pipeline/Clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/pipeline/Rst 1 0
force -freeze sim:/pipeline/INTERUPT 0 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M/mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f/ramm
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 8  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 9  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 10  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 11  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 12  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 13  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 14  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 15  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 16  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 17  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 18  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 19  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 20  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 21  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 22  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 23  Instance: /pipeline/E/alu_module
# Compile of forwardingUnit.vhd was successful.
# Compile of forwardDetect.vhd was successful.
# Compile of pipeline.vhd failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of pipeline.vhd was successful.
vsim work.pipeline
# vsim 
# Start time: 02:20:17 on May 01,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline(a_pipeline)
# Loading ieee.numeric_std(body)
# Loading work.intcircuit(circuitint)
# Loading work.counterint(behavioral)
# Loading work.my_ndff(a_my_ndff)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fetch(fetchh)
# Loading work.ram(syncrama)
# ** Warning: (vsim-3473) Component instance "pc : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# Loading work.mux2_1(mux2_1_a)
# ** Warning: (vsim-3473) Component instance "irr_buf : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# Loading work.controlunit(controlu)
# Loading work.irsignals(controlir)
# Loading work.rtcircuit(circuitrt)
# Loading work.counter(behavioral)
# Loading work.jmpoffset(offset)
# Loading work.my_dff(a_my_dff)
# Loading work.forwardingunit(forwardunit)
# Loading work.forwarddetect(forwarding)
# Loading work.comparing_component(comparing)
# Loading work.comparator(comparing)
# Loading work.r_type(srcdstrtype)
# Loading work.r_type_component(tobuff)
# Loading work.decode(my_decode)
# Loading work.my_dec8(a_my_dec8)
# Loading work.tristatebuff(a_tristatebuff)
# Loading work.my_ndff_fall(a_my_ndff_fall)
# Loading work.execute(execute_arch)
# Loading work.alu_with_flags(alu_with_flags_arch)
# Loading work.alu_integ(alu_integ_arch)
# Loading work.alu_parta(alu_parta_arch)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.alu_partb(alu_partb_arch)
# Loading work.alu_partc(alu_partc_arch)
# Loading work.alu_partmul(alu_partmul_arch)
# Loading work.mux_2x1_1_bit(mux_2x1_1_bit_a)
# Loading work.memory(memoryy)
# Loading work.my_ndff_sp(a_my_ndff_sp)
# Loading work.wb(my_wb)
# Loading work.mux4(my_mux4)
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(15 downto 13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(15 downto 13).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(12).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(11).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(10).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(9).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(5 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(5 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(2 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(2 downto 0).
add wave -position end sim:/pipeline/*
force -freeze sim:/pipeline/Clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/pipeline/Rst 1 0
force -freeze sim:/pipeline/INTERUPT 0 0


run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M/mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f/ramm
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 8  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 9  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 10  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 11  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 12  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 13  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 14  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 15  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 16  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 17  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 18  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 19  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 20  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 21  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 22  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 23  Instance: /pipeline/E/alu_module
# Compile of Decode.vhd failed with 1 errors.
# Compile of Decode.vhd was successful.
vsim work.pipeline
# vsim 
# Start time: 02:41:46 on May 01,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline(a_pipeline)
# Loading ieee.numeric_std(body)
# Loading work.intcircuit(circuitint)
# Loading work.counterint(behavioral)
# Loading work.my_ndff(a_my_ndff)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fetch(fetchh)
# Loading work.ram(syncrama)
# ** Warning: (vsim-3473) Component instance "pc : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# Loading work.mux2_1(mux2_1_a)
# ** Warning: (vsim-3473) Component instance "irr_buf : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# Loading work.controlunit(controlu)
# Loading work.irsignals(controlir)
# Loading work.rtcircuit(circuitrt)
# Loading work.counter(behavioral)
# Loading work.jmpoffset(offset)
# Loading work.my_dff(a_my_dff)
# Loading work.forwardingunit(forwardunit)
# Loading work.forwarddetect(forwarding)
# Loading work.comparing_component(comparing)
# Loading work.comparator(comparing)
# Loading work.r_type(srcdstrtype)
# Loading work.r_type_component(tobuff)
# Loading work.decode(my_decode)
# Loading work.my_dec8(a_my_dec8)
# Loading work.tristatebuff(a_tristatebuff)
# Loading work.my_ndff_fall(a_my_ndff_fall)
# Loading work.execute(execute_arch)
# Loading work.alu_with_flags(alu_with_flags_arch)
# Loading work.alu_integ(alu_integ_arch)
# Loading work.alu_parta(alu_parta_arch)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.alu_partb(alu_partb_arch)
# Loading work.alu_partc(alu_partc_arch)
# Loading work.alu_partmul(alu_partmul_arch)
# Loading work.mux_2x1_1_bit(mux_2x1_1_bit_a)
# Loading work.memory(memoryy)
# Loading work.my_ndff_sp(a_my_ndff_sp)
# Loading work.wb(my_wb)
# Loading work.mux4(my_mux4)
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(15 downto 13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(15 downto 13).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(12).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(11).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(10).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(9).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(5 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(5 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(2 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(2 downto 0).
add wave -position end sim:/pipeline/*
force -freeze sim:/pipeline/Clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/pipeline/Rst 1 0
force -freeze sim:/pipeline/INTERUPT 0 0


run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M/mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f/ramm
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 8  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 9  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 10  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 11  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 12  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 13  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 14  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 15  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 16  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 17  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 18  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 19  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 20  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 21  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 22  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 23  Instance: /pipeline/E/alu_module
force -freeze sim:/pipeline/Rst 0 0
mem load -i {/home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/FRam.mem} /pipeline/f/ramm/ram
mem load -i {/home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fmem.mem} /pipeline/M/mem/ram
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 100 ps  Iteration: 25  Instance: /pipeline/f/ramm
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 2  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 3  Instance: /pipeline/E/alu_module
add wave -position end sim:/pipeline/f/pc_mux1/*
add wave -position end sim:/pipeline/f/pc_mux1/*
add wave -position end sim:/pipeline/f/pc_mux2/*
add wave -position end sim:/pipeline/*
run
run
# Compile of pipeline.vhd was successful.
vsim work.pipeline
# vsim 
# Start time: 03:34:27 on May 01,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pipeline(a_pipeline)
# Loading ieee.numeric_std(body)
# Loading work.intcircuit(circuitint)
# Loading work.counterint(behavioral)
# Loading work.my_ndff(a_my_ndff)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fetch(fetchh)
# Loading work.ram(syncrama)
# ** Warning: (vsim-3473) Component instance "pc : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# Loading work.mux2_1(mux2_1_a)
# ** Warning: (vsim-3473) Component instance "irr_buf : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# Loading work.controlunit(controlu)
# Loading work.irsignals(controlir)
# Loading work.rtcircuit(circuitrt)
# Loading work.counter(behavioral)
# Loading work.jmpoffset(offset)
# Loading work.my_dff(a_my_dff)
# Loading work.forwardingunit(forwardunit)
# Loading work.forwarddetect(forwarding)
# Loading work.comparing_component(comparing)
# Loading work.comparator(comparing)
# Loading work.r_type(srcdstrtype)
# Loading work.r_type_component(tobuff)
# Loading work.decode(my_decode)
# Loading work.my_dec8(a_my_dec8)
# Loading work.tristatebuff(a_tristatebuff)
# Loading work.my_ndff_fall(a_my_ndff_fall)
# Loading work.execute(execute_arch)
# Loading work.alu_with_flags(alu_with_flags_arch)
# Loading work.alu_integ(alu_integ_arch)
# Loading work.alu_parta(alu_parta_arch)
# Loading work.my_nadder(a_my_nadder)
# Loading work.my_adder(a_my_adder)
# Loading work.alu_partb(alu_partb_arch)
# Loading work.alu_partc(alu_partc_arch)
# Loading work.alu_partmul(alu_partmul_arch)
# Loading work.mux_2x1_1_bit(mux_2x1_1_bit_a)
# Loading work.memory(memoryy)
# Loading work.my_ndff_sp(a_my_ndff_sp)
# Loading work.wb(my_wb)
# Loading work.mux4(my_mux4)
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(15 downto 13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(15 downto 13).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(12).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(11).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(10).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(9).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(5 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(5 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(2 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(2 downto 0).
add wave -position end sim:/pipeline/*
add wave -position end sim:/pipeline/*
force -freeze sim:/pipeline/Rst 0 0
mem load -i {/home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/FRam.mem} /pipeline/f/ramm/ram
mem load -i {/home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fmem.mem} /pipeline/M/mem/ram
force -freeze sim:/pipeline/Clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/pipeline/Rst 1 0
force -freeze sim:/pipeline/INTERUPT 0 0


run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M/mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f/ramm
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 8  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 9  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 10  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 11  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 12  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 13  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 14  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 15  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 16  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 17  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 18  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 19  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 20  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 21  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 22  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 23  Instance: /pipeline/E/alu_module
force -freeze sim:/pipeline/Rst 0 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 2  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 3  Instance: /pipeline/E/alu_module
run
restart
# ** Warning: (vsim-3473) Component instance "pc : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# ** Warning: (vsim-3473) Component instance "irr_buf : my_nDFF2" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f File: /home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fetch_module.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(15 downto 13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(15 downto 13).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(12).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(11).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(10).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(9).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(8 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(8 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(5 downto 3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(5 downto 3).
# ** Warning: (vsim-8684) No drivers exist on out port /pipeline/f/ir_buf(2 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /pipeline/ir_buf_ID_IF_sig(2 downto 0).
add wave -position end sim:/pipeline/f/*
force -freeze sim:/pipeline/Rst 0 0
mem load -i {/home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/FRam.mem} /pipeline/f/ramm/ram
mem load -i {/home/fatema/Desktop/College/Third year/Second Term/Arch/Pipelined_Microprocessor/Fmem.mem} /pipeline/M/mem/ram
force -freeze sim:/pipeline/Clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/pipeline/Rst 1 0
force -freeze sim:/pipeline/INTERUPT 0 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/M/mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/E/alu_module/alu0/u2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /pipeline/f/ramm
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 1  Instance: /pipeline/E/alu_module/alu0/u3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 8  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 9  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 10  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 11  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 12  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 13  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 14  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 15  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 16  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 17  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 18  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 19  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 20  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 21  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 22  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 100 ps  Iteration: 23  Instance: /pipeline/E/alu_module

force -freeze sim:/pipeline/Rst 0 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 2  Instance: /pipeline/E/alu_module
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 ps  Iteration: 3  Instance: /pipeline/E/alu_module
run
# Break key hit
# End time: 04:08:06 on May 01,2018, Elapsed time: 0:33:39
# Errors: 0, Warnings: 92
