# Sync FIFO
这是一个具有汉明码错误检测与矫正功能，并且具有8通道动态仲裁的读出，以及APB3协议控制的同步FIFO的HDL设计、Systemverilog验证的项目。旨在通过完善的设计、验证流程熟悉IC前端设计。是上海交通大学蒋剑飞老师课程SystemVerilog电路设计与验证(EST8703-039-M01)的LAB内容。更详细的文档请见DOC部分。

This is a sync FIFO with hanming code error dectecion and correction, 8-channel dynamic priority readout arbiter, APB3 control, which is a complete flow from HDL design to systemverilog verification. With this project, a complete flow is helpful to have a better understanding to IC front-end design. This project is the LAB of the course "SystemVerilog-Circuit Design and Verification" from Shanghai Jiao Tong University, Prof. Jiang Jianfei. More details please see the documents in DOC folder.

![Sync FIFO Architecture](https://github.com/YunTing-k/SyncFIFO/blob/master/DOC/img/img1.png?raw=true)

![SystemVerilog Verification Architecture](https://github.com/YunTing-k/SyncFIFO/blob/master/DOC/img/img2.png?raw=true)
