
---------- Begin Simulation Statistics ----------
final_tick                               144826228000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 224159                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714348                       # Number of bytes of host memory used
host_op_rate                                   224166                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   446.11                       # Real time elapsed on the host
host_tick_rate                              324640654                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003446                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.144826                       # Number of seconds simulated
sim_ticks                                144826228000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003446                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.448262                       # CPI: cycles per instruction
system.cpu.discardedOps                         21227                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        31676211                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.690483                       # IPC: instructions per cycle
system.cpu.numCycles                        144826228                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49995246     49.99%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                5      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               36892277     36.89%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13115831     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003446                       # Class of committed instruction
system.cpu.tickCycles                       113150017                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        88916                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        182036                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           26                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        92916                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          101                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       186059                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            102                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  606654                       # Number of BP lookups
system.cpu.branchPred.condPredicted            604535                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               830                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               602380                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  601191                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.802616                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     567                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             380                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                171                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              209                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          110                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     48609094                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         48609094                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     48609137                       # number of overall hits
system.cpu.dcache.overall_hits::total        48609137                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       185997                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         185997                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       186006                       # number of overall misses
system.cpu.dcache.overall_misses::total        186006                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  46147951000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  46147951000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  46147951000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  46147951000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48795091                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48795091                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48795143                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48795143                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003812                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003812                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003812                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003812                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 248111.265235                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 248111.265235                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 248099.260239                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 248099.260239                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        92857                       # number of writebacks
system.cpu.dcache.writebacks::total             92857                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        92977                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        92977                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        92977                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        92977                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        93020                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        93020                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        93024                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        93024                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21993315000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21993315000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21994122000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21994122000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001906                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001906                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001906                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001906                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 236436.411524                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 236436.411524                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 236434.920021                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 236434.920021                       # average overall mshr miss latency
system.cpu.dcache.replacements                  92896                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35702574                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35702574                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           48                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            48                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6293000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6293000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35702622                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35702622                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 131104.166667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 131104.166667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           42                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4889000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4889000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 116404.761905                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 116404.761905                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12906520                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12906520                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       185949                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       185949                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  46141658000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  46141658000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13092469                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13092469                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014203                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014203                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 248141.468897                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 248141.468897                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        92971                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        92971                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        92978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        92978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  21988426000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21988426000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007102                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007102                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 236490.632193                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 236490.632193                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           43                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            43                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.173077                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.173077                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       807000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       807000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       201750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       201750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 144826228000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.937436                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48702189                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             93024                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            523.544343                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            479000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.937436                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999511                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999511                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         390454392                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        390454392                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 144826228000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 144826228000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 144826228000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49670526                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           37092623                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13161133                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      2451723                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2451723                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2451723                       # number of overall hits
system.cpu.icache.overall_hits::total         2451723                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          120                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            120                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          120                       # number of overall misses
system.cpu.icache.overall_misses::total           120                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     22118000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     22118000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     22118000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     22118000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2451843                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2451843                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2451843                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2451843                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000049                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000049                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 184316.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 184316.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 184316.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 184316.666667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           19                       # number of writebacks
system.cpu.icache.writebacks::total                19                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          120                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          120                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          120                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          120                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     21878000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     21878000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     21878000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     21878000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000049                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000049                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000049                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000049                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 182316.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 182316.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 182316.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 182316.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                     19                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2451723                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2451723                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          120                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           120                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     22118000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     22118000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2451843                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2451843                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000049                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 184316.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 184316.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          120                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          120                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     21878000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     21878000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 182316.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 182316.666667                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 144826228000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           100.986724                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2451843                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               120                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          20432.025000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            183000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   100.986724                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.788959                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.788959                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          101                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19614864                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19614864                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 144826228000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 144826228000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 144826228000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 144826228000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000000                       # Number of Instructions committed
system.cpu.thread0.numOps                   100003446                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    7                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   22                       # number of demand (read+write) hits
system.l2.demand_hits::total                       29                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   7                       # number of overall hits
system.l2.overall_hits::.cpu.data                  22                       # number of overall hits
system.l2.overall_hits::total                      29                       # number of overall hits
system.l2.demand_misses::.cpu.inst                113                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              93002                       # number of demand (read+write) misses
system.l2.demand_misses::total                  93115                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               113                       # number of overall misses
system.l2.overall_misses::.cpu.data             93002                       # number of overall misses
system.l2.overall_misses::total                 93115                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     21247000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  21714283000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21735530000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     21247000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  21714283000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21735530000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              120                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            93024                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                93144                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             120                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           93024                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               93144                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.941667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999764                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999689                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.941667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999764                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999689                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 188026.548673                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 233481.892863                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 233426.730387                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 188026.548673                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 233481.892863                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 233426.730387                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               88887                       # number of writebacks
system.l2.writebacks::total                     88887                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           113                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         93001                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             93114                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          113                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        93001                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            93114                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     18987000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  19854093000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19873080000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     18987000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  19854093000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19873080000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.941667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999753                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999678                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.941667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999753                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999678                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 168026.548673                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 213482.575456                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 213427.411560                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 168026.548673                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 213482.575456                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 213427.411560                       # average overall mshr miss latency
system.l2.replacements                          89018                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        92857                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            92857                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        92857                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        92857                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           16                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               16                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           16                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           16                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data           92978                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               92978                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  21709492000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21709492000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         92978                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92978                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 233490.632193                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 233490.632193                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        92978                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          92978                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  19849932000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19849932000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 213490.632193                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 213490.632193                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          113                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              113                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     21247000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     21247000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          120                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            120                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.941667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.941667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 188026.548673                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 188026.548673                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          113                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          113                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     18987000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     18987000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.941667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.941667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 168026.548673                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 168026.548673                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            22                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                22                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           24                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              24                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      4791000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      4791000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           46                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            46                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.521739                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.521739                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data       199625                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total       199625                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           23                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           23                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      4161000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      4161000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 180913.043478                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 180913.043478                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 144826228000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4010.576794                       # Cycle average of tags in use
system.l2.tags.total_refs                      186032                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     93114                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.997895                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    162000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         4.819540                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4005.757254                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.001177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.977968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979145                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          578                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3453                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3069642                       # Number of tag accesses
system.l2.tags.data_accesses                  3069642                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 144826228000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1422192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1488016.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000022036750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        44442                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        44443                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1707863                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1377709                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       93114                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      88887                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1489824                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1422192                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      16.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      37.31                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         6                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1489824                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::9                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::10                    0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1422192                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::9                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::10                   0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   93099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   93100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   93100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   93100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   93100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   93101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   93103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   93103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   93103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   93103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  93103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  93103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  93104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  93104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  93104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  93104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     10                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  44443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  44443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  44443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  44443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  44443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  44443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  44443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  44443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  44443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  44443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  44443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  44443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  44443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  44443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  44443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  44443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  44443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  44443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  44443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  44443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  44443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  44443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  44443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  44443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  44443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  44443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  44443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  44443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  44443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  44443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  44443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        44443                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.522129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.009683                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    319.370550                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        44442    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         44443                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        44442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      32.000023                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     32.000022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.004744                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32            44441    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         44442                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95348736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             91020288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    658.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    628.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  144826185000                       # Total gap between requests
system.mem_ctrls.avgGap                     795743.90                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       115712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95233024                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     91017728                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 798971.302352775470                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 657567522.921331644058                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 628461634.725444912910                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1808                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1488016                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1422192                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    140740000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 177288114500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3358797001500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     77842.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data    119143.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2361704.33                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       115712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95233024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95348736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       115712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       115712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     91020288                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     91020288                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          113                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        93001                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          93114                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        88887                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         88887                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       798971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    657567523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        658366494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       798971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       798971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    628479311                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       628479311                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    628479311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       798971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    657567523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1286845805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1489824                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1422152                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        93168                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        93040                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        93216                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        93136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        93200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        93152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        93184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        93136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        93136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        93104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        93120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        93088                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        93152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        92960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        92960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        93072                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        88864                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        88896                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        88864                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        88912                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        88960                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        88960                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        88960                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        88929                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        88839                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        88832                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        88832                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        88832                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        88832                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        88832                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        88864                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        88944                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            149494654500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            7449120000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       177428854500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               100343.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          119093.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1387413                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1322154                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            93.13                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.97                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       202407                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   920.744757                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   796.931663                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   274.356730                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        13058      6.45%      6.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7035      3.48%      9.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          317      0.16%     10.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          317      0.16%     10.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         7034      3.48%     13.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        13057      6.45%     20.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       161589     79.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       202407                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              95348736                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           91017728                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              658.366494                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              628.461635                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   10.05                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               4.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               93.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 144826228000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       722896440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       384224775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     5320956480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3713220900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11432304000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  20160762060                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  38635788000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   80370152655                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   554.941973                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  99490849250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4836000000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  40499378750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       722303820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       383909790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     5316386880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3710386440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 11432304000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  20147155590                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  38647246080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   80359692600                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   554.869748                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  99521409000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4836000000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  40468819000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 144826228000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                136                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        88887                       # Transaction distribution
system.membus.trans_dist::CleanEvict               29                       # Transaction distribution
system.membus.trans_dist::ReadExReq             92978                       # Transaction distribution
system.membus.trans_dist::ReadExResp            92978                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           136                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       275144                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 275144                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    186369024                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               186369024                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             93120                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   93120    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               93120                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 144826228000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          5870807000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6098772000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               166                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       181744                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           19                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             170                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92978                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92978                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           120                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           46                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          259                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       278944                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                279203                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       142336                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    190342144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              190484480                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           89018                       # Total snoops (count)
system.tol2bus.snoopTraffic                  91020288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           182162                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000714                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026910                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 182033     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    128      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             182162                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 144826228000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3158091000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3960000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3069792999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
