#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1215490 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12093c0 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x11c7c00 .functor NOT 1, L_0x124e340, C4<0>, C4<0>, C4<0>;
L_0x124d500 .functor XOR 8, L_0x124dad0, L_0x124dfb0, C4<00000000>, C4<00000000>;
L_0x124e230 .functor XOR 8, L_0x124d500, L_0x124e140, C4<00000000>, C4<00000000>;
v0x124a240_0 .net "B3_next_dut", 0 0, v0x1249490_0;  1 drivers
v0x124a300_0 .net "B3_next_ref", 0 0, L_0x124b960;  1 drivers
v0x124a3a0_0 .net "Count_next_dut", 0 0, v0x1249570_0;  1 drivers
v0x124a440_0 .net "Count_next_ref", 0 0, L_0x124cb90;  1 drivers
v0x124a4e0_0 .net "S1_next_dut", 0 0, v0x1249630_0;  1 drivers
v0x124a5d0_0 .net "S1_next_ref", 0 0, L_0x124c710;  1 drivers
v0x124a6a0_0 .net "S_next_dut", 0 0, v0x1249700_0;  1 drivers
v0x124a770_0 .net "S_next_ref", 0 0, L_0x124c4c0;  1 drivers
v0x124a840_0 .net "Wait_next_dut", 0 0, v0x12497c0_0;  1 drivers
v0x124a9a0_0 .net "Wait_next_ref", 0 0, L_0x124d120;  1 drivers
v0x124aa70_0 .net *"_ivl_10", 7 0, L_0x124e140;  1 drivers
v0x124ab10_0 .net *"_ivl_12", 7 0, L_0x124e230;  1 drivers
v0x124abb0_0 .net *"_ivl_2", 7 0, L_0x124d9e0;  1 drivers
v0x124ac50_0 .net *"_ivl_4", 7 0, L_0x124dad0;  1 drivers
v0x124acf0_0 .net *"_ivl_6", 7 0, L_0x124dfb0;  1 drivers
v0x124ad90_0 .net *"_ivl_8", 7 0, L_0x124d500;  1 drivers
v0x124ae50_0 .net "ack", 0 0, v0x1248a50_0;  1 drivers
v0x124aef0_0 .var "clk", 0 0;
v0x124afc0_0 .net "counting_dut", 0 0, v0x12499c0_0;  1 drivers
v0x124b090_0 .net "counting_ref", 0 0, L_0x124d410;  1 drivers
v0x124b160_0 .net "d", 0 0, v0x1248bb0_0;  1 drivers
v0x124b200_0 .net "done_counting", 0 0, v0x1248c50_0;  1 drivers
v0x124b2a0_0 .net "done_dut", 0 0, v0x1249b70_0;  1 drivers
v0x124b370_0 .net "done_ref", 0 0, L_0x124d320;  1 drivers
v0x124b440_0 .net "shift_ena_dut", 0 0, v0x1249cd0_0;  1 drivers
v0x124b510_0 .net "shift_ena_ref", 0 0, L_0x124d820;  1 drivers
v0x124b5e0_0 .net "state", 9 0, v0x1248eb0_0;  1 drivers
v0x124b680_0 .var/2u "stats1", 607 0;
v0x124b720_0 .var/2u "strobe", 0 0;
v0x124b7c0_0 .net "tb_match", 0 0, L_0x124e340;  1 drivers
v0x124b890_0 .net "tb_mismatch", 0 0, L_0x11c7c00;  1 drivers
LS_0x124d9e0_0_0 .concat [ 1 1 1 1], L_0x124d820, L_0x124d410, L_0x124d320, L_0x124d120;
LS_0x124d9e0_0_4 .concat [ 1 1 1 1], L_0x124cb90, L_0x124c710, L_0x124c4c0, L_0x124b960;
L_0x124d9e0 .concat [ 4 4 0 0], LS_0x124d9e0_0_0, LS_0x124d9e0_0_4;
LS_0x124dad0_0_0 .concat [ 1 1 1 1], L_0x124d820, L_0x124d410, L_0x124d320, L_0x124d120;
LS_0x124dad0_0_4 .concat [ 1 1 1 1], L_0x124cb90, L_0x124c710, L_0x124c4c0, L_0x124b960;
L_0x124dad0 .concat [ 4 4 0 0], LS_0x124dad0_0_0, LS_0x124dad0_0_4;
LS_0x124dfb0_0_0 .concat [ 1 1 1 1], v0x1249cd0_0, v0x12499c0_0, v0x1249b70_0, v0x12497c0_0;
LS_0x124dfb0_0_4 .concat [ 1 1 1 1], v0x1249570_0, v0x1249630_0, v0x1249700_0, v0x1249490_0;
L_0x124dfb0 .concat [ 4 4 0 0], LS_0x124dfb0_0_0, LS_0x124dfb0_0_4;
LS_0x124e140_0_0 .concat [ 1 1 1 1], L_0x124d820, L_0x124d410, L_0x124d320, L_0x124d120;
LS_0x124e140_0_4 .concat [ 1 1 1 1], L_0x124cb90, L_0x124c710, L_0x124c4c0, L_0x124b960;
L_0x124e140 .concat [ 4 4 0 0], LS_0x124e140_0_0, LS_0x124e140_0_4;
L_0x124e340 .cmp/eeq 8, L_0x124d9e0, L_0x124e230;
S_0x11e6e40 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x12093c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x11e7020 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x11e7060 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x11e70a0 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x11e70e0 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x11e7120 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x11e7160 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x11e71a0 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x11e71e0 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x11e7220 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x11e7260 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x11eddf0 .functor NOT 1, v0x1248bb0_0, C4<0>, C4<0>, C4<0>;
L_0x11e38e0 .functor AND 1, L_0x124ba50, L_0x11eddf0, C4<1>, C4<1>;
L_0x1216a70 .functor NOT 1, v0x1248bb0_0, C4<0>, C4<0>, C4<0>;
L_0x1216ae0 .functor AND 1, L_0x124bbb0, L_0x1216a70, C4<1>, C4<1>;
L_0x124bd50 .functor OR 1, L_0x11e38e0, L_0x1216ae0, C4<0>, C4<0>;
L_0x124bf30 .functor NOT 1, v0x1248bb0_0, C4<0>, C4<0>, C4<0>;
L_0x124bfe0 .functor AND 1, L_0x124be60, L_0x124bf30, C4<1>, C4<1>;
L_0x124c0f0 .functor OR 1, L_0x124bd50, L_0x124bfe0, C4<0>, C4<0>;
L_0x124c400 .functor AND 1, L_0x124c250, v0x1248a50_0, C4<1>, C4<1>;
L_0x124c4c0 .functor OR 1, L_0x124c0f0, L_0x124c400, C4<0>, C4<0>;
L_0x124c710 .functor AND 1, L_0x124c630, v0x1248bb0_0, C4<1>, C4<1>;
L_0x124c960 .functor NOT 1, v0x1248c50_0, C4<0>, C4<0>, C4<0>;
L_0x124cad0 .functor AND 1, L_0x124c870, L_0x124c960, C4<1>, C4<1>;
L_0x124cb90 .functor OR 1, L_0x124c7d0, L_0x124cad0, C4<0>, C4<0>;
L_0x124ca60 .functor AND 1, L_0x124cd70, v0x1248c50_0, C4<1>, C4<1>;
L_0x124cf60 .functor NOT 1, v0x1248a50_0, C4<0>, C4<0>, C4<0>;
L_0x124d060 .functor AND 1, L_0x124ce60, L_0x124cf60, C4<1>, C4<1>;
L_0x124d120 .functor OR 1, L_0x124ca60, L_0x124d060, C4<0>, C4<0>;
v0x1216be0_0 .net "B3_next", 0 0, L_0x124b960;  alias, 1 drivers
v0x11c64c0_0 .net "Count_next", 0 0, L_0x124cb90;  alias, 1 drivers
v0x11c65c0_0 .net "S1_next", 0 0, L_0x124c710;  alias, 1 drivers
v0x11c7d50_0 .net "S_next", 0 0, L_0x124c4c0;  alias, 1 drivers
v0x11c7df0_0 .net "Wait_next", 0 0, L_0x124d120;  alias, 1 drivers
v0x11c80e0_0 .net *"_ivl_10", 0 0, L_0x1216a70;  1 drivers
v0x1216c80_0 .net *"_ivl_12", 0 0, L_0x1216ae0;  1 drivers
v0x1246c30_0 .net *"_ivl_14", 0 0, L_0x124bd50;  1 drivers
v0x1246d10_0 .net *"_ivl_17", 0 0, L_0x124be60;  1 drivers
v0x1246df0_0 .net *"_ivl_18", 0 0, L_0x124bf30;  1 drivers
v0x1246ed0_0 .net *"_ivl_20", 0 0, L_0x124bfe0;  1 drivers
v0x1246fb0_0 .net *"_ivl_22", 0 0, L_0x124c0f0;  1 drivers
v0x1247090_0 .net *"_ivl_25", 0 0, L_0x124c250;  1 drivers
v0x1247170_0 .net *"_ivl_26", 0 0, L_0x124c400;  1 drivers
v0x1247250_0 .net *"_ivl_3", 0 0, L_0x124ba50;  1 drivers
v0x1247330_0 .net *"_ivl_31", 0 0, L_0x124c630;  1 drivers
v0x1247410_0 .net *"_ivl_35", 0 0, L_0x124c7d0;  1 drivers
v0x12474f0_0 .net *"_ivl_37", 0 0, L_0x124c870;  1 drivers
v0x12475d0_0 .net *"_ivl_38", 0 0, L_0x124c960;  1 drivers
v0x12476b0_0 .net *"_ivl_4", 0 0, L_0x11eddf0;  1 drivers
v0x1247790_0 .net *"_ivl_40", 0 0, L_0x124cad0;  1 drivers
v0x1247870_0 .net *"_ivl_45", 0 0, L_0x124cd70;  1 drivers
v0x1247950_0 .net *"_ivl_46", 0 0, L_0x124ca60;  1 drivers
v0x1247a30_0 .net *"_ivl_49", 0 0, L_0x124ce60;  1 drivers
v0x1247b10_0 .net *"_ivl_50", 0 0, L_0x124cf60;  1 drivers
v0x1247bf0_0 .net *"_ivl_52", 0 0, L_0x124d060;  1 drivers
v0x1247cd0_0 .net *"_ivl_6", 0 0, L_0x11e38e0;  1 drivers
v0x1247db0_0 .net *"_ivl_61", 3 0, L_0x124d570;  1 drivers
v0x1247e90_0 .net *"_ivl_9", 0 0, L_0x124bbb0;  1 drivers
v0x1247f70_0 .net "ack", 0 0, v0x1248a50_0;  alias, 1 drivers
v0x1248030_0 .net "counting", 0 0, L_0x124d410;  alias, 1 drivers
v0x12480f0_0 .net "d", 0 0, v0x1248bb0_0;  alias, 1 drivers
v0x12481b0_0 .net "done", 0 0, L_0x124d320;  alias, 1 drivers
v0x1248480_0 .net "done_counting", 0 0, v0x1248c50_0;  alias, 1 drivers
v0x1248540_0 .net "shift_ena", 0 0, L_0x124d820;  alias, 1 drivers
v0x1248600_0 .net "state", 9 0, v0x1248eb0_0;  alias, 1 drivers
L_0x124b960 .part v0x1248eb0_0, 6, 1;
L_0x124ba50 .part v0x1248eb0_0, 0, 1;
L_0x124bbb0 .part v0x1248eb0_0, 1, 1;
L_0x124be60 .part v0x1248eb0_0, 3, 1;
L_0x124c250 .part v0x1248eb0_0, 9, 1;
L_0x124c630 .part v0x1248eb0_0, 0, 1;
L_0x124c7d0 .part v0x1248eb0_0, 7, 1;
L_0x124c870 .part v0x1248eb0_0, 8, 1;
L_0x124cd70 .part v0x1248eb0_0, 8, 1;
L_0x124ce60 .part v0x1248eb0_0, 9, 1;
L_0x124d320 .part v0x1248eb0_0, 9, 1;
L_0x124d410 .part v0x1248eb0_0, 8, 1;
L_0x124d570 .part v0x1248eb0_0, 4, 4;
L_0x124d820 .reduce/or L_0x124d570;
S_0x1248860 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x12093c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1248a50_0 .var "ack", 0 0;
v0x1248b10_0 .net "clk", 0 0, v0x124aef0_0;  1 drivers
v0x1248bb0_0 .var "d", 0 0;
v0x1248c50_0 .var "done_counting", 0 0;
v0x1248d20_0 .var/2u "fail_onehot", 0 0;
v0x1248e10_0 .var/2u "failed", 0 0;
v0x1248eb0_0 .var "state", 9 0;
v0x1248f50_0 .net "tb_match", 0 0, L_0x124e340;  alias, 1 drivers
E_0x11e38a0 .event posedge, v0x1248b10_0;
E_0x11e2560/0 .event negedge, v0x1248b10_0;
E_0x11e2560/1 .event posedge, v0x1248b10_0;
E_0x11e2560 .event/or E_0x11e2560/0, E_0x11e2560/1;
S_0x12490b0 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x12093c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
v0x1249490_0 .var "B3_next", 0 0;
v0x1249570_0 .var "Count_next", 0 0;
v0x1249630_0 .var "S1_next", 0 0;
v0x1249700_0 .var "S_next", 0 0;
v0x12497c0_0 .var "Wait_next", 0 0;
v0x12498d0_0 .net "ack", 0 0, v0x1248a50_0;  alias, 1 drivers
v0x12499c0_0 .var "counting", 0 0;
v0x1249a80_0 .net "d", 0 0, v0x1248bb0_0;  alias, 1 drivers
v0x1249b70_0 .var "done", 0 0;
v0x1249c30_0 .net "done_counting", 0 0, v0x1248c50_0;  alias, 1 drivers
v0x1249cd0_0 .var "shift_ena", 0 0;
v0x1249d90_0 .net "state", 9 0, v0x1248eb0_0;  alias, 1 drivers
E_0x11e1ef0 .event anyedge, v0x1248600_0;
E_0x122a000 .event anyedge, v0x1248600_0, v0x12480f0_0, v0x1248480_0;
S_0x124a020 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x12093c0;
 .timescale -12 -12;
E_0x122a320 .event anyedge, v0x124b720_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x124b720_0;
    %nor/r;
    %assign/vec4 v0x124b720_0, 0;
    %wait E_0x122a320;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1248860;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1248e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1248d20_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1248860;
T_2 ;
    %wait E_0x11e2560;
    %load/vec4 v0x1248f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1248e10_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1248860;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1248a50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1248c50_0, 0;
    %assign/vec4 v0x1248bb0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1248eb0_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11e2560;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1248a50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1248c50_0, 0, 1;
    %store/vec4 v0x1248bb0_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1248eb0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x11e38a0;
    %load/vec4 v0x1248e10_0;
    %assign/vec4 v0x1248d20_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11e2560;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1248a50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1248c50_0, 0, 1;
    %store/vec4 v0x1248bb0_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1248eb0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x11e38a0;
    %load/vec4 v0x1248d20_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x1248e10_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x12490b0;
T_4 ;
    %wait E_0x122a000;
    %load/vec4 v0x1249d90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 10;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 10;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 10;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 10;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 10;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %jmp T_4.10;
T_4.0 ;
    %load/vec4 v0x1249a80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.11, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_4.12, 8;
T_4.11 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_4.12, 8;
 ; End of false expr.
    %blend;
T_4.12;
    %pad/s 1;
    %store/vec4 v0x1249700_0, 0, 1;
    %load/vec4 v0x1249a80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.14, 8;
T_4.13 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.14, 8;
 ; End of false expr.
    %blend;
T_4.14;
    %store/vec4 v0x1249630_0, 0, 1;
    %load/vec4 v0x1249a80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.15, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.16, 8;
T_4.15 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.16, 8;
 ; End of false expr.
    %blend;
T_4.16;
    %store/vec4 v0x1249570_0, 0, 1;
    %load/vec4 v0x1249a80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.17, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.18, 8;
T_4.17 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.18, 8;
 ; End of false expr.
    %blend;
T_4.18;
    %store/vec4 v0x12497c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249490_0, 0, 1;
    %jmp T_4.10;
T_4.1 ;
    %load/vec4 v0x1249a80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.19, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.20, 8;
T_4.19 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.20, 8;
 ; End of false expr.
    %blend;
T_4.20;
    %pad/s 1;
    %store/vec4 v0x1249700_0, 0, 1;
    %load/vec4 v0x1249a80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.21, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_4.22, 8;
T_4.21 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_4.22, 8;
 ; End of false expr.
    %blend;
T_4.22;
    %pad/s 1;
    %store/vec4 v0x1249630_0, 0, 1;
    %load/vec4 v0x1249a80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.23, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.24, 8;
T_4.23 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.24, 8;
 ; End of false expr.
    %blend;
T_4.24;
    %store/vec4 v0x1249570_0, 0, 1;
    %load/vec4 v0x1249a80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.25, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.26, 8;
T_4.25 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.26, 8;
 ; End of false expr.
    %blend;
T_4.26;
    %store/vec4 v0x12497c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249490_0, 0, 1;
    %jmp T_4.10;
T_4.2 ;
    %load/vec4 v0x1249a80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.27, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.28, 8;
T_4.27 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.28, 8;
 ; End of false expr.
    %blend;
T_4.28;
    %store/vec4 v0x1249700_0, 0, 1;
    %load/vec4 v0x1249a80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.29, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.30, 8;
T_4.29 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.30, 8;
 ; End of false expr.
    %blend;
T_4.30;
    %pad/s 1;
    %store/vec4 v0x1249630_0, 0, 1;
    %load/vec4 v0x1249a80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.31, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.32, 8;
T_4.31 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.32, 8;
 ; End of false expr.
    %blend;
T_4.32;
    %store/vec4 v0x1249570_0, 0, 1;
    %load/vec4 v0x1249a80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.33, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.34, 8;
T_4.33 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.34, 8;
 ; End of false expr.
    %blend;
T_4.34;
    %store/vec4 v0x12497c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249490_0, 0, 1;
    %jmp T_4.10;
T_4.3 ;
    %load/vec4 v0x1249a80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.35, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.36, 8;
T_4.35 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.36, 8;
 ; End of false expr.
    %blend;
T_4.36;
    %store/vec4 v0x1249700_0, 0, 1;
    %load/vec4 v0x1249a80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.37, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.38, 8;
T_4.37 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.38, 8;
 ; End of false expr.
    %blend;
T_4.38;
    %store/vec4 v0x1249630_0, 0, 1;
    %load/vec4 v0x1249a80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.39, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.40, 8;
T_4.39 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.40, 8;
 ; End of false expr.
    %blend;
T_4.40;
    %store/vec4 v0x1249570_0, 0, 1;
    %load/vec4 v0x1249a80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.41, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.42, 8;
T_4.41 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.42, 8;
 ; End of false expr.
    %blend;
T_4.42;
    %store/vec4 v0x12497c0_0, 0, 1;
    %load/vec4 v0x1249a80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.43, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.44, 8;
T_4.43 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.44, 8;
 ; End of false expr.
    %blend;
T_4.44;
    %pad/s 1;
    %store/vec4 v0x1249490_0, 0, 1;
    %jmp T_4.10;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12497c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1249490_0, 0, 1;
    %jmp T_4.10;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12497c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1249490_0, 0, 1;
    %jmp T_4.10;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12497c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1249490_0, 0, 1;
    %jmp T_4.10;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12497c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1249490_0, 0, 1;
    %jmp T_4.10;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249630_0, 0, 1;
    %load/vec4 v0x1249c30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %pad/s 1;
    %store/vec4 v0x1249570_0, 0, 1;
    %load/vec4 v0x1249c30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %pad/s 1;
    %store/vec4 v0x12497c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249490_0, 0, 1;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1249700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12497c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249490_0, 0, 1;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x12490b0;
T_5 ;
    %wait E_0x11e1ef0;
    %load/vec4 v0x1249d90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 10;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 10;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 10;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 10;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 10;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12499c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249cd0_0, 0, 1;
    %jmp T_5.10;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12499c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249cd0_0, 0, 1;
    %jmp T_5.10;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12499c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249cd0_0, 0, 1;
    %jmp T_5.10;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12499c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249cd0_0, 0, 1;
    %jmp T_5.10;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12499c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1249cd0_0, 0, 1;
    %jmp T_5.10;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12499c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1249cd0_0, 0, 1;
    %jmp T_5.10;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12499c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1249cd0_0, 0, 1;
    %jmp T_5.10;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12499c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1249cd0_0, 0, 1;
    %jmp T_5.10;
T_5.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12499c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249cd0_0, 0, 1;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1249b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12499c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1249cd0_0, 0, 1;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x12093c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124aef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124b720_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x12093c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x124aef0_0;
    %inv;
    %store/vec4 v0x124aef0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x12093c0;
T_8 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1248b10_0, v0x124b890_0, v0x124b160_0, v0x124b200_0, v0x124ae50_0, v0x124b5e0_0, v0x124a300_0, v0x124a240_0, v0x124a770_0, v0x124a6a0_0, v0x124a5d0_0, v0x124a4e0_0, v0x124a440_0, v0x124a3a0_0, v0x124a9a0_0, v0x124a840_0, v0x124b370_0, v0x124b2a0_0, v0x124b090_0, v0x124afc0_0, v0x124b510_0, v0x124b440_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x12093c0;
T_9 ;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_9.1 ;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_9.3 ;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.5;
T_9.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_9.5 ;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.7;
T_9.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_9.7 ;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.9;
T_9.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_9.9 ;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.11;
T_9.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_9.11 ;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.13;
T_9.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_9.13 ;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.15;
T_9.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_9.15 ;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x124b680_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x12093c0;
T_10 ;
    %wait E_0x11e2560;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x124b680_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x124b680_0, 4, 32;
    %load/vec4 v0x124b7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x124b680_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x124b680_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x124b680_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x124a300_0;
    %load/vec4 v0x124a300_0;
    %load/vec4 v0x124a240_0;
    %xor;
    %load/vec4 v0x124a300_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x124b680_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x124b680_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x124a770_0;
    %load/vec4 v0x124a770_0;
    %load/vec4 v0x124a6a0_0;
    %xor;
    %load/vec4 v0x124a770_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x124b680_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x124b680_0, 4, 32;
T_10.8 ;
    %load/vec4 v0x124a5d0_0;
    %load/vec4 v0x124a5d0_0;
    %load/vec4 v0x124a4e0_0;
    %xor;
    %load/vec4 v0x124a5d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.12, 6;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x124b680_0, 4, 32;
T_10.14 ;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x124b680_0, 4, 32;
T_10.12 ;
    %load/vec4 v0x124a440_0;
    %load/vec4 v0x124a440_0;
    %load/vec4 v0x124a3a0_0;
    %xor;
    %load/vec4 v0x124a440_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.16, 6;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x124b680_0, 4, 32;
T_10.18 ;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x124b680_0, 4, 32;
T_10.16 ;
    %load/vec4 v0x124a9a0_0;
    %load/vec4 v0x124a9a0_0;
    %load/vec4 v0x124a840_0;
    %xor;
    %load/vec4 v0x124a9a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.20, 6;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x124b680_0, 4, 32;
T_10.22 ;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x124b680_0, 4, 32;
T_10.20 ;
    %load/vec4 v0x124b370_0;
    %load/vec4 v0x124b370_0;
    %load/vec4 v0x124b2a0_0;
    %xor;
    %load/vec4 v0x124b370_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.24, 6;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x124b680_0, 4, 32;
T_10.26 ;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x124b680_0, 4, 32;
T_10.24 ;
    %load/vec4 v0x124b090_0;
    %load/vec4 v0x124b090_0;
    %load/vec4 v0x124afc0_0;
    %xor;
    %load/vec4 v0x124b090_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.28, 6;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x124b680_0, 4, 32;
T_10.30 ;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x124b680_0, 4, 32;
T_10.28 ;
    %load/vec4 v0x124b510_0;
    %load/vec4 v0x124b510_0;
    %load/vec4 v0x124b440_0;
    %xor;
    %load/vec4 v0x124b510_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.32, 6;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x124b680_0, 4, 32;
T_10.34 ;
    %load/vec4 v0x124b680_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x124b680_0, 4, 32;
T_10.32 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth1/human/review2015_fsmonehot/iter1/response2/top_module.sv";
