INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'chiyuan9' on host 'hora.seas.upenn.edu' (Linux_x86_64 version 5.14.21-150500.55.36-default) on Sun Nov 12 20:21:47 EST 2023
INFO: [HLS 200-10] On os "openSUSE Leap 15.5"
INFO: [HLS 200-10] In directory '/mnt/castor/seas_home/c/chiyuan9/ese532_final/project'
Sourcing Tcl script '/mnt/castor/seas_home/c/chiyuan9/ese532_final/project/final_project/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project final_project 
INFO: [HLS 200-10] Opening project '/mnt/castor/seas_home/c/chiyuan9/ese532_final/project/final_project'.
INFO: [HLS 200-1510] Running: set_top hardware_encoding 
INFO: [HLS 200-1510] Running: add_files Server/LZW_new.cpp 
INFO: [HLS 200-10] Adding design file 'Server/LZW_new.cpp' to the project
INFO: [HLS 200-1510] Running: add_files Server/LZW_new.h 
INFO: [HLS 200-10] Adding design file 'Server/LZW_new.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb Server/Testbench.cpp -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'Server/Testbench.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vitis 
INFO: [HLS 200-10] Opening solution '/mnt/castor/seas_home/c/chiyuan9/ese532_final/project/final_project/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name hardware_encoding hardware_encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.066 MB.
INFO: [HLS 200-10] Analyzing design file 'Server/LZW_new.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.58 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.01 seconds; current allocated memory: 209.318 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_202_3' (Server/LZW_new.cpp:202:23) in function 'hardware_encoding' completely with a factor of 256 (Server/LZW_new.cpp:202:23)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:62:0)
INFO: [HLS 214-178] Inlining function 'hash_insert(unsigned long*, unsigned int, unsigned int, bool*)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:159:0)
INFO: [HLS 214-178] Inlining function 'assoc_insert(assoc_mem*, unsigned int, unsigned int, bool*) (.6)' into 'insert(unsigned long*, assoc_mem*, unsigned int, unsigned int, bool*)' (Server/LZW_new.cpp:159:0)
INFO: [HLS 214-178] Inlining function 'my_hash(unsigned long)' into 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'hash_lookup(unsigned long*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:168:0)
INFO: [HLS 214-178] Inlining function 'assoc_lookup(assoc_mem*, unsigned int, bool*, unsigned int*)' into 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' (Server/LZW_new.cpp:168:0)
INFO: [HLS 214-178] Inlining function 'lookup(unsigned long*, assoc_mem*, unsigned int, bool*, unsigned int*)' into 'hardware_encoding(unsigned char*, unsigned char*, int&, int)' (Server/LZW_new.cpp:178:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.91 seconds. CPU system time: 0.16 seconds. Elapsed time: 3.48 seconds; current allocated memory: 211.597 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.598 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.83 seconds; current allocated memory: 227.827 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.09 seconds. CPU system time: 0 seconds. Elapsed time: 3.11 seconds; current allocated memory: 219.506 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_1' (Server/LZW_new.cpp:189) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_194_2' (Server/LZW_new.cpp:194) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_223_5' (Server/LZW_new.cpp:183) in function 'hardware_encoding' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_217_4' (Server/LZW_new.cpp:209) in function 'hardware_encoding' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'insert' (Server/LZW_new.cpp:158).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (Server/LZW_new.cpp:21) in function 'hardware_encoding' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_135_1' (Server/LZW_new.cpp:134) in function 'hardware_encoding' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_248_6' (Server/LZW_new.cpp:183) in function 'hardware_encoding' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (Server/LZW_new.cpp:21) in function 'insert' completely with a factor of 20.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.52 seconds; current allocated memory: 246.976 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/LZW_new.cpp:77:34)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_upper_key_mem' (Server/LZW_new.cpp:108:45)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_middle_key_mem' (Server/LZW_new.cpp:109:45)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_lower_key_mem' (Server/LZW_new.cpp:110:44)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_value' (Server/LZW_new.cpp:111:31)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table' (Server/LZW_new.cpp:191:23)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem' (Server/LZW_new.cpp:196:39)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem' (Server/LZW_new.cpp:197:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem' (Server/LZW_new.cpp:198:39)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.93 seconds. CPU system time: 0 seconds. Elapsed time: 1.99 seconds; current allocated memory: 274.938 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hardware_encoding' ...
WARNING: [SYN 201-107] Renaming port name 'hardware_encoding/output' to 'hardware_encoding/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'insert'.
WARNING: [HLS 200-880] The II Violation in module 'insert' (function 'insert'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('hash_table_addr_write_ln77', Server/LZW_new.cpp:77) of variable 'or_ln1', Server/LZW_new.cpp:77 on array 'hash_table' and 'load' operation ('lookup', Server/LZW_new.cpp:67) on array 'hash_table'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 13, function 'insert'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 277.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 279.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_189_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_194_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_217_4'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:263)) in the first pipeline iteration (II = 2 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 13 and incompatible II = 2 of 'call' operation ('insert_ret256', Server/LZW_new.cpp:263) to 'insert'.
Resolution: For help on HLS 200-875 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-875.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:263)) in the first pipeline iteration (II = 4 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 13 and incompatible II = 2 of 'call' operation ('insert_ret256', Server/LZW_new.cpp:263) to 'insert'.
Resolution: For help on HLS 200-875 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-875.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:263)) in the first pipeline iteration (II = 6 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 13 and incompatible II = 2 of 'call' operation ('insert_ret256', Server/LZW_new.cpp:263) to 'insert'.
Resolution: For help on HLS 200-875 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-875.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:263)) in the first pipeline iteration (II = 8 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-875] II = 9 is infeasible due to multiple pipeline iteration latency = 13 and incompatible II = 2 of 'call' operation ('insert_ret256', Server/LZW_new.cpp:263) to 'insert'.
Resolution: For help on HLS 200-875 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-875.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:263)) in the first pipeline iteration (II = 71 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:263)) in the first pipeline iteration (II = 78 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:263)) in the first pipeline iteration (II = 82 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:263)) in the first pipeline iteration (II = 84 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('extractvalue' operation ('collision', Server/LZW_new.cpp:263)) in the first pipeline iteration (II = 85 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 86, Depth = 154, loop 'VITIS_LOOP_217_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_223_5'
WARNING: [HLS 200-871] Estimated clock period (53.3299ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 1.80009ns, effective delay budget: 4.86691ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'hardware_encoding' consists of the following:	bus read on port 'gmem' (Server/LZW_new.cpp:241) [624]  (4.87 ns)
	'add' operation ('add_ln23', Server/LZW_new.cpp:23) [634]  (0.948 ns)
	'add' operation ('add_ln24', Server/LZW_new.cpp:24) [637]  (1.09 ns)
	'xor' operation ('xor_ln25', Server/LZW_new.cpp:25) [640]  (0 ns)
	'add' operation ('add_ln23_19', Server/LZW_new.cpp:23) [644]  (1.09 ns)
	'add' operation ('add_ln24_19', Server/LZW_new.cpp:24) [651]  (1.2 ns)
	'xor' operation ('xor_ln25_19', Server/LZW_new.cpp:25) [658]  (0 ns)
	'add' operation ('add_ln23_20', Server/LZW_new.cpp:23) [665]  (1.2 ns)
	'add' operation ('add_ln24_20', Server/LZW_new.cpp:24) [672]  (1.2 ns)
	'xor' operation ('xor_ln25_20', Server/LZW_new.cpp:25) [679]  (0 ns)
	'add' operation ('add_ln23_21', Server/LZW_new.cpp:23) [686]  (1.2 ns)
	'add' operation ('add_ln24_21', Server/LZW_new.cpp:24) [693]  (1.2 ns)
	'xor' operation ('xor_ln25_21', Server/LZW_new.cpp:25) [700]  (0 ns)
	'add' operation ('add_ln23_22', Server/LZW_new.cpp:23) [707]  (1.2 ns)
	'add' operation ('add_ln24_22', Server/LZW_new.cpp:24) [714]  (1.2 ns)
	'xor' operation ('xor_ln25_22', Server/LZW_new.cpp:25) [721]  (0 ns)
	'add' operation ('add_ln23_23', Server/LZW_new.cpp:23) [728]  (1.2 ns)
	'add' operation ('add_ln24_23', Server/LZW_new.cpp:24) [735]  (1.2 ns)
	'xor' operation ('xor_ln25_23', Server/LZW_new.cpp:25) [742]  (0 ns)
	'add' operation ('add_ln23_24', Server/LZW_new.cpp:23) [749]  (1.2 ns)
	'add' operation ('add_ln24_24', Server/LZW_new.cpp:24) [756]  (1.2 ns)
	'xor' operation ('xor_ln25_24', Server/LZW_new.cpp:25) [763]  (0 ns)
	'add' operation ('add_ln23_25', Server/LZW_new.cpp:23) [769]  (1.2 ns)
	'add' operation ('add_ln24_25', Server/LZW_new.cpp:24) [776]  (1.2 ns)
	'xor' operation ('xor_ln25_25', Server/LZW_new.cpp:25) [783]  (0 ns)
	'add' operation ('add_ln23_26', Server/LZW_new.cpp:23) [790]  (1.2 ns)
	'add' operation ('add_ln24_26', Server/LZW_new.cpp:24) [797]  (1.2 ns)
	'xor' operation ('xor_ln25_26', Server/LZW_new.cpp:25) [804]  (0 ns)
	'add' operation ('add_ln23_27', Server/LZW_new.cpp:23) [811]  (1.2 ns)
	'add' operation ('add_ln24_27', Server/LZW_new.cpp:24) [818]  (1.2 ns)
	'xor' operation ('xor_ln25_27', Server/LZW_new.cpp:25) [825]  (0 ns)
	'add' operation ('add_ln23_28', Server/LZW_new.cpp:23) [832]  (1.2 ns)
	'add' operation ('add_ln24_28', Server/LZW_new.cpp:24) [839]  (1.2 ns)
	'xor' operation ('xor_ln25_28', Server/LZW_new.cpp:25) [846]  (0 ns)
	'add' operation ('add_ln23_29', Server/LZW_new.cpp:23) [853]  (1.2 ns)
	'add' operation ('add_ln24_29', Server/LZW_new.cpp:24) [860]  (1.2 ns)
	'xor' operation ('xor_ln25_29', Server/LZW_new.cpp:25) [867]  (0 ns)
	'add' operation ('add_ln23_30', Server/LZW_new.cpp:23) [874]  (1.2 ns)
	'add' operation ('add_ln24_30', Server/LZW_new.cpp:24) [881]  (1.2 ns)
	'xor' operation ('xor_ln25_30', Server/LZW_new.cpp:25) [888]  (0 ns)
	'add' operation ('add_ln23_31', Server/LZW_new.cpp:23) [895]  (1.2 ns)
	'add' operation ('add_ln24_31', Server/LZW_new.cpp:24) [902]  (1.2 ns)
	'xor' operation ('xor_ln25_31', Server/LZW_new.cpp:25) [909]  (0 ns)
	'add' operation ('add_ln23_32', Server/LZW_new.cpp:23) [916]  (1.2 ns)
	'add' operation ('add_ln24_32', Server/LZW_new.cpp:24) [923]  (1.2 ns)
	'xor' operation ('xor_ln25_32', Server/LZW_new.cpp:25) [930]  (0 ns)
	'add' operation ('add_ln23_33', Server/LZW_new.cpp:23) [937]  (1.2 ns)
	'add' operation ('add_ln24_33', Server/LZW_new.cpp:24) [944]  (1.2 ns)
	'xor' operation ('xor_ln25_33', Server/LZW_new.cpp:25) [951]  (0 ns)
	'add' operation ('add_ln23_34', Server/LZW_new.cpp:23) [958]  (1.2 ns)
	'add' operation ('add_ln24_34', Server/LZW_new.cpp:24) [965]  (1.2 ns)
	'xor' operation ('xor_ln25_34', Server/LZW_new.cpp:25) [972]  (0 ns)
	'add' operation ('add_ln23_35', Server/LZW_new.cpp:23) [979]  (1.2 ns)
	'add' operation ('add_ln24_35', Server/LZW_new.cpp:24) [986]  (1.2 ns)
	'xor' operation ('xor_ln25_35', Server/LZW_new.cpp:25) [993]  (0 ns)
	'add' operation ('add_ln23_36', Server/LZW_new.cpp:23) [1000]  (1.2 ns)
	'add' operation ('add_ln24_36', Server/LZW_new.cpp:24) [1007]  (1.2 ns)
	'xor' operation ('xor_ln25_36', Server/LZW_new.cpp:25) [1015]  (0.332 ns)
	'add' operation ('hashed', Server/LZW_new.cpp:27) [1020]  (1.13 ns)
	'xor' operation ('hashed', Server/LZW_new.cpp:28) [1023]  (0.421 ns)
	'getelementptr' operation ('hash_table_addr_1', Server/LZW_new.cpp:39) [1025]  (0 ns)
	'load' operation ('lookup', Server/LZW_new.cpp:39) on array 'hash_table', Server/LZW_new.cpp:181 [1026]  (1.35 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.36 seconds; current allocated memory: 291.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 31.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 31.58 seconds; current allocated memory: 328.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.73 seconds; current allocated memory: 331.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hardware_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/s1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/size' to 's_axilite & ap_none'.
WARNING: [RTGEN 206-101] Port 'size' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'hardware_encoding/len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hardware_encoding' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 's1', 'output_r', 'size', 'len' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hardware_encoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 42.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 42.5 seconds; current allocated memory: 417.637 MB.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_hash_table_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_my_assoc_mem_upper_key_mem_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hardware_encoding_my_assoc_mem_value_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 9.27 seconds. CPU system time: 0.18 seconds. Elapsed time: 13.08 seconds; current allocated memory: 463.817 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hardware_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for hardware_encoding.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 18.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 106.8 seconds. CPU system time: 0.62 seconds. Elapsed time: 113.01 seconds; current allocated memory: 464.407 MB.
INFO: [HLS 200-112] Total CPU user time: 109.36 seconds. Total CPU system time: 0.9 seconds. Total elapsed time: 115.47 seconds; peak allocated memory: 463.817 MB.
