<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1521</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:12px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1521-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1521.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:754px;white-space:nowrap" class="ft00">Vol. 3C&#160;35-241</p>
<p style="position:absolute;top:47px;left:633px;white-space:nowrap" class="ft01">MODEL-SPECIFIC REGISTERS (MSRS)</p>
<p style="position:absolute;top:872px;left:69px;white-space:nowrap" class="ft02">35.15&#160;&#160;MSRS IN THE 6TH GENERATION INTEL</p>
<p style="position:absolute;top:874px;left:502px;white-space:nowrap" class="ft01">®</p>
<p style="position:absolute;top:872px;left:516px;white-space:nowrap" class="ft02">&#160;CORE</p>
<p style="position:absolute;top:874px;left:571px;white-space:nowrap" class="ft01">™</p>
<p style="position:absolute;top:872px;left:584px;white-space:nowrap" class="ft02">&#160;PROCESSORS</p>
<p style="position:absolute;top:908px;left:69px;white-space:nowrap" class="ft03">The&#160;6th generation Intel</p>
<p style="position:absolute;top:905px;left:233px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:908px;left:244px;white-space:nowrap" class="ft03">&#160;Core™ processor family is&#160;based on the&#160;Skylake&#160;microarchitecture.&#160;They have&#160;CPUID&#160;</p>
<p style="position:absolute;top:925px;left:69px;white-space:nowrap" class="ft06">DisplayFamily_DisplayModel signatures&#160;of&#160;06_4EH and 06_5EH,&#160;supports&#160;the&#160;MSR interfaces liste<a href="o_fe12b1e2a880e0ce-1423.html">d in Table&#160;35-18</a>,&#160;<br/><a href="o_fe12b1e2a880e0ce-1442.html">Table 35-19, T</a><a href="o_fe12b1e2a880e0ce-1452.html">able 35-23,</a><a href="o_fe12b1e2a880e0ce-1468.html">&#160;Table&#160;35-27,</a>&#160;<a href="o_fe12b1e2a880e0ce-1505.html">Table&#160;35-33,</a><a href="o_fe12b1e2a880e0ce-1522.html">&#160;Table 35-37</a><a href="o_fe12b1e2a880e0ce-1539.html">, and Table 35-38. F</a>or an&#160;MS<a href="o_fe12b1e2a880e0ce-1522.html">R listed in Table 35-37</a>&#160;<br/>that also&#160;appears in the&#160;model-specific tables of&#160;prior&#160;generations,<a href="o_fe12b1e2a880e0ce-1522.html">&#160;Table&#160;35-37&#160;</a>supercede prior generation tables.<br/>The notation of “Platform”&#160;in&#160;the&#160;Scope column&#160;(with&#160;respect to MSR_PLATFORM_ENERGY_COUNTER&#160;and&#160;<br/>MSR_PLATFORM_POWER_LIMIT)&#160;is limited to&#160;the power-delivery&#160;domain and&#160;the&#160;specifics of the&#160;power delivery&#160;<br/>integration may vary&#160;by platform vendor’s&#160;implementation.</p>
<p style="position:absolute;top:189px;left:81px;white-space:nowrap" class="ft03">454H</p>
<p style="position:absolute;top:189px;left:137px;white-space:nowrap" class="ft03">1108</p>
<p style="position:absolute;top:189px;left:186px;white-space:nowrap" class="ft03">IA32_MC21_CTL</p>
<p style="position:absolute;top:189px;left:359px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:189px;left:451px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-511.html">&#160;Section&#160;15.3.2.1, “IA32_MCi_CTL MSRs.”&#160;th</a>rough<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;</a></p>
<p style="position:absolute;top:205px;left:451px;white-space:nowrap" class="ft08"><a href="o_fe12b1e2a880e0ce-515.html">15.3.2.4, “IA32_MCi_MISC&#160;MSRs.”</a>.<br/>Bank&#160;MC21&#160;reports&#160;MC&#160;error from&#160;the Intel QPI 2&#160;module.</p>
<p style="position:absolute;top:213px;left:81px;white-space:nowrap" class="ft03">455H</p>
<p style="position:absolute;top:213px;left:137px;white-space:nowrap" class="ft03">1109</p>
<p style="position:absolute;top:213px;left:186px;white-space:nowrap" class="ft03">IA32_MC21_STATUS</p>
<p style="position:absolute;top:213px;left:359px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:236px;left:81px;white-space:nowrap" class="ft03">456H</p>
<p style="position:absolute;top:236px;left:137px;white-space:nowrap" class="ft03">1110</p>
<p style="position:absolute;top:236px;left:186px;white-space:nowrap" class="ft03">IA32_MC21_ADDR</p>
<p style="position:absolute;top:236px;left:359px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:261px;left:81px;white-space:nowrap" class="ft03">457H</p>
<p style="position:absolute;top:261px;left:137px;white-space:nowrap" class="ft03">1111</p>
<p style="position:absolute;top:261px;left:186px;white-space:nowrap" class="ft03">IA32_MC21_MISC</p>
<p style="position:absolute;top:261px;left:359px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:285px;left:81px;white-space:nowrap" class="ft03">630H</p>
<p style="position:absolute;top:285px;left:137px;white-space:nowrap" class="ft03">1584</p>
<p style="position:absolute;top:285px;left:186px;white-space:nowrap" class="ft03">MSR_PKG_C8_RESIDENCY</p>
<p style="position:absolute;top:285px;left:359px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:285px;left:451px;white-space:nowrap" class="ft03">Note: C-state values are processor specific&#160;C-state&#160;code&#160;names,&#160;</p>
<p style="position:absolute;top:301px;left:451px;white-space:nowrap" class="ft03">unrelated&#160;to&#160;MWAIT&#160;extension&#160;C-state&#160;parameters&#160;or&#160;ACPI&#160;C-States.</p>
<p style="position:absolute;top:325px;left:186px;white-space:nowrap" class="ft03">59:0</p>
<p style="position:absolute;top:325px;left:451px;white-space:nowrap" class="ft09">Package&#160;C8&#160;Residency Counter.&#160;(R/O)<br/>Value since last&#160;reset&#160;that&#160;this package&#160;is&#160;in&#160;processor-specific C8&#160;</p>
<p style="position:absolute;top:362px;left:451px;white-space:nowrap" class="ft03">states.&#160;Count&#160;at&#160;the same&#160;frequency as&#160;the&#160;TSC.</p>
<p style="position:absolute;top:387px;left:186px;white-space:nowrap" class="ft03">63:60</p>
<p style="position:absolute;top:387px;left:451px;white-space:nowrap" class="ft03">Reserved</p>
<p style="position:absolute;top:411px;left:81px;white-space:nowrap" class="ft03">631H</p>
<p style="position:absolute;top:411px;left:137px;white-space:nowrap" class="ft03">1585</p>
<p style="position:absolute;top:411px;left:186px;white-space:nowrap" class="ft03">MSR_PKG_C9_RESIDENCY</p>
<p style="position:absolute;top:411px;left:359px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:411px;left:451px;white-space:nowrap" class="ft03">Note: C-state values are processor specific&#160;C-state&#160;code&#160;names,&#160;</p>
<p style="position:absolute;top:427px;left:451px;white-space:nowrap" class="ft03">unrelated&#160;to&#160;MWAIT&#160;extension&#160;C-state&#160;parameters&#160;or&#160;ACPI&#160;C-States.</p>
<p style="position:absolute;top:451px;left:186px;white-space:nowrap" class="ft03">59:0</p>
<p style="position:absolute;top:451px;left:451px;white-space:nowrap" class="ft09">Package&#160;C9&#160;Residency Counter.&#160;(R/O)<br/>Value since last&#160;reset&#160;that&#160;this package&#160;is&#160;in&#160;processor-specific C9&#160;</p>
<p style="position:absolute;top:489px;left:451px;white-space:nowrap" class="ft03">states.&#160;Count&#160;at&#160;the same&#160;frequency as&#160;the&#160;TSC.</p>
<p style="position:absolute;top:512px;left:186px;white-space:nowrap" class="ft03">63:60</p>
<p style="position:absolute;top:512px;left:451px;white-space:nowrap" class="ft03">Reserved</p>
<p style="position:absolute;top:537px;left:81px;white-space:nowrap" class="ft03">632H</p>
<p style="position:absolute;top:537px;left:137px;white-space:nowrap" class="ft03">1586</p>
<p style="position:absolute;top:537px;left:186px;white-space:nowrap" class="ft03">MSR_PKG_C10_RESIDENCY&#160;Package</p>
<p style="position:absolute;top:537px;left:451px;white-space:nowrap" class="ft03">Note:&#160;C-state values are processor specific&#160;C-state&#160;code&#160;names,&#160;</p>
<p style="position:absolute;top:553px;left:451px;white-space:nowrap" class="ft03">unrelated&#160;to&#160;MWAIT&#160;extension&#160;C-state&#160;parameters&#160;or&#160;ACPI&#160;C-States.</p>
<p style="position:absolute;top:577px;left:186px;white-space:nowrap" class="ft03">59:0</p>
<p style="position:absolute;top:577px;left:451px;white-space:nowrap" class="ft09">Package C10 Residency Counter.&#160;(R/O)<br/>Value since last&#160;reset that&#160;this package&#160;is&#160;in&#160;processor-specific C10&#160;</p>
<p style="position:absolute;top:615px;left:451px;white-space:nowrap" class="ft03">states.&#160;Count&#160;at&#160;the same&#160;frequency as&#160;the&#160;TSC.</p>
<p style="position:absolute;top:638px;left:186px;white-space:nowrap" class="ft03">63:60</p>
<p style="position:absolute;top:638px;left:451px;white-space:nowrap" class="ft03">Reserved</p>
<p style="position:absolute;top:663px;left:81px;white-space:nowrap" class="ft03">C81H</p>
<p style="position:absolute;top:663px;left:137px;white-space:nowrap" class="ft03">3201</p>
<p style="position:absolute;top:663px;left:186px;white-space:nowrap" class="ft03">IA32_L3_QOS_CFG</p>
<p style="position:absolute;top:663px;left:359px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:663px;left:451px;white-space:nowrap" class="ft03">Cache&#160;Allocation&#160;Technology Configuration&#160;(R/W)</p>
<p style="position:absolute;top:687px;left:186px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:687px;left:451px;white-space:nowrap" class="ft03">CAT&#160;Enable.&#160;Set 1&#160;to&#160;enable&#160;Cache Allocation Technology</p>
<p style="position:absolute;top:710px;left:186px;white-space:nowrap" class="ft03">63:1</p>
<p style="position:absolute;top:710px;left:451px;white-space:nowrap" class="ft03">Reserved.</p>
<p style="position:absolute;top:735px;left:75px;white-space:nowrap" class="ft03">Se<a href="o_fe12b1e2a880e0ce-1423.html">e Table 35-18</a><a href="o_fe12b1e2a880e0ce-1442.html">,&#160;Table&#160;35-19,</a><a href="o_fe12b1e2a880e0ce-1468.html">&#160;Table 35-27, an</a><a href="o_fe12b1e2a880e0ce-1473.html">d Table&#160;35-28&#160;f</a>or&#160;other&#160;MSR definitions applicable to&#160;processors with&#160;CPUID signature&#160;</p>
<p style="position:absolute;top:751px;left:75px;white-space:nowrap" class="ft03">06_45H.</p>
<p style="position:absolute;top:778px;left:70px;white-space:nowrap" class="ft01">NOTES:</p>
<p style="position:absolute;top:797px;left:69px;white-space:nowrap" class="ft03">1.&#160;An&#160;override&#160;configuration lower&#160;than&#160;the&#160;factory-set configuration&#160;is always supported.&#160;An&#160;override&#160;configuration&#160;higher&#160;than the fac-</p>
<p style="position:absolute;top:813px;left:83px;white-space:nowrap" class="ft03">tory-set&#160;configuration is&#160;dependent&#160;on&#160;features&#160;specific to the processor and&#160;the platform.</p>
<p style="position:absolute;top:100px;left:82px;white-space:nowrap" class="ft05">Table 35-36. &#160;Additional MSRs Supported by&#160;Intel®&#160;Xeon® Processors with&#160;DisplayFamily_DisplayModel 06_4FH</p>
<p style="position:absolute;top:124px;left:99px;white-space:nowrap" class="ft03">Register&#160;</p>
<p style="position:absolute;top:141px;left:100px;white-space:nowrap" class="ft03">Address</p>
<p style="position:absolute;top:141px;left:222px;white-space:nowrap" class="ft03">Register Name</p>
<p style="position:absolute;top:124px;left:381px;white-space:nowrap" class="ft03">Scope</p>
<p style="position:absolute;top:141px;left:597px;white-space:nowrap" class="ft03">Bit Description</p>
<p style="position:absolute;top:164px;left:83px;white-space:nowrap" class="ft03">&#160;Hex</p>
<p style="position:absolute;top:164px;left:141px;white-space:nowrap" class="ft03">Dec</p>
</div>
</body>
</html>
