Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Thu May 29 22:26:05 2025
| Host              : WIN-BCVJMC16P3P running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file controllore_cod_timing_summary_routed.rpt -pb controllore_cod_timing_summary_routed.pb -rpx controllore_cod_timing_summary_routed.rpx -warn_on_violation
| Design            : controllore_cod
| Device            : xcku035-fbva676
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   17          
TIMING-20  Warning   Non-clocked latch               4           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (9)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: RESETn (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: PRS_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: PRS_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: PRS_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: PRS_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.760        0.000                      0                   24        0.073        0.000                      0                   24        9.725        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                18.760        0.000                      0                   24        0.073        0.000                      0                   24        9.725        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack       18.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.760ns  (required time - arrival time)
  Source:                 PRS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            status_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.327ns (31.717%)  route 0.704ns (68.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.366ns = ( 22.366 - 20.000 ) 
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.198ns (routing 0.002ns, distribution 1.196ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.002ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.707     0.707 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.799    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.842 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.592    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.675 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.198     2.873    CLK_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  PRS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.988 r  PRS_reg[0]/Q
                         net (fo=15, routed)          0.359     3.347    PRS[0]
    SLICE_X50Y50         LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.212     3.559 r  status[3]_i_1/O
                         net (fo=4, routed)           0.345     3.904    status
    SLICE_X49Y50         FDRE                                         r  status_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    AA13                                              0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.495    20.495 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    20.554    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    20.586 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.235    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.310 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.056    22.366    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  status_reg[0]/C
                         clock pessimism              0.383    22.749    
                         clock uncertainty           -0.035    22.714    
    SLICE_X49Y50         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050    22.664    status_reg[0]
  -------------------------------------------------------------------
                         required time                         22.664    
                         arrival time                          -3.904    
  -------------------------------------------------------------------
                         slack                                 18.760    

Slack (MET) :             18.760ns  (required time - arrival time)
  Source:                 PRS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            status_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.327ns (31.717%)  route 0.704ns (68.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.366ns = ( 22.366 - 20.000 ) 
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.198ns (routing 0.002ns, distribution 1.196ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.002ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.707     0.707 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.799    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.842 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.592    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.675 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.198     2.873    CLK_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  PRS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.988 r  PRS_reg[0]/Q
                         net (fo=15, routed)          0.359     3.347    PRS[0]
    SLICE_X50Y50         LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.212     3.559 r  status[3]_i_1/O
                         net (fo=4, routed)           0.345     3.904    status
    SLICE_X49Y50         FDRE                                         r  status_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    AA13                                              0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.495    20.495 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    20.554    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    20.586 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.235    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.310 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.056    22.366    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  status_reg[1]/C
                         clock pessimism              0.383    22.749    
                         clock uncertainty           -0.035    22.714    
    SLICE_X49Y50         FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.050    22.664    status_reg[1]
  -------------------------------------------------------------------
                         required time                         22.664    
                         arrival time                          -3.904    
  -------------------------------------------------------------------
                         slack                                 18.760    

Slack (MET) :             18.760ns  (required time - arrival time)
  Source:                 PRS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            status_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.327ns (31.717%)  route 0.704ns (68.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.366ns = ( 22.366 - 20.000 ) 
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.198ns (routing 0.002ns, distribution 1.196ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.002ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.707     0.707 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.799    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.842 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.592    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.675 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.198     2.873    CLK_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  PRS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.988 r  PRS_reg[0]/Q
                         net (fo=15, routed)          0.359     3.347    PRS[0]
    SLICE_X50Y50         LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.212     3.559 r  status[3]_i_1/O
                         net (fo=4, routed)           0.345     3.904    status
    SLICE_X49Y50         FDRE                                         r  status_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    AA13                                              0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.495    20.495 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    20.554    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    20.586 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.235    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.310 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.056    22.366    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  status_reg[2]/C
                         clock pessimism              0.383    22.749    
                         clock uncertainty           -0.035    22.714    
    SLICE_X49Y50         FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.050    22.664    status_reg[2]
  -------------------------------------------------------------------
                         required time                         22.664    
                         arrival time                          -3.904    
  -------------------------------------------------------------------
                         slack                                 18.760    

Slack (MET) :             18.760ns  (required time - arrival time)
  Source:                 PRS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            status_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.327ns (31.717%)  route 0.704ns (68.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.366ns = ( 22.366 - 20.000 ) 
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.198ns (routing 0.002ns, distribution 1.196ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.002ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.707     0.707 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.799    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.842 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.592    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.675 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.198     2.873    CLK_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  PRS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.988 r  PRS_reg[0]/Q
                         net (fo=15, routed)          0.359     3.347    PRS[0]
    SLICE_X50Y50         LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.212     3.559 r  status[3]_i_1/O
                         net (fo=4, routed)           0.345     3.904    status
    SLICE_X49Y50         FDRE                                         r  status_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    AA13                                              0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.495    20.495 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    20.554    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    20.586 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.235    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.310 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.056    22.366    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  status_reg[3]/C
                         clock pessimism              0.383    22.749    
                         clock uncertainty           -0.035    22.714    
    SLICE_X49Y50         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.050    22.664    status_reg[3]
  -------------------------------------------------------------------
                         required time                         22.664    
                         arrival time                          -3.904    
  -------------------------------------------------------------------
                         slack                                 18.760    

Slack (MET) :             18.793ns  (required time - arrival time)
  Source:                 PRS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.306ns (30.723%)  route 0.690ns (69.277%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 22.362 - 20.000 ) 
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.198ns (routing 0.002ns, distribution 1.196ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.002ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.707     0.707 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.799    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.842 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.592    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.675 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.198     2.873    CLK_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  PRS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.988 r  PRS_reg[0]/Q
                         net (fo=15, routed)          0.365     3.353    PRS[0]
    SLICE_X50Y50         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.191     3.544 r  result[3]_i_1/O
                         net (fo=4, routed)           0.325     3.869    result[3]_i_1_n_0
    SLICE_X49Y51         FDRE                                         r  result_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    AA13                                              0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.495    20.495 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    20.554    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    20.586 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.235    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.310 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.052    22.362    CLK_IBUF_BUFG
    SLICE_X49Y51         FDRE                                         r  result_reg[0]/C
                         clock pessimism              0.383    22.745    
                         clock uncertainty           -0.035    22.710    
    SLICE_X49Y51         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.048    22.662    result_reg[0]
  -------------------------------------------------------------------
                         required time                         22.662    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                 18.793    

Slack (MET) :             18.797ns  (required time - arrival time)
  Source:                 PRS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.306ns (30.816%)  route 0.687ns (69.184%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 22.362 - 20.000 ) 
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.198ns (routing 0.002ns, distribution 1.196ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.002ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.707     0.707 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.799    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.842 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.592    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.675 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.198     2.873    CLK_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  PRS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.988 r  PRS_reg[0]/Q
                         net (fo=15, routed)          0.365     3.353    PRS[0]
    SLICE_X50Y50         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.191     3.544 r  result[3]_i_1/O
                         net (fo=4, routed)           0.322     3.866    result[3]_i_1_n_0
    SLICE_X49Y51         FDRE                                         r  result_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    AA13                                              0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.495    20.495 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    20.554    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    20.586 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.235    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.310 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.052    22.362    CLK_IBUF_BUFG
    SLICE_X49Y51         FDRE                                         r  result_reg[3]/C
                         clock pessimism              0.383    22.745    
                         clock uncertainty           -0.035    22.710    
    SLICE_X49Y51         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    22.663    result_reg[3]
  -------------------------------------------------------------------
                         required time                         22.663    
                         arrival time                          -3.866    
  -------------------------------------------------------------------
                         slack                                 18.797    

Slack (MET) :             18.879ns  (required time - arrival time)
  Source:                 PRS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.306ns (33.370%)  route 0.611ns (66.630%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns = ( 22.368 - 20.000 ) 
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.198ns (routing 0.002ns, distribution 1.196ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.002ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.707     0.707 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.799    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.842 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.592    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.675 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.198     2.873    CLK_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  PRS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.988 r  PRS_reg[0]/Q
                         net (fo=15, routed)          0.365     3.353    PRS[0]
    SLICE_X50Y50         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.191     3.544 r  result[3]_i_1/O
                         net (fo=4, routed)           0.246     3.790    result[3]_i_1_n_0
    SLICE_X49Y50         FDRE                                         r  result_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    AA13                                              0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.495    20.495 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    20.554    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    20.586 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.235    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.310 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.058    22.368    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  result_reg[1]/C
                         clock pessimism              0.383    22.751    
                         clock uncertainty           -0.035    22.716    
    SLICE_X49Y50         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    22.669    result_reg[1]
  -------------------------------------------------------------------
                         required time                         22.669    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                 18.879    

Slack (MET) :             18.879ns  (required time - arrival time)
  Source:                 PRS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.306ns (33.370%)  route 0.611ns (66.630%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns = ( 22.368 - 20.000 ) 
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.198ns (routing 0.002ns, distribution 1.196ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.002ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.707     0.707 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.799    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.842 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.592    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.675 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.198     2.873    CLK_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  PRS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.988 r  PRS_reg[0]/Q
                         net (fo=15, routed)          0.365     3.353    PRS[0]
    SLICE_X50Y50         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.191     3.544 r  result[3]_i_1/O
                         net (fo=4, routed)           0.246     3.790    result[3]_i_1_n_0
    SLICE_X49Y50         FDRE                                         r  result_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    AA13                                              0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.495    20.495 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    20.554    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    20.586 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.235    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.310 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.058    22.368    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  result_reg[2]/C
                         clock pessimism              0.383    22.751    
                         clock uncertainty           -0.035    22.716    
    SLICE_X49Y50         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047    22.669    result_reg[2]
  -------------------------------------------------------------------
                         required time                         22.669    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                 18.879    

Slack (MET) :             18.897ns  (required time - arrival time)
  Source:                 PRS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.415ns (41.294%)  route 0.590ns (58.706%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns = ( 22.368 - 20.000 ) 
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.198ns (routing 0.002ns, distribution 1.196ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.002ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.707     0.707 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.799    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.842 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.592    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.675 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.198     2.873    CLK_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  PRS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.988 r  PRS_reg[0]/Q
                         net (fo=15, routed)          0.411     3.399    PRS[0]
    SLICE_X49Y51         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.115     3.514 r  result[2]_i_2/O
                         net (fo=1, routed)           0.150     3.664    result[2]_i_2_n_0
    SLICE_X49Y50         LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     3.849 r  result[2]_i_1/O
                         net (fo=1, routed)           0.029     3.878    result[2]
    SLICE_X49Y50         FDRE                                         r  result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    AA13                                              0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.495    20.495 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    20.554    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    20.586 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.235    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.310 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.058    22.368    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  result_reg[2]/C
                         clock pessimism              0.383    22.751    
                         clock uncertainty           -0.035    22.716    
    SLICE_X49Y50         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    22.775    result_reg[2]
  -------------------------------------------------------------------
                         required time                         22.775    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                 18.897    

Slack (MET) :             18.968ns  (required time - arrival time)
  Source:                 PRS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.362ns (39.009%)  route 0.566ns (60.991%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 22.362 - 20.000 ) 
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.198ns (routing 0.002ns, distribution 1.196ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.002ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.707     0.707 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.799    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.842 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.592    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.675 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.198     2.873    CLK_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  PRS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.988 f  PRS_reg[0]/Q
                         net (fo=15, routed)          0.411     3.399    PRS[0]
    SLICE_X49Y51         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.115     3.514 r  result[3]_i_3/O
                         net (fo=1, routed)           0.128     3.642    result[3]_i_3_n_0
    SLICE_X49Y51         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     3.774 r  result[3]_i_2/O
                         net (fo=1, routed)           0.027     3.801    result[3]
    SLICE_X49Y51         FDRE                                         r  result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    AA13                                              0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.495    20.495 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    20.554    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    20.586 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.235    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.310 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.052    22.362    CLK_IBUF_BUFG
    SLICE_X49Y51         FDRE                                         r  result_reg[3]/C
                         clock pessimism              0.383    22.745    
                         clock uncertainty           -0.035    22.710    
    SLICE_X49Y51         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    22.769    result_reg[3]
  -------------------------------------------------------------------
                         required time                         22.769    
                         arrival time                          -3.801    
  -------------------------------------------------------------------
                         slack                                 18.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 PRS_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.101ns (49.754%)  route 0.102ns (50.246%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.667ns
    Source Clock Delay      (SCD):    1.240ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Net Delay (Source):      0.502ns (routing 0.002ns, distribution 0.500ns)
  Clock Net Delay (Destination): 0.586ns (routing 0.002ns, distribution 0.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.321     0.321 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.346    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.361 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.711    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.738 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.502     1.240    CLK_IBUF_BUFG
    SLICE_X50Y51         FDSE                                         r  PRS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.289 r  PRS_reg[3]/Q
                         net (fo=12, routed)          0.086     1.375    PRS[3]
    SLICE_X49Y50         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.052     1.427 r  result[2]_i_1/O
                         net (fo=1, routed)           0.016     1.443    result[2]
    SLICE_X49Y50         FDRE                                         r  result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.577     0.577 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.619    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.641 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.050    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.081 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.586     1.667    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  result_reg[2]/C
                         clock pessimism             -0.353     1.314    
    SLICE_X49Y50         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.370    result_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 PRS_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.102ns (50.000%)  route 0.102ns (50.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.667ns
    Source Clock Delay      (SCD):    1.240ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Net Delay (Source):      0.502ns (routing 0.002ns, distribution 0.500ns)
  Clock Net Delay (Destination): 0.586ns (routing 0.002ns, distribution 0.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.321     0.321 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.346    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.361 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.711    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.738 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.502     1.240    CLK_IBUF_BUFG
    SLICE_X50Y51         FDSE                                         r  PRS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.289 r  PRS_reg[3]/Q
                         net (fo=12, routed)          0.086     1.375    PRS[3]
    SLICE_X49Y50         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.053     1.428 r  result[1]_i_1/O
                         net (fo=1, routed)           0.016     1.444    result[1]
    SLICE_X49Y50         FDRE                                         r  result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.577     0.577 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.619    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.641 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.050    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.081 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.586     1.667    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  result_reg[1]/C
                         clock pessimism             -0.353     1.314    
    SLICE_X49Y50         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.370    result_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 status_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.048ns (29.091%)  route 0.117ns (70.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.667ns
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Net Delay (Source):      0.499ns (routing 0.002ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.586ns (routing 0.002ns, distribution 0.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.321     0.321 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.346    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.361 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.711    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.738 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.499     1.237    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  status_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.285 r  status_reg[2]/Q
                         net (fo=1, routed)           0.117     1.402    p_1_in[6]
    SLICE_X49Y50         FDRE                                         r  out_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.577     0.577 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.619    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.641 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.050    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.081 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.586     1.667    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  out_data_reg[6]/C
                         clock pessimism             -0.396     1.271    
    SLICE_X49Y50         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     1.327    out_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 PRS_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            status_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.049ns (23.333%)  route 0.161ns (76.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    1.240ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Net Delay (Source):      0.502ns (routing 0.002ns, distribution 0.500ns)
  Clock Net Delay (Destination): 0.583ns (routing 0.002ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.321     0.321 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.346    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.361 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.711    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.738 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.502     1.240    CLK_IBUF_BUFG
    SLICE_X50Y51         FDSE                                         r  PRS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.289 r  PRS_reg[3]/Q
                         net (fo=12, routed)          0.161     1.450    PRS[3]
    SLICE_X49Y50         FDRE                                         r  status_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.577     0.577 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.619    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.641 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.050    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.081 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.583     1.664    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  status_reg[3]/C
                         clock pessimism             -0.353     1.311    
    SLICE_X49Y50         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.366    status_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.049ns (27.841%)  route 0.127ns (72.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Net Delay (Source):      0.501ns (routing 0.002ns, distribution 0.499ns)
  Clock Net Delay (Destination): 0.583ns (routing 0.002ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.321     0.321 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.346    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.361 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.711    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.738 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.501     1.239    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.288 r  result_reg[1]/Q
                         net (fo=1, routed)           0.127     1.415    p_1_in[1]
    SLICE_X49Y50         FDRE                                         r  out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.577     0.577 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.619    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.641 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.050    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.081 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.583     1.664    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  out_data_reg[1]/C
                         clock pessimism             -0.396     1.268    
    SLICE_X49Y50         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.324    out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 PRS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            status_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.049ns (22.072%)  route 0.173ns (77.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    1.240ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Net Delay (Source):      0.502ns (routing 0.002ns, distribution 0.500ns)
  Clock Net Delay (Destination): 0.583ns (routing 0.002ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.321     0.321 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.346    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.361 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.711    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.738 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.502     1.240    CLK_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  PRS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.289 r  PRS_reg[1]/Q
                         net (fo=16, routed)          0.173     1.462    PRS[1]
    SLICE_X49Y50         FDRE                                         r  status_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.577     0.577 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.619    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.641 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.050    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.081 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.583     1.664    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  status_reg[1]/C
                         clock pessimism             -0.353     1.311    
    SLICE_X49Y50         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     1.367    status_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 PRS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            status_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.049ns (21.304%)  route 0.181ns (78.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    1.240ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Net Delay (Source):      0.502ns (routing 0.002ns, distribution 0.500ns)
  Clock Net Delay (Destination): 0.583ns (routing 0.002ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.321     0.321 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.346    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.361 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.711    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.738 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.502     1.240    CLK_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  PRS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.289 r  PRS_reg[2]/Q
                         net (fo=12, routed)          0.181     1.470    PRS[2]
    SLICE_X49Y50         FDRE                                         r  status_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.577     0.577 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.619    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.641 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.050    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.081 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.583     1.664    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  status_reg[2]/C
                         clock pessimism             -0.353     1.311    
    SLICE_X49Y50         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     1.366    status_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.049ns (23.558%)  route 0.159ns (76.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    1.235ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Net Delay (Source):      0.497ns (routing 0.002ns, distribution 0.495ns)
  Clock Net Delay (Destination): 0.583ns (routing 0.002ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.321     0.321 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.346    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.361 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.711    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.738 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.497     1.235    CLK_IBUF_BUFG
    SLICE_X49Y51         FDRE                                         r  result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.284 r  result_reg[3]/Q
                         net (fo=1, routed)           0.159     1.443    p_1_in[3]
    SLICE_X49Y50         FDRE                                         r  out_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.577     0.577 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.619    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.641 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.050    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.081 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.583     1.664    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  out_data_reg[3]/C
                         clock pessimism             -0.384     1.280    
    SLICE_X49Y50         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.336    out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 PRS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            status_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.049ns (20.165%)  route 0.194ns (79.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    1.240ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Net Delay (Source):      0.502ns (routing 0.002ns, distribution 0.500ns)
  Clock Net Delay (Destination): 0.583ns (routing 0.002ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.321     0.321 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.346    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.361 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.711    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.738 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.502     1.240    CLK_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  PRS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.289 r  PRS_reg[0]/Q
                         net (fo=15, routed)          0.194     1.483    PRS[0]
    SLICE_X49Y50         FDRE                                         r  status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.577     0.577 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.619    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.641 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.050    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.081 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.583     1.664    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  status_reg[0]/C
                         clock pessimism             -0.353     1.311    
    SLICE_X49Y50         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     1.367    status_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.048ns (25.532%)  route 0.140ns (74.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.667ns
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Net Delay (Source):      0.501ns (routing 0.002ns, distribution 0.499ns)
  Clock Net Delay (Destination): 0.586ns (routing 0.002ns, distribution 0.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.321     0.321 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.346    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.361 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.711    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.738 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.501     1.239    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.287 r  result_reg[2]/Q
                         net (fo=1, routed)           0.140     1.427    p_1_in[2]
    SLICE_X49Y50         FDRE                                         r  out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.577     0.577 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.619    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.641 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.050    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.081 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.586     1.667    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  out_data_reg[2]/C
                         clock pessimism             -0.423     1.244    
    SLICE_X49Y50         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.300    out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I  n/a            1.379         20.000      18.621     BUFGCE_X1Y0   CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         20.000      19.450     SLICE_X50Y50  PRS_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         20.000      19.450     SLICE_X50Y51  PRS_reg[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         20.000      19.450     SLICE_X50Y51  PRS_reg[2]/C
Min Period        n/a     FDSE/C    n/a            0.550         20.000      19.450     SLICE_X50Y51  PRS_reg[3]/C
Min Period        n/a     FDRE/C    n/a            0.550         20.000      19.450     SLICE_X49Y50  out_data_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         20.000      19.450     SLICE_X49Y50  out_data_reg[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         20.000      19.450     SLICE_X49Y50  out_data_reg[2]/C
Min Period        n/a     FDRE/C    n/a            0.550         20.000      19.450     SLICE_X49Y50  out_data_reg[3]/C
Min Period        n/a     FDRE/C    n/a            0.550         20.000      19.450     SLICE_X49Y50  out_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         10.000      9.725      SLICE_X50Y50  PRS_reg[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         10.000      9.725      SLICE_X50Y50  PRS_reg[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         10.000      9.725      SLICE_X50Y51  PRS_reg[1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         10.000      9.725      SLICE_X50Y51  PRS_reg[1]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         10.000      9.725      SLICE_X50Y51  PRS_reg[2]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         10.000      9.725      SLICE_X50Y51  PRS_reg[2]/C
Low Pulse Width   Slow    FDSE/C    n/a            0.275         10.000      9.725      SLICE_X50Y51  PRS_reg[3]/C
Low Pulse Width   Fast    FDSE/C    n/a            0.275         10.000      9.725      SLICE_X50Y51  PRS_reg[3]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         10.000      9.725      SLICE_X49Y50  out_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         10.000      9.725      SLICE_X49Y50  out_data_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         10.000      9.725      SLICE_X50Y50  PRS_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         10.000      9.725      SLICE_X50Y50  PRS_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         10.000      9.725      SLICE_X50Y51  PRS_reg[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         10.000      9.725      SLICE_X50Y51  PRS_reg[1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         10.000      9.725      SLICE_X50Y51  PRS_reg[2]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         10.000      9.725      SLICE_X50Y51  PRS_reg[2]/C
High Pulse Width  Slow    FDSE/C    n/a            0.275         10.000      9.725      SLICE_X50Y51  PRS_reg[3]/C
High Pulse Width  Fast    FDSE/C    n/a            0.275         10.000      9.725      SLICE_X50Y51  PRS_reg[3]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         10.000      9.725      SLICE_X49Y50  out_data_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         10.000      9.725      SLICE_X49Y50  out_data_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ing_data[4]
                            (input port)
  Destination:            NES_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.252ns  (logic 1.139ns (35.023%)  route 2.113ns (64.977%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  ing_data[4] (IN)
                         net (fo=0)                   0.000     0.000    ing_data_IBUF[4]_inst/I
    V12                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.714     0.714 r  ing_data_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.806    ing_data_IBUF[4]_inst/OUT
    V12                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.849 r  ing_data_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.470     2.319    ing_data_IBUF[4]
    SLICE_X50Y50         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.191     2.510 r  NES_reg[3]_i_4/O
                         net (fo=1, routed)           0.161     2.671    NES_reg[3]_i_4_n_0
    SLICE_X50Y51         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.191     2.862 r  NES_reg[3]_i_1/O
                         net (fo=1, routed)           0.390     3.252    NES_reg[3]_i_1_n_0
    SLICE_X50Y51         LDPE                                         r  NES_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ing_data[4]
                            (input port)
  Destination:            NES_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.220ns  (logic 1.085ns (33.694%)  route 2.135ns (66.306%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  ing_data[4] (IN)
                         net (fo=0)                   0.000     0.000    ing_data_IBUF[4]_inst/I
    V12                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.714     0.714 r  ing_data_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.806    ing_data_IBUF[4]_inst/OUT
    V12                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.849 r  ing_data_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.472     2.321    ing_data_IBUF[4]
    SLICE_X50Y50         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.192     2.513 r  NES_reg[2]_i_2/O
                         net (fo=1, routed)           0.195     2.708    NES_reg[2]_i_2_n_0
    SLICE_X50Y51         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136     2.844 r  NES_reg[2]_i_1/O
                         net (fo=1, routed)           0.376     3.220    NES_reg[2]_i_1_n_0
    SLICE_X50Y51         LDCE                                         r  NES_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ing_data[5]
                            (input port)
  Destination:            NES_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.084ns  (logic 1.008ns (32.686%)  route 2.076ns (67.314%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  ing_data[5] (IN)
                         net (fo=0)                   0.000     0.000    ing_data_IBUF[5]_inst/I
    V11                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.717     0.717 r  ing_data_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.809    ing_data_IBUF[5]_inst/OUT
    V11                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.852 r  ing_data_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.476     2.328    ing_data_IBUF[5]
    SLICE_X50Y50         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.133     2.461 r  NES_reg[1]_i_2/O
                         net (fo=1, routed)           0.125     2.586    NES_reg[1]_i_2_n_0
    SLICE_X50Y50         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.115     2.701 r  NES_reg[1]_i_1/O
                         net (fo=1, routed)           0.383     3.084    NES_reg[1]_i_1_n_0
    SLICE_X50Y51         LDCE                                         r  NES_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESETn
                            (input port)
  Destination:            NES_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.504ns  (logic 0.773ns (30.864%)  route 1.731ns (69.136%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  RESETn (IN)
                         net (fo=0)                   0.000     0.000    RESETn_IBUF_inst/I
    Y11                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.730     0.730 r  RESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.822    RESETn_IBUF_inst/OUT
    Y11                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.865 r  RESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=25, routed)          1.639     2.504    RESETn_IBUF
    SLICE_X50Y50         LDCE                                         f  NES_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESETn
                            (input port)
  Destination:            NES_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.495ns  (logic 0.773ns (30.975%)  route 1.722ns (69.025%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  RESETn (IN)
                         net (fo=0)                   0.000     0.000    RESETn_IBUF_inst/I
    Y11                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.730     0.730 r  RESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.822    RESETn_IBUF_inst/OUT
    Y11                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.865 r  RESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=25, routed)          1.630     2.495    RESETn_IBUF
    SLICE_X50Y51         LDCE                                         f  NES_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESETn
                            (input port)
  Destination:            NES_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.495ns  (logic 0.773ns (30.975%)  route 1.722ns (69.025%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  RESETn (IN)
                         net (fo=0)                   0.000     0.000    RESETn_IBUF_inst/I
    Y11                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.730     0.730 r  RESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.822    RESETn_IBUF_inst/OUT
    Y11                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.865 r  RESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=25, routed)          1.630     2.495    RESETn_IBUF
    SLICE_X50Y51         LDCE                                         f  NES_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESETn
                            (input port)
  Destination:            NES_reg[3]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.495ns  (logic 0.773ns (30.975%)  route 1.722ns (69.025%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  RESETn (IN)
                         net (fo=0)                   0.000     0.000    RESETn_IBUF_inst/I
    Y11                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.730     0.730 r  RESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.822    RESETn_IBUF_inst/OUT
    Y11                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.865 r  RESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=25, routed)          1.630     2.495    RESETn_IBUF
    SLICE_X50Y51         LDPE                                         f  NES_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ing_data[4]
                            (input port)
  Destination:            NES_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.426ns  (logic 0.948ns (39.075%)  route 1.478ns (60.925%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  ing_data[4] (IN)
                         net (fo=0)                   0.000     0.000    ing_data_IBUF[4]_inst/I
    V12                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.714     0.714 f  ing_data_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.806    ing_data_IBUF[4]_inst/OUT
    V12                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.849 f  ing_data_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.364     2.213    ing_data_IBUF[4]
    SLICE_X50Y50         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191     2.404 r  NES_reg[0]_i_1/O
                         net (fo=1, routed)           0.022     2.426    NES_reg[0]_i_1_n_0
    SLICE_X50Y50         LDCE                                         r  NES_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ing_data[7]
                            (input port)
  Destination:            NES_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.884ns  (logic 0.404ns (45.721%)  route 0.480ns (54.279%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  ing_data[7] (IN)
                         net (fo=0)                   0.000     0.000    ing_data_IBUF[7]_inst/I
    AA8                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.325     0.325 r  ing_data_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.350    ing_data_IBUF[7]_inst/OUT
    AA8                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.365 r  ing_data_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.443     0.808    ing_data_IBUF[7]
    SLICE_X50Y50         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.064     0.872 r  NES_reg[0]_i_1/O
                         net (fo=1, routed)           0.012     0.884    NES_reg[0]_i_1_n_0
    SLICE_X50Y50         LDCE                                         r  NES_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESETn
                            (input port)
  Destination:            NES_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 0.359ns (35.489%)  route 0.652ns (64.511%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  RESETn (IN)
                         net (fo=0)                   0.000     0.000    RESETn_IBUF_inst/I
    Y11                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.344     0.344 r  RESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.369    RESETn_IBUF_inst/OUT
    Y11                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.384 r  RESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=25, routed)          0.627     1.011    RESETn_IBUF
    SLICE_X50Y51         LDCE                                         f  NES_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESETn
                            (input port)
  Destination:            NES_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 0.359ns (35.489%)  route 0.652ns (64.511%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  RESETn (IN)
                         net (fo=0)                   0.000     0.000    RESETn_IBUF_inst/I
    Y11                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.344     0.344 r  RESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.369    RESETn_IBUF_inst/OUT
    Y11                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.384 r  RESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=25, routed)          0.627     1.011    RESETn_IBUF
    SLICE_X50Y51         LDCE                                         f  NES_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESETn
                            (input port)
  Destination:            NES_reg[3]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 0.359ns (35.489%)  route 0.652ns (64.511%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  RESETn (IN)
                         net (fo=0)                   0.000     0.000    RESETn_IBUF_inst/I
    Y11                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.344     0.344 r  RESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.369    RESETn_IBUF_inst/OUT
    Y11                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.384 r  RESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=25, routed)          0.627     1.011    RESETn_IBUF
    SLICE_X50Y51         LDPE                                         f  NES_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESETn
                            (input port)
  Destination:            NES_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.013ns  (logic 0.359ns (35.419%)  route 0.654ns (64.581%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  RESETn (IN)
                         net (fo=0)                   0.000     0.000    RESETn_IBUF_inst/I
    Y11                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.344     0.344 r  RESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.369    RESETn_IBUF_inst/OUT
    Y11                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.384 r  RESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=25, routed)          0.629     1.013    RESETn_IBUF
    SLICE_X50Y50         LDCE                                         f  NES_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ing_data[7]
                            (input port)
  Destination:            NES_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.137ns  (logic 0.448ns (39.419%)  route 0.689ns (60.581%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  ing_data[7] (IN)
                         net (fo=0)                   0.000     0.000    ing_data_IBUF[7]_inst/I
    AA8                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.325     0.325 r  ing_data_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.350    ing_data_IBUF[7]_inst/OUT
    AA8                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.365 r  ing_data_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.438     0.803    ing_data_IBUF[7]
    SLICE_X50Y50         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.063     0.866 r  NES_reg[1]_i_2/O
                         net (fo=1, routed)           0.063     0.929    NES_reg[1]_i_2_n_0
    SLICE_X50Y50         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.045     0.974 r  NES_reg[1]_i_1/O
                         net (fo=1, routed)           0.163     1.137    NES_reg[1]_i_1_n_0
    SLICE_X50Y51         LDCE                                         r  NES_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ing_data[7]
                            (input port)
  Destination:            NES_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.148ns  (logic 0.442ns (38.519%)  route 0.706ns (61.481%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  ing_data[7] (IN)
                         net (fo=0)                   0.000     0.000    ing_data_IBUF[7]_inst/I
    AA8                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.325     0.325 r  ing_data_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.350    ing_data_IBUF[7]_inst/OUT
    AA8                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.365 r  ing_data_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.432     0.797    ing_data_IBUF[7]
    SLICE_X50Y50         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.030     0.827 r  NES_reg[3]_i_4/O
                         net (fo=1, routed)           0.084     0.911    NES_reg[3]_i_4_n_0
    SLICE_X50Y51         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.072     0.983 r  NES_reg[3]_i_1/O
                         net (fo=1, routed)           0.165     1.148    NES_reg[3]_i_1_n_0
    SLICE_X50Y51         LDPE                                         r  NES_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ing_data[7]
                            (input port)
  Destination:            NES_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.155ns  (logic 0.428ns (37.074%)  route 0.727ns (62.926%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  ing_data[7] (IN)
                         net (fo=0)                   0.000     0.000    ing_data_IBUF[7]_inst/I
    AA8                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.325     0.325 r  ing_data_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.350    ing_data_IBUF[7]_inst/OUT
    AA8                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.365 r  ing_data_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.434     0.799    ing_data_IBUF[7]
    SLICE_X50Y50         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.031     0.830 r  NES_reg[2]_i_2/O
                         net (fo=1, routed)           0.095     0.925    NES_reg[2]_i_2_n_0
    SLICE_X50Y51         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.057     0.982 r  NES_reg[2]_i_1/O
                         net (fo=1, routed)           0.173     1.155    NES_reg[2]_i_1_n_0
    SLICE_X50Y51         LDCE                                         r  NES_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.883ns  (logic 1.274ns (44.181%)  route 1.609ns (55.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.002ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.707     0.707 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.799    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.842 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.592    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.675 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.202     2.877    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  out_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.994 r  out_data_reg[5]/Q
                         net (fo=1, routed)           1.609     4.603    out_data_OBUF[5]
    AC8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.157     5.760 r  out_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.760    out_data[5]
    AC8                                                               r  out_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.870ns  (logic 1.286ns (44.804%)  route 1.584ns (55.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.197ns (routing 0.002ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.707     0.707 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.799    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.842 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.592    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.675 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.197     2.872    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  out_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     2.986 r  out_data_reg[3]/Q
                         net (fo=1, routed)           1.584     4.570    out_data_OBUF[3]
    AB10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.172     5.742 r  out_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.742    out_data[3]
    AB10                                                              r  out_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.847ns  (logic 1.300ns (45.657%)  route 1.547ns (54.343%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.002ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.707     0.707 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.799    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.842 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.592    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.675 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.202     2.877    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  out_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.994 r  out_data_reg[7]/Q
                         net (fo=1, routed)           1.547     4.541    out_data_OBUF[7]
    AE10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.183     5.724 r  out_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.724    out_data[7]
    AE10                                                              r  out_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.752ns  (logic 1.289ns (46.835%)  route 1.463ns (53.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.197ns (routing 0.002ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.707     0.707 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.799    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.842 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.592    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.675 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.197     2.872    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  out_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.986 r  out_data_reg[4]/Q
                         net (fo=1, routed)           1.463     4.449    out_data_OBUF[4]
    AB9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.175     5.624 r  out_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.624    out_data[4]
    AB9                                                               r  out_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.734ns  (logic 1.274ns (46.605%)  route 1.460ns (53.395%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.002ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.707     0.707 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.799    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.842 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.592    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.675 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.202     2.877    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  out_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.995 r  out_data_reg[6]/Q
                         net (fo=1, routed)           1.460     4.455    out_data_OBUF[6]
    AD8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.156     5.611 r  out_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.611    out_data[6]
    AD8                                                               r  out_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.732ns  (logic 1.256ns (45.974%)  route 1.476ns (54.026%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.002ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.707     0.707 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.799    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.842 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.592    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.675 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.202     2.877    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  out_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.994 r  out_data_reg[2]/Q
                         net (fo=1, routed)           1.476     4.470    out_data_OBUF[2]
    AA9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.139     5.609 r  out_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.609    out_data[2]
    AA9                                                               r  out_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.680ns  (logic 1.253ns (46.757%)  route 1.427ns (53.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.197ns (routing 0.002ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.707     0.707 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.799    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.842 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.592    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.675 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.197     2.872    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  out_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.986 r  out_data_reg[1]/Q
                         net (fo=1, routed)           1.427     4.413    out_data_OBUF[1]
    AA10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.139     5.552 r  out_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.552    out_data[1]
    AA10                                                              r  out_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.615ns  (logic 1.281ns (48.993%)  route 1.334ns (51.007%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.197ns (routing 0.002ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.707     0.707 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.799    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.842 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.592    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.675 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.197     2.872    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  out_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.986 r  out_data_reg[0]/Q
                         net (fo=1, routed)           1.334     4.320    out_data_OBUF[0]
    Y10                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.167     5.487 r  out_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.487    out_data[0]
    Y10                                                               r  out_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PRS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            NES_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.269ns  (logic 0.483ns (38.061%)  route 0.786ns (61.939%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.198ns (routing 0.002ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.707     0.707 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.799    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.842 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.592    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.675 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.198     2.873    CLK_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  PRS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.988 f  PRS_reg[0]/Q
                         net (fo=15, routed)          0.235     3.223    PRS[0]
    SLICE_X50Y50         LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     3.400 r  NES_reg[3]_i_4/O
                         net (fo=1, routed)           0.161     3.561    NES_reg[3]_i_4_n_0
    SLICE_X50Y51         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.191     3.752 r  NES_reg[3]_i_1/O
                         net (fo=1, routed)           0.390     4.142    NES_reg[3]_i_1_n_0
    SLICE_X50Y51         LDPE                                         r  NES_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PRS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            NES_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.240ns  (logic 0.429ns (34.597%)  route 0.811ns (65.403%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.198ns (routing 0.002ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.707     0.707 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.799    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.842 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.592    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.675 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.198     2.873    CLK_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  PRS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.988 f  PRS_reg[0]/Q
                         net (fo=15, routed)          0.240     3.228    PRS[0]
    SLICE_X50Y50         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.178     3.406 r  NES_reg[2]_i_2/O
                         net (fo=1, routed)           0.195     3.601    NES_reg[2]_i_2_n_0
    SLICE_X50Y51         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136     3.737 r  NES_reg[2]_i_1/O
                         net (fo=1, routed)           0.376     4.113    NES_reg[2]_i_1_n_0
    SLICE_X50Y51         LDCE                                         r  NES_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PRS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            NES_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.119ns  (logic 0.065ns (54.622%)  route 0.054ns (45.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.502ns (routing 0.002ns, distribution 0.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.321     0.321 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.346    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.361 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.711    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.738 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.502     1.240    CLK_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  PRS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.289 f  PRS_reg[1]/Q
                         net (fo=16, routed)          0.042     1.331    PRS[1]
    SLICE_X50Y50         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.016     1.347 r  NES_reg[0]_i_1/O
                         net (fo=1, routed)           0.012     1.359    NES_reg[0]_i_1_n_0
    SLICE_X50Y50         LDCE                                         r  NES_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PRS_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            NES_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.080ns (28.269%)  route 0.203ns (71.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.502ns (routing 0.002ns, distribution 0.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.321     0.321 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.346    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.361 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.711    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.738 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.502     1.240    CLK_IBUF_BUFG
    SLICE_X50Y51         FDSE                                         r  PRS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.289 f  PRS_reg[3]/Q
                         net (fo=12, routed)          0.038     1.327    PRS[3]
    SLICE_X50Y51         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.031     1.358 r  NES_reg[3]_i_1/O
                         net (fo=1, routed)           0.165     1.523    NES_reg[3]_i_1_n_0
    SLICE_X50Y51         LDPE                                         r  NES_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PRS_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            NES_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.089ns (29.667%)  route 0.211ns (70.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.502ns (routing 0.002ns, distribution 0.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.321     0.321 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.346    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.361 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.711    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.738 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.502     1.240    CLK_IBUF_BUFG
    SLICE_X50Y51         FDSE                                         r  PRS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.289 f  PRS_reg[3]/Q
                         net (fo=12, routed)          0.038     1.327    PRS[3]
    SLICE_X50Y51         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.040     1.367 r  NES_reg[2]_i_1/O
                         net (fo=1, routed)           0.173     1.540    NES_reg[2]_i_1_n_0
    SLICE_X50Y51         LDCE                                         r  NES_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PRS_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            NES_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.079ns (24.534%)  route 0.243ns (75.466%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.502ns (routing 0.002ns, distribution 0.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.321     0.321 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.346    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.361 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.711    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.738 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.502     1.240    CLK_IBUF_BUFG
    SLICE_X50Y51         FDSE                                         r  PRS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.289 f  PRS_reg[3]/Q
                         net (fo=12, routed)          0.080     1.369    PRS[3]
    SLICE_X50Y50         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.030     1.399 r  NES_reg[1]_i_1/O
                         net (fo=1, routed)           0.163     1.562    NES_reg[1]_i_1_n_0
    SLICE_X50Y51         LDCE                                         r  NES_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.110ns  (logic 0.564ns (50.821%)  route 0.546ns (49.179%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.499ns (routing 0.002ns, distribution 0.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.321     0.321 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.346    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.361 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.711    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.738 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.499     1.237    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  out_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.285 r  out_data_reg[0]/Q
                         net (fo=1, routed)           0.546     1.831    out_data_OBUF[0]
    Y10                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.516     2.347 r  out_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.347    out_data[0]
    Y10                                                               r  out_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.129ns  (logic 0.536ns (47.492%)  route 0.593ns (52.508%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.499ns (routing 0.002ns, distribution 0.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.321     0.321 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.346    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.361 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.711    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.738 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.499     1.237    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  out_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.285 r  out_data_reg[1]/Q
                         net (fo=1, routed)           0.593     1.878    out_data_OBUF[1]
    AA10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.488     2.366 r  out_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.366    out_data[1]
    AA10                                                              r  out_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.128ns  (logic 0.537ns (47.616%)  route 0.591ns (52.384%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.501ns (routing 0.002ns, distribution 0.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.321     0.321 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.346    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.361 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.711    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.738 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.501     1.239    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  out_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.288 r  out_data_reg[2]/Q
                         net (fo=1, routed)           0.591     1.879    out_data_OBUF[2]
    AA9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.488     2.367 r  out_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.367    out_data[2]
    AA9                                                               r  out_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.163ns  (logic 0.553ns (47.564%)  route 0.610ns (52.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.501ns (routing 0.002ns, distribution 0.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.321     0.321 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.346    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.361 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.711    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.738 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.501     1.239    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  out_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.287 r  out_data_reg[6]/Q
                         net (fo=1, routed)           0.610     1.897    out_data_OBUF[6]
    AD8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.505     2.402 r  out_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.402    out_data[6]
    AD8                                                               r  out_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.183ns  (logic 0.573ns (48.419%)  route 0.610ns (51.581%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.499ns (routing 0.002ns, distribution 0.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.321     0.321 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.346    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.361 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.711    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.738 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.499     1.237    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  out_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.286 r  out_data_reg[4]/Q
                         net (fo=1, routed)           0.610     1.896    out_data_OBUF[4]
    AB9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.524     2.420 r  out_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.420    out_data[4]
    AB9                                                               r  out_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.218ns  (logic 0.554ns (45.465%)  route 0.664ns (54.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.501ns (routing 0.002ns, distribution 0.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.321     0.321 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.346    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.361 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.711    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.738 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.501     1.239    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  out_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.287 r  out_data_reg[5]/Q
                         net (fo=1, routed)           0.664     1.951    out_data_OBUF[5]
    AC8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.506     2.457 r  out_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.457    out_data[5]
    AC8                                                               r  out_data[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ing_data[1]
                            (input port)
  Destination:            result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.818ns  (logic 1.143ns (40.554%)  route 1.675ns (59.446%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.058ns (routing 0.002ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W10                                               0.000     0.000 r  ing_data[1] (IN)
                         net (fo=0)                   0.000     0.000    ing_data_IBUF[1]_inst/I
    W10                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.730     0.730 r  ing_data_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.822    ing_data_IBUF[1]_inst/OUT
    W10                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.865 r  ing_data_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           1.404     2.269    ing_data_IBUF[1]
    SLICE_X49Y51         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.185     2.454 r  result[2]_i_2/O
                         net (fo=1, routed)           0.150     2.604    result[2]_i_2_n_0
    SLICE_X49Y50         LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     2.789 r  result[2]_i_1/O
                         net (fo=1, routed)           0.029     2.818    result[2]
    SLICE_X49Y50         FDRE                                         r  result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.495     0.495 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.554    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.586 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.235    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.310 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.058     2.368    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  result_reg[2]/C

Slack:                    inf
  Source:                 ing_data[1]
                            (input port)
  Destination:            result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.740ns  (logic 1.090ns (39.774%)  route 1.650ns (60.226%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.052ns (routing 0.002ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W10                                               0.000     0.000 f  ing_data[1] (IN)
                         net (fo=0)                   0.000     0.000    ing_data_IBUF[1]_inst/I
    W10                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.730     0.730 f  ing_data_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.822    ing_data_IBUF[1]_inst/OUT
    W10                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.865 f  ing_data_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           1.403     2.268    ing_data_IBUF[1]
    SLICE_X49Y51         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185     2.453 r  result[3]_i_3/O
                         net (fo=1, routed)           0.128     2.581    result[3]_i_3_n_0
    SLICE_X49Y51         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     2.713 r  result[3]_i_2/O
                         net (fo=1, routed)           0.027     2.740    result[3]
    SLICE_X49Y51         FDRE                                         r  result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.495     0.495 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.554    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.586 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.235    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.310 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.052     2.362    CLK_IBUF_BUFG
    SLICE_X49Y51         FDRE                                         r  result_reg[3]/C

Slack:                    inf
  Source:                 ing_data[1]
                            (input port)
  Destination:            result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.664ns  (logic 0.928ns (34.827%)  route 1.736ns (65.173%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.058ns (routing 0.002ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W10                                               0.000     0.000 r  ing_data[1] (IN)
                         net (fo=0)                   0.000     0.000    ing_data_IBUF[1]_inst/I
    W10                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.730     0.730 r  ing_data_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.822    ing_data_IBUF[1]_inst/OUT
    W10                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.865 r  ing_data_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           1.481     2.346    ing_data_IBUF[1]
    SLICE_X49Y51         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     2.386 r  result[1]_i_2/O
                         net (fo=1, routed)           0.136     2.522    result[1]_i_2_n_0
    SLICE_X49Y50         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.115     2.637 r  result[1]_i_1/O
                         net (fo=1, routed)           0.027     2.664    result[1]
    SLICE_X49Y50         FDRE                                         r  result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.495     0.495 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.554    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.586 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.235    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.310 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.058     2.368    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  result_reg[1]/C

Slack:                    inf
  Source:                 ing_data[1]
                            (input port)
  Destination:            result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.642ns  (logic 0.963ns (36.442%)  route 1.679ns (63.558%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.052ns (routing 0.002ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W10                                               0.000     0.000 r  ing_data[1] (IN)
                         net (fo=0)                   0.000     0.000    ing_data_IBUF[1]_inst/I
    W10                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.730     0.730 r  ing_data_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.822    ing_data_IBUF[1]_inst/OUT
    W10                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.865 r  ing_data_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           1.483     2.348    ing_data_IBUF[1]
    SLICE_X49Y51         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     2.388 r  result[0]_i_2/O
                         net (fo=1, routed)           0.069     2.457    result[0]_i_2_n_0
    SLICE_X49Y51         LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.150     2.607 r  result[0]_i_1/O
                         net (fo=1, routed)           0.035     2.642    result[0]
    SLICE_X49Y51         FDRE                                         r  result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.495     0.495 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.554    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.586 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.235    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.310 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.052     2.362    CLK_IBUF_BUFG
    SLICE_X49Y51         FDRE                                         r  result_reg[0]/C

Slack:                    inf
  Source:                 RESETn
                            (input port)
  Destination:            PRS_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.510ns  (logic 0.773ns (30.790%)  route 1.737ns (69.210%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.058ns (routing 0.002ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  RESETn (IN)
                         net (fo=0)                   0.000     0.000    RESETn_IBUF_inst/I
    Y11                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.730     0.730 f  RESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.822    RESETn_IBUF_inst/OUT
    Y11                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.865 f  RESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=25, routed)          1.645     2.510    RESETn_IBUF
    SLICE_X50Y50         FDRE                                         r  PRS_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.495     0.495 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.554    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.586 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.235    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.310 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.058     2.368    CLK_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  PRS_reg[0]/C

Slack:                    inf
  Source:                 RESETn
                            (input port)
  Destination:            PRS_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.501ns  (logic 0.773ns (30.901%)  route 1.728ns (69.099%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.058ns (routing 0.002ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  RESETn (IN)
                         net (fo=0)                   0.000     0.000    RESETn_IBUF_inst/I
    Y11                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.730     0.730 f  RESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.822    RESETn_IBUF_inst/OUT
    Y11                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.865 f  RESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=25, routed)          1.636     2.501    RESETn_IBUF
    SLICE_X50Y51         FDRE                                         r  PRS_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.495     0.495 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.554    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.586 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.235    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.310 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.058     2.368    CLK_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  PRS_reg[1]/C

Slack:                    inf
  Source:                 RESETn
                            (input port)
  Destination:            PRS_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.501ns  (logic 0.773ns (30.901%)  route 1.728ns (69.099%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.058ns (routing 0.002ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  RESETn (IN)
                         net (fo=0)                   0.000     0.000    RESETn_IBUF_inst/I
    Y11                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.730     0.730 f  RESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.822    RESETn_IBUF_inst/OUT
    Y11                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.865 f  RESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=25, routed)          1.636     2.501    RESETn_IBUF
    SLICE_X50Y51         FDRE                                         r  PRS_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.495     0.495 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.554    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.586 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.235    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.310 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.058     2.368    CLK_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  PRS_reg[2]/C

Slack:                    inf
  Source:                 RESETn
                            (input port)
  Destination:            PRS_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.501ns  (logic 0.773ns (30.901%)  route 1.728ns (69.099%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.058ns (routing 0.002ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  RESETn (IN)
                         net (fo=0)                   0.000     0.000    RESETn_IBUF_inst/I
    Y11                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.730     0.730 f  RESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.822    RESETn_IBUF_inst/OUT
    Y11                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.865 f  RESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=25, routed)          1.636     2.501    RESETn_IBUF
    SLICE_X50Y51         FDSE                                         r  PRS_reg[3]/S  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.495     0.495 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.554    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.586 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.235    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.310 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.058     2.368    CLK_IBUF_BUFG
    SLICE_X50Y51         FDSE                                         r  PRS_reg[3]/C

Slack:                    inf
  Source:                 RESETn
                            (input port)
  Destination:            result_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.413ns  (logic 0.773ns (32.028%)  route 1.640ns (67.972%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.052ns (routing 0.002ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  RESETn (IN)
                         net (fo=0)                   0.000     0.000    RESETn_IBUF_inst/I
    Y11                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.730     0.730 f  RESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.822    RESETn_IBUF_inst/OUT
    Y11                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.865 f  RESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=25, routed)          1.548     2.413    RESETn_IBUF
    SLICE_X49Y51         FDRE                                         r  result_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.495     0.495 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.554    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.586 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.235    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.310 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.052     2.362    CLK_IBUF_BUFG
    SLICE_X49Y51         FDRE                                         r  result_reg[0]/C

Slack:                    inf
  Source:                 RESETn
                            (input port)
  Destination:            result_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.413ns  (logic 0.773ns (32.028%)  route 1.640ns (67.972%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.052ns (routing 0.002ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  RESETn (IN)
                         net (fo=0)                   0.000     0.000    RESETn_IBUF_inst/I
    Y11                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.730     0.730 f  RESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.822    RESETn_IBUF_inst/OUT
    Y11                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.865 f  RESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=25, routed)          1.548     2.413    RESETn_IBUF
    SLICE_X49Y51         FDRE                                         r  result_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.495     0.495 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.554    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.586 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     1.235    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.310 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          1.052     2.362    CLK_IBUF_BUFG
    SLICE_X49Y51         FDRE                                         r  result_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 NES_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            PRS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.186ns  (logic 0.046ns (24.731%)  route 0.140ns (75.269%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.583ns (routing 0.002ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         LDCE                         0.000     0.000 r  NES_reg[0]/G
    SLICE_X50Y50         LDCE (EnToQ_HFF2_SLICEM_G_Q)
                                                      0.046     0.046 r  NES_reg[0]/Q
                         net (fo=1, routed)           0.140     0.186    NES[0]
    SLICE_X50Y50         FDRE                                         r  PRS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.577     0.577 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.619    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.641 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.050    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.081 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.583     1.664    CLK_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  PRS_reg[0]/C

Slack:                    inf
  Source:                 NES_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            PRS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.186ns  (logic 0.046ns (24.731%)  route 0.140ns (75.269%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.583ns (routing 0.002ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         LDCE                         0.000     0.000 r  NES_reg[1]/G
    SLICE_X50Y51         LDCE (EnToQ_EFF_SLICEM_G_Q)
                                                      0.046     0.046 r  NES_reg[1]/Q
                         net (fo=1, routed)           0.140     0.186    NES[1]
    SLICE_X50Y51         FDRE                                         r  PRS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.577     0.577 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.619    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.641 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.050    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.081 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.583     1.664    CLK_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  PRS_reg[1]/C

Slack:                    inf
  Source:                 NES_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            PRS_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.046ns (21.005%)  route 0.173ns (78.995%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.583ns (routing 0.002ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         LDPE                         0.000     0.000 r  NES_reg[3]/G
    SLICE_X50Y51         LDPE (EnToQ_FFF_SLICEM_G_Q)
                                                      0.046     0.046 r  NES_reg[3]/Q
                         net (fo=1, routed)           0.173     0.219    NES[3]
    SLICE_X50Y51         FDSE                                         r  PRS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.577     0.577 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.619    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.641 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.050    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.081 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.583     1.664    CLK_IBUF_BUFG
    SLICE_X50Y51         FDSE                                         r  PRS_reg[3]/C

Slack:                    inf
  Source:                 NES_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            PRS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.045ns (17.578%)  route 0.211ns (82.422%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.583ns (routing 0.002ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         LDCE                         0.000     0.000 r  NES_reg[2]/G
    SLICE_X50Y51         LDCE (EnToQ_EFF2_SLICEM_G_Q)
                                                      0.045     0.045 r  NES_reg[2]/Q
                         net (fo=1, routed)           0.211     0.256    NES[2]
    SLICE_X50Y51         FDRE                                         r  PRS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.577     0.577 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.619    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.641 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.050    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.081 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.583     1.664    CLK_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  PRS_reg[2]/C

Slack:                    inf
  Source:                 ing_data[3]
                            (input port)
  Destination:            result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.353ns (40.323%)  route 0.523ns (59.677%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.578ns (routing 0.002ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 r  ing_data[3] (IN)
                         net (fo=0)                   0.000     0.000    ing_data_IBUF[3]_inst/I
    W8                   INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.323     0.323 r  ing_data_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.348    ing_data_IBUF[3]_inst/OUT
    W8                   IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.363 r  ing_data_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           0.482     0.845    ing_data_IBUF[3]
    SLICE_X49Y51         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.015     0.860 r  result[3]_i_2/O
                         net (fo=1, routed)           0.016     0.876    result[3]
    SLICE_X49Y51         FDRE                                         r  result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.577     0.577 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.619    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.641 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.050    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.081 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.578     1.659    CLK_IBUF_BUFG
    SLICE_X49Y51         FDRE                                         r  result_reg[3]/C

Slack:                    inf
  Source:                 RESETn
                            (input port)
  Destination:            out_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.359ns (38.171%)  route 0.581ns (61.829%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.583ns (routing 0.002ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  RESETn (IN)
                         net (fo=0)                   0.000     0.000    RESETn_IBUF_inst/I
    Y11                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.344     0.344 f  RESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.369    RESETn_IBUF_inst/OUT
    Y11                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.384 f  RESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=25, routed)          0.556     0.940    RESETn_IBUF
    SLICE_X49Y50         FDRE                                         r  out_data_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.577     0.577 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.619    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.641 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.050    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.081 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.583     1.664    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  out_data_reg[0]/C

Slack:                    inf
  Source:                 RESETn
                            (input port)
  Destination:            out_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.359ns (38.171%)  route 0.581ns (61.829%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.583ns (routing 0.002ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  RESETn (IN)
                         net (fo=0)                   0.000     0.000    RESETn_IBUF_inst/I
    Y11                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.344     0.344 f  RESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.369    RESETn_IBUF_inst/OUT
    Y11                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.384 f  RESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=25, routed)          0.556     0.940    RESETn_IBUF
    SLICE_X49Y50         FDRE                                         r  out_data_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.577     0.577 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.619    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.641 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.050    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.081 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.583     1.664    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  out_data_reg[1]/C

Slack:                    inf
  Source:                 RESETn
                            (input port)
  Destination:            out_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.359ns (38.171%)  route 0.581ns (61.829%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.583ns (routing 0.002ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  RESETn (IN)
                         net (fo=0)                   0.000     0.000    RESETn_IBUF_inst/I
    Y11                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.344     0.344 f  RESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.369    RESETn_IBUF_inst/OUT
    Y11                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.384 f  RESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=25, routed)          0.556     0.940    RESETn_IBUF
    SLICE_X49Y50         FDRE                                         r  out_data_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.577     0.577 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.619    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.641 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.050    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.081 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.583     1.664    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  out_data_reg[3]/C

Slack:                    inf
  Source:                 RESETn
                            (input port)
  Destination:            out_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.359ns (38.171%)  route 0.581ns (61.829%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.583ns (routing 0.002ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  RESETn (IN)
                         net (fo=0)                   0.000     0.000    RESETn_IBUF_inst/I
    Y11                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.344     0.344 f  RESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.369    RESETn_IBUF_inst/OUT
    Y11                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.384 f  RESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=25, routed)          0.556     0.940    RESETn_IBUF
    SLICE_X49Y50         FDRE                                         r  out_data_reg[4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.577     0.577 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.619    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.641 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.050    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.081 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.583     1.664    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  out_data_reg[4]/C

Slack:                    inf
  Source:                 RESETn
                            (input port)
  Destination:            status_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.359ns (38.171%)  route 0.581ns (61.829%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.583ns (routing 0.002ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  RESETn (IN)
                         net (fo=0)                   0.000     0.000    RESETn_IBUF_inst/I
    Y11                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.344     0.344 f  RESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.369    RESETn_IBUF_inst/OUT
    Y11                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.384 f  RESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=25, routed)          0.556     0.940    RESETn_IBUF
    SLICE_X49Y50         FDRE                                         r  status_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.577     0.577 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.619    CLK_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.641 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.050    CLK_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.081 r  CLK_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=20, routed)          0.583     1.664    CLK_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  status_reg[0]/C





