 # Single Stage Differential Amplifier Design  

## 📌 Project Overview  
This project focuses on the **design and simulation of a single-stage differential amplifier** using **90nm CMOS technology** in **Cadence Virtuoso**.  
The objective was to achieve:  
- **Voltage Gain:** ~40 dB  
- **Gain-Bandwidth Product (GBW):** ~5 MHz  
- **Input Common-Mode Range (ICMR):** 0.8 V – 1.6 V (simulated 0.099 V – 1.17 V)  

This project was developed as part of the **SURE Trust – Innovation & Entrepreneurship Hub for Educated Rural Youth (IERY)** initiative.  

---

## 🎯 Objectives  
- Design a compact and efficient **differential amplifier**.  
- Achieve a **high gain** and ensure stable operation across a defined **ICMR**.  
- Perform **SPICE-level simulations** (DC, AC, and Transient).  
- Strengthen understanding of **Analog Mixed-Signal (AMS) design** fundamentals.  

---

## 🛠️ Tools & Technologies  
- **Cadence Virtuoso** – schematic entry & simulations  
- **Spectre Simulator** – SPICE-level DC, AC, and transient analysis  
- **90nm CMOS PDK** – transistor-level modeling  
- **Analog Design Environment (ADE)** – testbench and analysis setup  

---

## 📐 Methodology  
1. **Differential Pair Design:** Implemented NMOS differential pair with PMOS current mirror load.  
2. **Biasing:** Used constant tail current source for stable biasing and operation in the saturation region.  
3. **Simulations Performed:**  
   - **DC Analysis** – Verified operating point and transistor biasing  
   - **AC Analysis** – Measured voltage gain and frequency response  
   - **Transient Analysis** – Validated time-domain performance  
   - **ICMR Verification** – Ensured amplifier stability across input range  

---

## 📊 Key Results  
- **Voltage Gain:** 40.26 dB  
- **Gain-Bandwidth Product:** 4.8 MHz  
- **ICMR:** 0.099 V – 1.17 V  
- Confirmed **stable operation** for small-signal variations  

---

## 🖼️ Project Snapshots  
- Schematic design in Cadence Virtuoso  
- Frequency response plots  
- Transient analysis waveforms  
- ICMR sweep validation  

---

## 🚀 Learning Outcomes  
- Hands-on experience with **Cadence Virtuoso** for AMS design  
- Practical understanding of **biasing techniques, transistor sizing, and analog parameters**  
- Stronger grasp on **voltage gain, GBW, and ICMR** concepts  

---

## 🔮 Future Scope  
- Implement **cascode techniques** to enhance gain and output resistance  
- Extend to **two-stage amplifier** design with Miller compensation  
- Explore **different CMOS technology nodes (45nm, 180nm, etc.)**  
- Perform **post-layout simulations** including parasitics  

---

## 👨‍💻 Author  
**Gara Kalyan**  
B.Tech ECE, 4th Year (Pursuing)  
Project Duration: **Nov 2024 – Jul 2025**  

**Mentor:** Mr. Karnati Prudhvi Kumar (Silicon Design Engineer 2)  
**Organization:** [SURE Trust – IERY](https://www.suretrustforruralyouth.com)  

---


