Analysis & Synthesis report for top
Sat Oct 15 13:44:21 2022
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: Top-level Entity: |top
 14. Post-Synthesis Netlist Statistics for Top Partition
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Oct 15 13:44:21 2022       ;
; Quartus Prime Version              ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 511                                         ;
;     Total combinational functions  ; 447                                         ;
;     Dedicated logic registers      ; 162                                         ;
; Total registers                    ; 162                                         ;
; Total pins                         ; 42                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; top                ; top                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 4                  ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                ;
+------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                    ; Library ;
+------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+
; top.sv                             ; yes             ; User Verilog HDL File              ; C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv                             ;         ;
; digilent_pmod_mic3_spi_receiver.sv ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/digilent_pmod_mic3_spi_receiver.sv ;         ;
+------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 511           ;
;                                             ;               ;
; Total combinational functions               ; 447           ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 310           ;
;     -- 3 input functions                    ; 46            ;
;     -- <=2 input functions                  ; 91            ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 392           ;
;     -- arithmetic mode                      ; 55            ;
;                                             ;               ;
; Total registers                             ; 162           ;
;     -- Dedicated logic registers            ; 162           ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 42            ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; reset_n~input ;
; Maximum fan-out                             ; 163           ;
; Total fan-out                               ; 2240          ;
; Average fan-out                             ; 3.17          ;
+---------------------------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                               ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------+---------------------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                               ; Entity Name                     ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------+---------------------------------+--------------+
; |top                                              ; 447 (438)           ; 162 (133)                 ; 0           ; 0            ; 0       ; 0         ; 42   ; 0            ; |top                                              ; top                             ; work         ;
;    |digilent_pmod_mic3_spi_receiver:i_microphone| ; 9 (9)               ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|digilent_pmod_mic3_spi_receiver:i_microphone ; digilent_pmod_mic3_spi_receiver ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                      ;
+-------------------------------------------------------+---------------------------------+
; Register name                                         ; Reason for Removal              ;
+-------------------------------------------------------+---------------------------------+
; digilent_pmod_mic3_spi_receiver:i_microphone|cnt[0]   ; Merged with digit_enable_cnt[0] ;
; digilent_pmod_mic3_spi_receiver:i_microphone|cnt[1]   ; Merged with digit_enable_cnt[1] ;
; prev_value[0]                                         ; Lost fanout                     ;
; digilent_pmod_mic3_spi_receiver:i_microphone|value[0] ; Lost fanout                     ;
; prev_value[1]                                         ; Lost fanout                     ;
; digilent_pmod_mic3_spi_receiver:i_microphone|value[1] ; Lost fanout                     ;
; prev_value[2]                                         ; Lost fanout                     ;
; digilent_pmod_mic3_spi_receiver:i_microphone|value[2] ; Lost fanout                     ;
; prev_value[3]                                         ; Lost fanout                     ;
; digilent_pmod_mic3_spi_receiver:i_microphone|value[3] ; Lost fanout                     ;
; prev_value[4]                                         ; Lost fanout                     ;
; digilent_pmod_mic3_spi_receiver:i_microphone|value[4] ; Lost fanout                     ;
; prev_value[5]                                         ; Lost fanout                     ;
; digilent_pmod_mic3_spi_receiver:i_microphone|value[5] ; Lost fanout                     ;
; prev_value[6]                                         ; Lost fanout                     ;
; digilent_pmod_mic3_spi_receiver:i_microphone|value[6] ; Lost fanout                     ;
; prev_value[7]                                         ; Lost fanout                     ;
; digilent_pmod_mic3_spi_receiver:i_microphone|value[7] ; Lost fanout                     ;
; Total Number of Removed Registers = 18                ;                                 ;
+-------------------------------------------------------+---------------------------------+


+--------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                ;
+---------------+--------------------+-------------------------------------------------------+
; Register name ; Reason for Removal ; Registers Removed due to This Register                ;
+---------------+--------------------+-------------------------------------------------------+
; prev_value[0] ; Lost Fanouts       ; digilent_pmod_mic3_spi_receiver:i_microphone|value[0] ;
; prev_value[1] ; Lost Fanouts       ; digilent_pmod_mic3_spi_receiver:i_microphone|value[1] ;
; prev_value[2] ; Lost Fanouts       ; digilent_pmod_mic3_spi_receiver:i_microphone|value[2] ;
; prev_value[3] ; Lost Fanouts       ; digilent_pmod_mic3_spi_receiver:i_microphone|value[3] ;
; prev_value[4] ; Lost Fanouts       ; digilent_pmod_mic3_spi_receiver:i_microphone|value[4] ;
; prev_value[5] ; Lost Fanouts       ; digilent_pmod_mic3_spi_receiver:i_microphone|value[5] ;
; prev_value[6] ; Lost Fanouts       ; digilent_pmod_mic3_spi_receiver:i_microphone|value[6] ;
; prev_value[7] ; Lost Fanouts       ; digilent_pmod_mic3_spi_receiver:i_microphone|value[7] ;
+---------------+--------------------+-------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 162   ;
; Number of registers using Synchronous Clear  ; 38    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 162   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 91    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------+
; Inverted Register Statistics                                  ;
+-----------------------------------------------------+---------+
; Inverted Register                                   ; Fan out ;
+-----------------------------------------------------+---------+
; digilent_pmod_mic3_spi_receiver:i_microphone|cnt[2] ; 2       ;
; abcdefgh[0]~reg0                                    ; 1       ;
; abcdefgh[1]~reg0                                    ; 1       ;
; abcdefgh[2]~reg0                                    ; 1       ;
; abcdefgh[3]~reg0                                    ; 1       ;
; abcdefgh[4]~reg0                                    ; 1       ;
; abcdefgh[5]~reg0                                    ; 1       ;
; abcdefgh[6]~reg0                                    ; 1       ;
; abcdefgh[7]~reg0                                    ; 1       ;
; Total number of inverted registers = 9              ;         ;
+-----------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |top|counter[15]           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|abcdefgh[1]~reg0      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|Mux12                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|ShiftLeft0            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|ShiftLeft0            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; clk_mhz        ; 50    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 42                          ;
; cycloneiii_ff         ; 162                         ;
;     CLR               ; 53                          ;
;     CLR SCLR          ; 18                          ;
;     ENA CLR           ; 71                          ;
;     ENA CLR SCLR      ; 20                          ;
; cycloneiii_io_obuf    ; 14                          ;
; cycloneiii_lcell_comb ; 457                         ;
;     arith             ; 55                          ;
;         2 data inputs ; 53                          ;
;         3 data inputs ; 2                           ;
;     normal            ; 402                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 44                          ;
;         4 data inputs ; 310                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 5.31                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Sat Oct 15 13:44:10 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: top File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 2
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.sv(63): object "distance" assigned a value but never read File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 63
Warning (10230): Verilog HDL assignment warning at top.sv(123): truncated value with size 32 to match size of target (20) File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 123
Warning (10230): Verilog HDL assignment warning at top.sv(117): truncated value with size 32 to match size of target (20) File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 117
Warning (10230): Verilog HDL assignment warning at top.sv(146): truncated value with size 20 to match size of target (1) File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 146
Warning (10230): Verilog HDL assignment warning at top.sv(147): truncated value with size 20 to match size of target (1) File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 147
Warning (10230): Verilog HDL assignment warning at top.sv(148): truncated value with size 20 to match size of target (1) File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 148
Warning (10230): Verilog HDL assignment warning at top.sv(149): truncated value with size 20 to match size of target (1) File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 149
Warning (10230): Verilog HDL assignment warning at top.sv(150): truncated value with size 20 to match size of target (1) File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 150
Warning (10230): Verilog HDL assignment warning at top.sv(151): truncated value with size 20 to match size of target (1) File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 151
Warning (10230): Verilog HDL assignment warning at top.sv(152): truncated value with size 20 to match size of target (1) File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 152
Warning (10230): Verilog HDL assignment warning at top.sv(153): truncated value with size 20 to match size of target (1) File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 153
Warning (10230): Verilog HDL assignment warning at top.sv(154): truncated value with size 20 to match size of target (1) File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 154
Warning (10230): Verilog HDL assignment warning at top.sv(155): truncated value with size 20 to match size of target (1) File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 155
Warning (10230): Verilog HDL assignment warning at top.sv(156): truncated value with size 20 to match size of target (1) File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 156
Warning (10230): Verilog HDL assignment warning at top.sv(157): truncated value with size 20 to match size of target (1) File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 157
Warning (10230): Verilog HDL assignment warning at top.sv(206): truncated value with size 32 to match size of target (18) File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 206
Warning (10230): Verilog HDL assignment warning at top.sv(383): truncated value with size 32 to match size of target (16) File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 383
Warning (10230): Verilog HDL assignment warning at top.sv(396): truncated value with size 8 to match size of target (4) File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 396
Warning (10230): Verilog HDL assignment warning at top.sv(401): truncated value with size 8 to match size of target (4) File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 401
Info (10264): Verilog HDL Case Statement information at top.sv(418): all case item expressions in this case statement are onehot File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 418
Warning (12125): Using design file digilent_pmod_mic3_spi_receiver.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: digilent_pmod_mic3_spi_receiver File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/digilent_pmod_mic3_spi_receiver.sv Line: 1
Info (12128): Elaborating entity "digilent_pmod_mic3_spi_receiver" for hierarchy "digilent_pmod_mic3_spi_receiver:i_microphone" File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 48
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "gpio[0]" and its non-tri-state driver. File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 23
    Warning (13035): Inserted always-enabled tri-state buffer between "gpio[6]" and its non-tri-state driver. File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 23
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "gpio[4]" has no driver File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 23
    Warning (13040): bidirectional pin "gpio[1]" has no driver File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 23
    Warning (13040): bidirectional pin "gpio[2]" has no driver File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 23
    Warning (13040): bidirectional pin "gpio[3]" has no driver File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 23
    Warning (13040): bidirectional pin "gpio[5]" has no driver File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 23
    Warning (13040): bidirectional pin "gpio[7]" has no driver File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 23
    Warning (13040): bidirectional pin "gpio[9]" has no driver File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 23
    Warning (13040): bidirectional pin "gpio[11]" has no driver File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 23
    Warning (13040): bidirectional pin "gpio[12]" has no driver File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 23
    Warning (13040): bidirectional pin "gpio[13]" has no driver File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 23
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "gpio[8]" is fed by GND File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 23
    Warning (13033): The pin "gpio[10]" is fed by VCC File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 23
Info (13000): Registers with preset signals will power-up high File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 415
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "gpio[0]~synth" File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 23
    Warning (13010): Node "gpio[6]~synth" File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 23
    Warning (13010): Node "gpio[10]~synth" File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 23
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led[0]" is stuck at VCC File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 11
    Warning (13410): Pin "led[1]" is stuck at VCC File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 11
    Warning (13410): Pin "led[2]" is stuck at VCC File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 11
    Warning (13410): Pin "led[3]" is stuck at VCC File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 11
    Warning (13410): Pin "hsync" is stuck at GND File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 18
    Warning (13410): Pin "vsync" is stuck at GND File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 19
    Warning (13410): Pin "rgb[0]" is stuck at GND File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 20
    Warning (13410): Pin "rgb[1]" is stuck at GND File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 20
    Warning (13410): Pin "rgb[2]" is stuck at GND File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 20
Info (286030): Timing-Driven Synthesis is running
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key_sw[0]" File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 10
    Warning (15610): No output dependent on input pin "key_sw[1]" File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 10
    Warning (15610): No output dependent on input pin "key_sw[2]" File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 10
    Warning (15610): No output dependent on input pin "key_sw[3]" File: C:/Users/User/learnDigitalDesign/DDS/repo/DigitalDesignSchool/day_6/lab_02_music_recognition/top.sv Line: 10
Info (21057): Implemented 565 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 22 output pins
    Info (21060): Implemented 14 bidirectional pins
    Info (21061): Implemented 523 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings
    Info: Peak virtual memory: 4766 megabytes
    Info: Processing ended: Sat Oct 15 13:44:21 2022
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:23


