#-----------------------------------------------------------
# Vivado v2015.4.2 (64-bit)
# SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
# IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
# Start of session at: Sat Sep 01 14:21:37 2018
# Process ID: 2816
# Current directory: E:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.runs/impl_1
# Command line: vivado.exe -log system_top.vdi -applog -messageDb vivado.pb -mode batch -source system_top.tcl -notrace
# Log file: E:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.runs/impl_1/system_top.vdi
# Journal file: E:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_top.tcl -notrace
WARNING: [filemgmt 56-128] File 'e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/bd/bd.tcl' is already in the project and will not be added again
WARNING: [filemgmt 56-128] File 'e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc' is already in the project and will not be added again
INFO: [Vivado 12-1425] Replacing existing reference 'system_axi_hdmi_core_0' with 'system_axi_ad9122_0' for the XDC constraint: e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc
WARNING: [filemgmt 56-128] File 'e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc' is already in the project and will not be added again
INFO: [Vivado 12-1425] Replacing existing reference 'system_axi_ad9122_0' with 'system_axi_ad9643_0' for the XDC constraint: e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1342 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/ZedBoard_Projects/FMCOMMS_IPCORE/system_constr.xdc]
Finished Parsing XDC File [E:/ZedBoard_Projects/FMCOMMS_IPCORE/system_constr.xdc]
Parsing XDC File [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/common/zed/zed_system_constr.xdc]
Finished Parsing XDC File [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/common/zed/zed_system_constr.xdc]
Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main'
Finished Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main'
Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Finished Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Finished Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Finished Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1090.457 ; gain = 506.938
Finished Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_fmc'
Finished Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_fmc'
Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_refclk_clkgen_0/system_refclk_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/refclk_clkgen/inst'
Finished Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_refclk_clkgen_0/system_refclk_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/refclk_clkgen/inst'
Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_refclk_clkgen_0/system_refclk_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/refclk_clkgen/inst'
INFO: [Timing 38-2] Deriving generated clocks [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_refclk_clkgen_0/system_refclk_clkgen_0.xdc:56]
Finished Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_refclk_clkgen_0/system_refclk_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/refclk_clkgen/inst'
Parsing XDC File [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/common/xilinx/compression_system_constr.xdc]
Finished Parsing XDC File [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/common/xilinx/compression_system_constr.xdc]
Sourcing Tcl File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/bd/bd.tcl]
Finished Sourcing Tcl File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/bd/bd.tcl]
Parsing XDC File [E:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.runs/impl_1/.Xil/Vivado-2816-/dcp/system_top.xdc]
Finished Parsing XDC File [E:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.runs/impl_1/.Xil/Vivado-2816-/dcp/system_top.xdc]
Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/axi_clkgen_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen'
Finished Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/axi_clkgen_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen'
Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
Finished Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9643'
Finished Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9643'
Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Finished Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core'
Finished Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core'
Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc] for cell 'i_system_wrapper/system_i/axi_i2s_adi'
Finished Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc] for cell 'i_system_wrapper/system_i/axi_i2s_adi'
Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_0/axi_ad9122_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9122'
Finished Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_0/axi_ad9122_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9122'
Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9122_dma'
Finished Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9122_dma'
Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_upack_ad9122_0/util_upack_constr.xdc] for cell 'i_system_wrapper/system_i/util_upack_ad9122'
Finished Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_upack_ad9122_0/util_upack_constr.xdc] for cell 'i_system_wrapper/system_i/util_upack_ad9122'
Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_0/axi_ad9643_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9643'
Finished Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_0/axi_ad9643_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9643'
Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9643_dma'
Finished Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9643_dma'
Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_cpack_ad9643_0/util_cpack_constr.xdc] for cell 'i_system_wrapper/system_i/util_cpack_ad9643'
Finished Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_cpack_ad9643_0/util_cpack_constr.xdc] for cell 'i_system_wrapper/system_i/util_cpack_ad9643'
Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_ad9643_adc_fifo_0/util_wfifo_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9643_adc_fifo'
Finished Parsing XDC File [e:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_ad9643_adc_fifo_0/util_wfifo_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9643_adc_fifo'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_e_reg has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_e_reg cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_e_reg has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_e_reg cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[0] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[0] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[0] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[0] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[1] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[1] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[1] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[1] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[2] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[2] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[2] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[2] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[3] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[3] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[3] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[3] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[4] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[4] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[4] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[4] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[5] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[5] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[5] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[5] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[6] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[6] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[6] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[6] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[7] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[7] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[7] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[7] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[8] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[8] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[8] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[8] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[9] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[9] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[9] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[9] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[10] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[10] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[10] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[10] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[11] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[11] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[11] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[11] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[12] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[12] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[12] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[12] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[13] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[13] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[13] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[13] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[14] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[14] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[14] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[14] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[15] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[15] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[15] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[15] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 74 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 38 instances
  OBUFDS => OBUFDS: 19 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1092.480 ; gain = 877.484
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.321 . Memory (MB): peak = 1092.480 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1ca0ad38b

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 5 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1af301888

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1092.480 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-10] Eliminated 129 cells.
Phase 2 Constant Propagation | Checksum: 138dc076a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1092.480 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 4318 unconnected nets.
INFO: [Opt 31-11] Eliminated 538 unconnected cells.
Phase 3 Sweep | Checksum: 231a91bf6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1092.480 ; gain = 0.000

Phase 4 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 4 Constant Propagation | Checksum: 231a91bf6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1092.480 ; gain = 0.000

Phase 5 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 Sweep | Checksum: 16e80104c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1092.480 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1092.480 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 16e80104c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1092.480 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 7 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 6 Total Ports: 14
Ending PowerOpt Patch Enables Task | Checksum: 12db93af8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1281.859 ; gain = 0.000
Ending Power Optimization Task | Checksum: 12db93af8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1281.859 ; gain = 189.379
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1281.859 ; gain = 189.379
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1281.859 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.runs/impl_1/system_top_drc_opted.rpt.
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1281.859 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 7be62130

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1281.859 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus fixed_io_mio with more than one IO standard is found. Components associated with this bus are: 
	fixed_io_mio[53] of IOStandard LVCMOS18
	fixed_io_mio[52] of IOStandard LVCMOS18
	fixed_io_mio[51] of IOStandard LVCMOS18
	fixed_io_mio[50] of IOStandard LVCMOS18
	fixed_io_mio[49] of IOStandard LVCMOS18
	fixed_io_mio[48] of IOStandard LVCMOS18
	fixed_io_mio[47] of IOStandard LVCMOS18
	fixed_io_mio[46] of IOStandard LVCMOS18
	fixed_io_mio[45] of IOStandard LVCMOS18
	fixed_io_mio[44] of IOStandard LVCMOS18
	fixed_io_mio[43] of IOStandard LVCMOS18
	fixed_io_mio[42] of IOStandard LVCMOS18
	fixed_io_mio[41] of IOStandard LVCMOS18
	fixed_io_mio[40] of IOStandard LVCMOS18
	fixed_io_mio[39] of IOStandard LVCMOS18
	fixed_io_mio[38] of IOStandard LVCMOS18
	fixed_io_mio[37] of IOStandard LVCMOS18
	fixed_io_mio[36] of IOStandard LVCMOS18
	fixed_io_mio[35] of IOStandard LVCMOS18
	fixed_io_mio[34] of IOStandard LVCMOS18
	fixed_io_mio[33] of IOStandard LVCMOS18
	fixed_io_mio[32] of IOStandard LVCMOS18
	fixed_io_mio[31] of IOStandard LVCMOS18
	fixed_io_mio[30] of IOStandard LVCMOS18
	fixed_io_mio[29] of IOStandard LVCMOS18
	fixed_io_mio[28] of IOStandard LVCMOS18
	fixed_io_mio[27] of IOStandard LVCMOS18
	fixed_io_mio[26] of IOStandard LVCMOS18
	fixed_io_mio[25] of IOStandard LVCMOS18
	fixed_io_mio[24] of IOStandard LVCMOS18
	fixed_io_mio[23] of IOStandard LVCMOS18
	fixed_io_mio[22] of IOStandard LVCMOS18
	fixed_io_mio[21] of IOStandard LVCMOS18
	fixed_io_mio[20] of IOStandard LVCMOS18
	fixed_io_mio[19] of IOStandard LVCMOS18
	fixed_io_mio[18] of IOStandard LVCMOS18
	fixed_io_mio[17] of IOStandard LVCMOS18
	fixed_io_mio[16] of IOStandard LVCMOS18
	fixed_io_mio[15] of IOStandard LVCMOS33
	fixed_io_mio[14] of IOStandard LVCMOS33
	fixed_io_mio[13] of IOStandard LVCMOS33
	fixed_io_mio[12] of IOStandard LVCMOS33
	fixed_io_mio[11] of IOStandard LVCMOS33
	fixed_io_mio[10] of IOStandard LVCMOS33
	fixed_io_mio[9] of IOStandard LVCMOS33
	fixed_io_mio[8] of IOStandard LVCMOS33
	fixed_io_mio[7] of IOStandard LVCMOS33
	fixed_io_mio[6] of IOStandard LVCMOS33
	fixed_io_mio[5] of IOStandard LVCMOS33
	fixed_io_mio[4] of IOStandard LVCMOS33
	fixed_io_mio[3] of IOStandard LVCMOS33
	fixed_io_mio[2] of IOStandard LVCMOS33
	fixed_io_mio[1] of IOStandard LVCMOS33
	fixed_io_mio[0] of IOStandard LVCMOS33
WARNING: [Place 30-12] An IO Bus gpio_bd with more than one IO standard is found. Components associated with this bus are: 
	gpio_bd[31] of IOStandard LVCMOS25
	gpio_bd[30] of IOStandard LVCMOS25
	gpio_bd[29] of IOStandard LVCMOS25
	gpio_bd[28] of IOStandard LVCMOS25
	gpio_bd[27] of IOStandard LVCMOS25
	gpio_bd[26] of IOStandard LVCMOS33
	gpio_bd[25] of IOStandard LVCMOS33
	gpio_bd[24] of IOStandard LVCMOS33
	gpio_bd[23] of IOStandard LVCMOS33
	gpio_bd[22] of IOStandard LVCMOS33
	gpio_bd[21] of IOStandard LVCMOS33
	gpio_bd[20] of IOStandard LVCMOS33
	gpio_bd[19] of IOStandard LVCMOS33
	gpio_bd[18] of IOStandard LVCMOS25
	gpio_bd[17] of IOStandard LVCMOS25
	gpio_bd[16] of IOStandard LVCMOS25
	gpio_bd[15] of IOStandard LVCMOS25
	gpio_bd[14] of IOStandard LVCMOS25
	gpio_bd[13] of IOStandard LVCMOS25
	gpio_bd[12] of IOStandard LVCMOS25
	gpio_bd[11] of IOStandard LVCMOS25
	gpio_bd[10] of IOStandard LVCMOS33
	gpio_bd[9] of IOStandard LVCMOS33
	gpio_bd[8] of IOStandard LVCMOS33
	gpio_bd[7] of IOStandard LVCMOS33
	gpio_bd[6] of IOStandard LVCMOS33
	gpio_bd[5] of IOStandard LVCMOS33
	gpio_bd[4] of IOStandard LVCMOS25
	gpio_bd[3] of IOStandard LVCMOS25
	gpio_bd[2] of IOStandard LVCMOS25
	gpio_bd[1] of IOStandard LVCMOS25
	gpio_bd[0] of IOStandard LVCMOS25
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 7be62130

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 7be62130

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 77846634

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1281.859 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7c43d259

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1f8768201

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1281.859 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 19fd2fb96

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1281.859 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 19fd2fb96

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 19fd2fb96

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1281.859 ; gain = 0.000
Phase 1.3 Constrain Clocks/Macros | Checksum: 19fd2fb96

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1281.859 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 19fd2fb96

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 21473b658

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21473b658

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13aed63ca

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15d10df47

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 15d10df47

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 135a02713

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 2077e5afd

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 20c10856c

Time (s): cpu = 00:00:59 ; elapsed = 00:00:46 . Memory (MB): peak = 1281.859 ; gain = 0.000
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 20c10856c

Time (s): cpu = 00:00:59 ; elapsed = 00:00:46 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 20c10856c

Time (s): cpu = 00:00:59 ; elapsed = 00:00:46 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 20c10856c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:46 . Memory (MB): peak = 1281.859 ; gain = 0.000
Phase 3.7 Small Shape Detail Placement | Checksum: 20c10856c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:46 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1f6500215

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 1281.859 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1f6500215

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1b0b56694

Time (s): cpu = 00:01:06 ; elapsed = 00:00:50 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1b0b56694

Time (s): cpu = 00:01:06 ; elapsed = 00:00:50 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1b0b56694

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 1b1761893

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 1281.859 ; gain = 0.000
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 1b1761893

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 1281.859 ; gain = 0.000
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 1b1761893

Time (s): cpu = 00:01:07 ; elapsed = 00:00:51 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 8b983009

Time (s): cpu = 00:01:50 ; elapsed = 00:01:40 . Memory (MB): peak = 1281.859 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-6.402. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 8b983009

Time (s): cpu = 00:01:50 ; elapsed = 00:01:40 . Memory (MB): peak = 1281.859 ; gain = 0.000
Phase 4.1.3 Post Placement Optimization | Checksum: 8b983009

Time (s): cpu = 00:01:50 ; elapsed = 00:01:41 . Memory (MB): peak = 1281.859 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 8b983009

Time (s): cpu = 00:01:50 ; elapsed = 00:01:41 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 8b983009

Time (s): cpu = 00:01:51 ; elapsed = 00:01:41 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 8b983009

Time (s): cpu = 00:01:51 ; elapsed = 00:01:41 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 8b983009

Time (s): cpu = 00:01:51 ; elapsed = 00:01:41 . Memory (MB): peak = 1281.859 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 8b983009

Time (s): cpu = 00:01:51 ; elapsed = 00:01:41 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: b22174d2

Time (s): cpu = 00:01:51 ; elapsed = 00:01:42 . Memory (MB): peak = 1281.859 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: b22174d2

Time (s): cpu = 00:01:51 ; elapsed = 00:01:42 . Memory (MB): peak = 1281.859 ; gain = 0.000
Ending Placer Task | Checksum: a836123b

Time (s): cpu = 00:01:51 ; elapsed = 00:01:42 . Memory (MB): peak = 1281.859 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:56 ; elapsed = 00:01:44 . Memory (MB): peak = 1281.859 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1281.859 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1281.859 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 1281.859 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1281.859 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 1c635c7d3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1281.859 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1281.859 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.402 | TNS=-2001.343 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 2 Fanout Optimization | Checksum: 2072a279a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[8]_i_1_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[8]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data[8].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data_reg[8]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[12]_i_1_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[12]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data[12].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data_reg[12]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[13]_i_1_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[13]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data[13].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data_reg[13]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[60].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[60]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[24].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[24]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[124].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[124]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[88].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[88]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[42].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[42]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[4].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[4]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[1].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[1]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[41].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[41]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[10].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[10]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[42].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[42]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[21].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[21]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[103].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[103]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[11].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[11]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[40].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[40]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[74].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[74]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[124].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[124]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[44].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[44]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[3].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[3]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[43].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[43]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[71].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[71]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[72].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[72]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[57].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[57]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[94].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[94]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[40].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[40]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[104].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[104]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[28].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[28]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[27].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[27]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[87].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[87]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[70].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[70]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[81].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[81]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[77].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[77]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[102].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[102]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[19].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[19]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[72].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[72]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[73].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[73]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[83].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[83]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[127].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[127]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[64].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[64]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[91].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[91]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[53].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[53]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[85].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[85]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[113].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[113]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[123].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[123]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[15].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[15]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[69].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[69]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[119].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[119]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[126].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[126]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[106].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[106]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[112].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[112]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[21].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[21]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[101].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[101]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[119].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[119]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[116].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[116]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[26].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[26]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[1].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[1]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[68].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[68]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[2].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[2]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[115].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[115]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[8].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[8]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[107].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[107]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[76].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[76]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[10].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[10]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[125].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[125]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[39].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[39]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[111].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[111]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[108].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[108]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[123].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[123]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[38].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[38]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[51].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[51]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[94].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[94]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[9].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[9]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[45].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[45]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[96].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[96]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[120].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[120]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[22].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[22]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[91].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[91]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[61].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[61]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[18].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[18]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[59].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[59]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[110].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[110]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[30].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[30]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[37].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[37]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[84].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[84]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[112].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[112]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[114].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[114]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[7].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[7]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[64].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[64]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[128].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[128]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[115].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[115]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[20].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[20]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[46].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[46]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[118].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[118]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[108].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[108]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[88].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[88]
INFO: [Physopt 32-661] Optimized 53 nets.  Re-placed 53 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.402 | TNS=-1998.673 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1281.859 ; gain = 0.000
Phase 3 Placement Based Optimization | Checksum: 1e14c88aa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring (Signal Push) optimization.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1281.859 ; gain = 0.000
Phase 4 Rewire | Checksum: 1e14c88aa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
Phase 5 Critical Cell Optimization | Checksum: 1e14c88aa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 6 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 6 Fanout Optimization | Checksum: 1e14c88aa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 7 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[8]_i_1_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[8]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data[8].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data_reg[8]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[12]_i_1_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[12]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data[12].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data_reg[12]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[13]_i_1_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[13]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data[13].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data_reg[13]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[1].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[1]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[41].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[41]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[10].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[10]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[42].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[42]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[11].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[11]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[40].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[40]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[3].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[3]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[71].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[71]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[57].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[57]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[40].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[40]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[28].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[28]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[60].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[60]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[19].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[19]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[127].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[127]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[27].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[27]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[113].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[113]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[123].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[123]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[119].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[119]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[106].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[106]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[21].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[21]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[88].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[88]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[21].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[21]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[119].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[119]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[1].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[1]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[116].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[116]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[26].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[26]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[8].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[8]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[126].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[126]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[103].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[103]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[68].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[68]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[125].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[125]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[101].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[101]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[74].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[74]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[111].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[111]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[123].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[123]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[38].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[38]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[94].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[94]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[45].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[45]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[120].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[120]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[22].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[22]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[91].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[91]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[51].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[51]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[18].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[18]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[59].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[59]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[96].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[96]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[110].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[110]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[30].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[30]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[37].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[37]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[84].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[84]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[112].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[112]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[114].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[114]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[7].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[7]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[128].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[128]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[115].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[115]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[115].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[115]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[20].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[20]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[118].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[118]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[64].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[64]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[89].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[89]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[117].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[117]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[124].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[124]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[129].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[129]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[30].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[30]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[46].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[46]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[64].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[64]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[11].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[11]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[2].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[2]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[35].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[35]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[87].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[87]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[100].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[100]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[130].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[130]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[14].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[14]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[25].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[25]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[47].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[47]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[9].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[9]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[104].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[104]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[31].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[31]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[60].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[60]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[69].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[69]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[88].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[88]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[131].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[131]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[24].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[24]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[44].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[44]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[89].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[89]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[17].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[17]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[24].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[24]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[3].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[3]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[126].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[126]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[12].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[12]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[17].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[17]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[22].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[22]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[34].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[34]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[75].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[75]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[76].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[76]
INFO: [Physopt 32-661] Optimized 19 nets.  Re-placed 19 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.402 | TNS=-1998.313 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1281.859 ; gain = 0.000
Phase 7 Placement Based Optimization | Checksum: 2b0f073ce

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 8 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring (Signal Push) optimization.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1281.859 ; gain = 0.000
Phase 8 Rewire | Checksum: 2b0f073ce

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
Phase 9 Critical Cell Optimization | Checksum: 2b0f073ce

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 10 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 10 Fanout Optimization | Checksum: 2b0f073ce

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 11 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[8]_i_1_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[8]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data[8].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data_reg[8]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[12]_i_1_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[12]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data[12].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data_reg[12]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[13]_i_1_n_0.  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[13]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data[13].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data_reg[13]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[1].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[1]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[41].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[41]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[10].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[10]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[42].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[42]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[11].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[11]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[40].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[40]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[3].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[3]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[71].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[71]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[57].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[57]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[40].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[40]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[28].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[28]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[60].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[60]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[19].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[19]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[127].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[127]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[27].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[27]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[113].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[113]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[123].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[123]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[119].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[119]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[106].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[106]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[88].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[88]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[21].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[21]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[119].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[119]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[1].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[1]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[116].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[116]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[26].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[26]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[8].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[8]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[103].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[103]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[68].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[68]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[125].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[125]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[101].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[101]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[111].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[111]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[123].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[123]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[38].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[38]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[21].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[21]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[126].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[126]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[94].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[94]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[45].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[45]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[120].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[120]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[22].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[22]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[91].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[91]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[51].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[51]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[18].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[18]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[96].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[96]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[110].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[110]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[30].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[30]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[37].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[37]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[84].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[84]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[112].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[112]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[114].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[114]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[7].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[7]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[128].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[128]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[115].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[115]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[115].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[115]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[20].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[20]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[118].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[118]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[64].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[64]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[89].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[89]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[117].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[117]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[124].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[124]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[46].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[46]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[64].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[64]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[11].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[11]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[2].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[2]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[14].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[14]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[47].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[47]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[9].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[9]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[104].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[104]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[35].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[35]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[69].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[69]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[87].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[87]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[88].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[88]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[129].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[129]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[131].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[131]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[30].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[30]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[17].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[17]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[24].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[24]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[12].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[12]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[22].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[22]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[34].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[34]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[75].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[75]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[76].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[76]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[52].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[52]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[92].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[92]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[98].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[98]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[120].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[120]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[6].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[6]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[124].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[124]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[46].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[46]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[48].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[48]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[60].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[60]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[61].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[61]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[63].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[63]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[126].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[126]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[5].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[5]
INFO: [Physopt 32-661] Optimized 4 nets.  Re-placed 4 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.402 | TNS=-1998.194 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1281.859 ; gain = 0.000
Phase 11 Placement Based Optimization | Checksum: 2bc134736

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 12 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring (Signal Push) optimization.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1281.859 ; gain = 0.000
Phase 12 Rewire | Checksum: 2bc134736

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
Phase 13 Critical Cell Optimization | Checksum: 2bc134736

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 14 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 14 DSP Register Optimization | Checksum: 2bc134736

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 15 BRAM Register Optimization | Checksum: 2bc134736

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 16 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 16 Shift Register Optimization | Checksum: 2bc134736

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 17 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 17 DSP Register Optimization | Checksum: 2bc134736

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 18 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 18 BRAM Register Optimization | Checksum: 2bc134736

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 19 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 19 Shift Register Optimization | Checksum: 2bc134736

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 20 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 7 candidate nets for critical-pin optimization.
INFO: [Physopt 32-613] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data[8].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data[12].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data[13].  Swapped 1 critical pins.
INFO: [Physopt 32-608] Optimized 3 nets.  Swapped 3 pins.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.347 | TNS=-1997.849 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1281.859 ; gain = 0.000
Phase 20 Critical Pin Optimization | Checksum: 1dbff8d1c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 21 Very High Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 21 Very High Fanout Optimization | Checksum: 1dbff8d1c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1281.859 ; gain = 0.000

Phase 22 BRAM Enable Optimization
Phase 22 BRAM Enable Optimization | Checksum: 1dbff8d1c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 1281.859 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1281.859 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-6.347 | TNS=-1997.849 |
Ending Physical Synthesis Task | Checksum: 250806a66
----- Checksum: : 19f35fa74 : b14a6ff2 

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 1281.859 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
391 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 1281.859 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 1281.859 ; gain = 0.000
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus fixed_io_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (fixed_io_mio[53], fixed_io_mio[52], fixed_io_mio[51], fixed_io_mio[50], fixed_io_mio[49], fixed_io_mio[48], fixed_io_mio[47], fixed_io_mio[46], fixed_io_mio[45], fixed_io_mio[44], fixed_io_mio[43], fixed_io_mio[42], fixed_io_mio[41], fixed_io_mio[40], fixed_io_mio[39] (the first 15 of 38 listed)); LVCMOS33 (fixed_io_mio[15], fixed_io_mio[14], fixed_io_mio[13], fixed_io_mio[12], fixed_io_mio[11], fixed_io_mio[10], fixed_io_mio[9], fixed_io_mio[8], fixed_io_mio[7], fixed_io_mio[6], fixed_io_mio[5], fixed_io_mio[4], fixed_io_mio[3], fixed_io_mio[2], fixed_io_mio[1] (the first 15 of 16 listed)); 
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus gpio_bd[31:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS25 (gpio_bd[31], gpio_bd[30], gpio_bd[29], gpio_bd[28], gpio_bd[27], gpio_bd[18], gpio_bd[17], gpio_bd[16], gpio_bd[15], gpio_bd[14], gpio_bd[13], gpio_bd[12], gpio_bd[11], gpio_bd[4], gpio_bd[3] (the first 15 of 18 listed)); LVCMOS33 (gpio_bd[26], gpio_bd[25], gpio_bd[24], gpio_bd[23], gpio_bd[22], gpio_bd[21], gpio_bd[20], gpio_bd[19], gpio_bd[10], gpio_bd[9], gpio_bd[8], gpio_bd[7], gpio_bd[6], gpio_bd[5]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: d582f06 ConstDB: 0 ShapeSum: c32722b2 RouteDB: b14a6ff2

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 184d31d31

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1288.543 ; gain = 6.684

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 184d31d31

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1293.305 ; gain = 11.445

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 184d31d31

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1301.281 ; gain = 19.422
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1cc3a7470

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 1349.695 ; gain = 67.836
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.322 | TNS=-2002.823| WHS=-1.715 | THS=-666.610|

Phase 2 Router Initialization | Checksum: 1d62b84d9

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 1384.555 ; gain = 102.695

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16c55ab05

Time (s): cpu = 00:00:55 ; elapsed = 00:00:38 . Memory (MB): peak = 1384.555 ; gain = 102.695

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1872
 Number of Nodes with overlaps = 215
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 13441bd6d

Time (s): cpu = 00:01:17 ; elapsed = 00:00:52 . Memory (MB): peak = 1384.555 ; gain = 102.695
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.348 | TNS=-2432.276| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 157e82654

Time (s): cpu = 00:01:28 ; elapsed = 00:01:03 . Memory (MB): peak = 1405.922 ; gain = 124.063

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1450ab95b

Time (s): cpu = 00:01:29 ; elapsed = 00:01:05 . Memory (MB): peak = 1405.922 ; gain = 124.063
Phase 4.1.2 GlobIterForTiming | Checksum: 480bc2a7

Time (s): cpu = 00:01:34 ; elapsed = 00:01:09 . Memory (MB): peak = 1405.922 ; gain = 124.063
Phase 4.1 Global Iteration 0 | Checksum: 480bc2a7

Time (s): cpu = 00:01:34 ; elapsed = 00:01:09 . Memory (MB): peak = 1405.922 ; gain = 124.063

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 24b9ceb0f

Time (s): cpu = 00:01:47 ; elapsed = 00:01:22 . Memory (MB): peak = 1405.922 ; gain = 124.063
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.348 | TNS=-2428.252| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b9508178

Time (s): cpu = 00:01:47 ; elapsed = 00:01:22 . Memory (MB): peak = 1405.922 ; gain = 124.063
Phase 4 Rip-up And Reroute | Checksum: 1b9508178

Time (s): cpu = 00:01:47 ; elapsed = 00:01:22 . Memory (MB): peak = 1405.922 ; gain = 124.063

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1444d6c69

Time (s): cpu = 00:01:49 ; elapsed = 00:01:23 . Memory (MB): peak = 1405.922 ; gain = 124.063
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.348 | TNS=-2426.774| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1fc96eb4d

Time (s): cpu = 00:01:49 ; elapsed = 00:01:23 . Memory (MB): peak = 1405.922 ; gain = 124.063

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1fc96eb4d

Time (s): cpu = 00:01:50 ; elapsed = 00:01:23 . Memory (MB): peak = 1405.922 ; gain = 124.063
Phase 5 Delay and Skew Optimization | Checksum: 1fc96eb4d

Time (s): cpu = 00:01:50 ; elapsed = 00:01:23 . Memory (MB): peak = 1405.922 ; gain = 124.063

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 18ae50f42

Time (s): cpu = 00:01:52 ; elapsed = 00:01:25 . Memory (MB): peak = 1405.922 ; gain = 124.063
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.348 | TNS=-2426.611| WHS=-1.302 | THS=-41.246|


Phase 6.2 Lut RouteThru Assignment for hold
Phase 6.2 Lut RouteThru Assignment for hold | Checksum: 143224062

Time (s): cpu = 00:04:42 ; elapsed = 00:03:18 . Memory (MB): peak = 1831.898 ; gain = 550.039
Phase 6 Post Hold Fix | Checksum: 143224062

Time (s): cpu = 00:04:42 ; elapsed = 00:03:18 . Memory (MB): peak = 1831.898 ; gain = 550.039
WARNING: [Route 35-446] The router encountered 245 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack.
Resolution: Run report_timing on the design before routing to identify timing paths with higher hold violations and low or negative setup margin.

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: df1e4555

Time (s): cpu = 00:04:46 ; elapsed = 00:03:20 . Memory (MB): peak = 1831.898 ; gain = 550.039
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.575 | TNS=-2626.456| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: df1e4555

Time (s): cpu = 00:04:46 ; elapsed = 00:03:20 . Memory (MB): peak = 1831.898 ; gain = 550.039

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.09879 %
  Global Horizontal Routing Utilization  = 7.59305 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 57.6577%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.
Phase 8 Route finalize | Checksum: df1e4555

Time (s): cpu = 00:04:47 ; elapsed = 00:03:20 . Memory (MB): peak = 1831.898 ; gain = 550.039

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: df1e4555

Time (s): cpu = 00:04:47 ; elapsed = 00:03:20 . Memory (MB): peak = 1831.898 ; gain = 550.039

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: b52794e1

Time (s): cpu = 00:04:48 ; elapsed = 00:03:22 . Memory (MB): peak = 1831.898 ; gain = 550.039
WARNING: [Route 35-422] Router was unable to fix hold violation on 1 pins because of tight setup and hold constraints.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-427] Router was unable to fix hold violation on 1 pins because of high hold requirement.
Resolution: Run report_timing_summary to analyze the hold violations.

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1831.898 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus fixed_io_mio with more than one IO standard is found. Components associated with this bus are: 
	fixed_io_mio[53] of IOStandard LVCMOS18
	fixed_io_mio[52] of IOStandard LVCMOS18
	fixed_io_mio[51] of IOStandard LVCMOS18
	fixed_io_mio[50] of IOStandard LVCMOS18
	fixed_io_mio[49] of IOStandard LVCMOS18
	fixed_io_mio[48] of IOStandard LVCMOS18
	fixed_io_mio[47] of IOStandard LVCMOS18
	fixed_io_mio[46] of IOStandard LVCMOS18
	fixed_io_mio[45] of IOStandard LVCMOS18
	fixed_io_mio[44] of IOStandard LVCMOS18
	fixed_io_mio[43] of IOStandard LVCMOS18
	fixed_io_mio[42] of IOStandard LVCMOS18
	fixed_io_mio[41] of IOStandard LVCMOS18
	fixed_io_mio[40] of IOStandard LVCMOS18
	fixed_io_mio[39] of IOStandard LVCMOS18
	fixed_io_mio[38] of IOStandard LVCMOS18
	fixed_io_mio[37] of IOStandard LVCMOS18
	fixed_io_mio[36] of IOStandard LVCMOS18
	fixed_io_mio[35] of IOStandard LVCMOS18
	fixed_io_mio[34] of IOStandard LVCMOS18
	fixed_io_mio[33] of IOStandard LVCMOS18
	fixed_io_mio[32] of IOStandard LVCMOS18
	fixed_io_mio[31] of IOStandard LVCMOS18
	fixed_io_mio[30] of IOStandard LVCMOS18
	fixed_io_mio[29] of IOStandard LVCMOS18
	fixed_io_mio[28] of IOStandard LVCMOS18
	fixed_io_mio[27] of IOStandard LVCMOS18
	fixed_io_mio[26] of IOStandard LVCMOS18
	fixed_io_mio[25] of IOStandard LVCMOS18
	fixed_io_mio[24] of IOStandard LVCMOS18
	fixed_io_mio[23] of IOStandard LVCMOS18
	fixed_io_mio[22] of IOStandard LVCMOS18
	fixed_io_mio[21] of IOStandard LVCMOS18
	fixed_io_mio[20] of IOStandard LVCMOS18
	fixed_io_mio[19] of IOStandard LVCMOS18
	fixed_io_mio[18] of IOStandard LVCMOS18
	fixed_io_mio[17] of IOStandard LVCMOS18
	fixed_io_mio[16] of IOStandard LVCMOS18
	fixed_io_mio[15] of IOStandard LVCMOS33
	fixed_io_mio[14] of IOStandard LVCMOS33
	fixed_io_mio[13] of IOStandard LVCMOS33
	fixed_io_mio[12] of IOStandard LVCMOS33
	fixed_io_mio[11] of IOStandard LVCMOS33
	fixed_io_mio[10] of IOStandard LVCMOS33
	fixed_io_mio[9] of IOStandard LVCMOS33
	fixed_io_mio[8] of IOStandard LVCMOS33
	fixed_io_mio[7] of IOStandard LVCMOS33
	fixed_io_mio[6] of IOStandard LVCMOS33
	fixed_io_mio[5] of IOStandard LVCMOS33
	fixed_io_mio[4] of IOStandard LVCMOS33
	fixed_io_mio[3] of IOStandard LVCMOS33
	fixed_io_mio[2] of IOStandard LVCMOS33
	fixed_io_mio[1] of IOStandard LVCMOS33
	fixed_io_mio[0] of IOStandard LVCMOS33
WARNING: [Place 30-12] An IO Bus gpio_bd with more than one IO standard is found. Components associated with this bus are: 
	gpio_bd[31] of IOStandard LVCMOS25
	gpio_bd[30] of IOStandard LVCMOS25
	gpio_bd[29] of IOStandard LVCMOS25
	gpio_bd[28] of IOStandard LVCMOS25
	gpio_bd[27] of IOStandard LVCMOS25
	gpio_bd[26] of IOStandard LVCMOS33
	gpio_bd[25] of IOStandard LVCMOS33
	gpio_bd[24] of IOStandard LVCMOS33
	gpio_bd[23] of IOStandard LVCMOS33
	gpio_bd[22] of IOStandard LVCMOS33
	gpio_bd[21] of IOStandard LVCMOS33
	gpio_bd[20] of IOStandard LVCMOS33
	gpio_bd[19] of IOStandard LVCMOS33
	gpio_bd[18] of IOStandard LVCMOS25
	gpio_bd[17] of IOStandard LVCMOS25
	gpio_bd[16] of IOStandard LVCMOS25
	gpio_bd[15] of IOStandard LVCMOS25
	gpio_bd[14] of IOStandard LVCMOS25
	gpio_bd[13] of IOStandard LVCMOS25
	gpio_bd[12] of IOStandard LVCMOS25
	gpio_bd[11] of IOStandard LVCMOS25
	gpio_bd[10] of IOStandard LVCMOS33
	gpio_bd[9] of IOStandard LVCMOS33
	gpio_bd[8] of IOStandard LVCMOS33
	gpio_bd[7] of IOStandard LVCMOS33
	gpio_bd[6] of IOStandard LVCMOS33
	gpio_bd[5] of IOStandard LVCMOS33
	gpio_bd[4] of IOStandard LVCMOS25
	gpio_bd[3] of IOStandard LVCMOS25
	gpio_bd[2] of IOStandard LVCMOS25
	gpio_bd[1] of IOStandard LVCMOS25
	gpio_bd[0] of IOStandard LVCMOS25
INFO: [Place 30-746] Post Placement Timing Summary WNS=-7.058. For the most accurate timing information please run report_timing.
Phase 11 Incr Placement Change | Checksum: b52794e1

Time (s): cpu = 00:05:20 ; elapsed = 00:03:48 . Memory (MB): peak = 1831.898 ; gain = 550.039

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 105bb9e14

Time (s): cpu = 00:05:23 ; elapsed = 00:03:51 . Memory (MB): peak = 1831.898 ; gain = 550.039

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 8799de78

Time (s): cpu = 00:05:24 ; elapsed = 00:03:52 . Memory (MB): peak = 1831.898 ; gain = 550.039

Phase 13.2 Pre Route Cleanup
Phase 13.2 Pre Route Cleanup | Checksum: 16a8954ac

Time (s): cpu = 00:05:24 ; elapsed = 00:03:53 . Memory (MB): peak = 1831.898 ; gain = 550.039
 Number of Nodes with overlaps = 0

Phase 13.3 Update Timing
Phase 13.3 Update Timing | Checksum: 14cda9147

Time (s): cpu = 00:05:37 ; elapsed = 00:04:00 . Memory (MB): peak = 1831.898 ; gain = 550.039
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.059 | TNS=-2409.141| WHS=-1.763 | THS=-664.029|

Phase 13 Router Initialization | Checksum: 20ee09bda

Time (s): cpu = 00:05:43 ; elapsed = 00:04:04 . Memory (MB): peak = 1831.898 ; gain = 550.039

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 26174cb92

Time (s): cpu = 00:05:44 ; elapsed = 00:04:05 . Memory (MB): peak = 1831.898 ; gain = 550.039

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 225
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 15.1.1 Update Timing
Phase 15.1.1 Update Timing | Checksum: 16c0ddcc2

Time (s): cpu = 00:06:24 ; elapsed = 00:04:36 . Memory (MB): peak = 1831.898 ; gain = 550.039
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.460 | TNS=-2428.831| WHS=N/A    | THS=N/A    |


Phase 15.1.2 GlobIterForTiming

Phase 15.1.2.1 Update Timing
Phase 15.1.2.1 Update Timing | Checksum: 1940b6aa4

Time (s): cpu = 00:06:24 ; elapsed = 00:04:37 . Memory (MB): peak = 1831.898 ; gain = 550.039

Phase 15.1.2.2 Fast Budgeting
Phase 15.1.2.2 Fast Budgeting | Checksum: 1137071e3

Time (s): cpu = 00:06:25 ; elapsed = 00:04:38 . Memory (MB): peak = 1831.898 ; gain = 550.039
Phase 15.1.2 GlobIterForTiming | Checksum: 1abe4b6e6

Time (s): cpu = 00:06:27 ; elapsed = 00:04:39 . Memory (MB): peak = 1831.898 ; gain = 550.039
Phase 15.1 Global Iteration 0 | Checksum: 1abe4b6e6

Time (s): cpu = 00:06:27 ; elapsed = 00:04:39 . Memory (MB): peak = 1831.898 ; gain = 550.039

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 0

Phase 15.2.1 Update Timing
Phase 15.2.1 Update Timing | Checksum: 9878d0b9

Time (s): cpu = 00:06:30 ; elapsed = 00:04:43 . Memory (MB): peak = 1831.898 ; gain = 550.039
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.460 | TNS=-2419.315| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 145f79dfb

Time (s): cpu = 00:06:31 ; elapsed = 00:04:43 . Memory (MB): peak = 1831.898 ; gain = 550.039
Phase 15 Rip-up And Reroute | Checksum: 145f79dfb

Time (s): cpu = 00:06:31 ; elapsed = 00:04:43 . Memory (MB): peak = 1831.898 ; gain = 550.039

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 227463d5c

Time (s): cpu = 00:06:33 ; elapsed = 00:04:44 . Memory (MB): peak = 1831.898 ; gain = 550.039
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.460 | TNS=-2418.970| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1 Delay CleanUp | Checksum: ec8b50ce

Time (s): cpu = 00:06:33 ; elapsed = 00:04:44 . Memory (MB): peak = 1831.898 ; gain = 550.039

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: ec8b50ce

Time (s): cpu = 00:06:33 ; elapsed = 00:04:44 . Memory (MB): peak = 1831.898 ; gain = 550.039
Phase 16 Delay and Skew Optimization | Checksum: ec8b50ce

Time (s): cpu = 00:06:33 ; elapsed = 00:04:44 . Memory (MB): peak = 1831.898 ; gain = 550.039

Phase 17 Post Hold Fix

Phase 17.1 Update Timing
Phase 17.1 Update Timing | Checksum: 14fdd6df2

Time (s): cpu = 00:06:36 ; elapsed = 00:04:46 . Memory (MB): peak = 1831.898 ; gain = 550.039
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.460 | TNS=-2420.246| WHS=-1.627 | THS=-43.843|


Phase 17.2 Lut RouteThru Assignment for hold
Phase 17.2 Lut RouteThru Assignment for hold | Checksum: 271b8931c

Time (s): cpu = 00:09:43 ; elapsed = 00:06:55 . Memory (MB): peak = 1854.254 ; gain = 572.395
Phase 17 Post Hold Fix | Checksum: 271b8931c

Time (s): cpu = 00:09:43 ; elapsed = 00:06:55 . Memory (MB): peak = 1854.254 ; gain = 572.395
WARNING: [Route 35-446] The router encountered 15 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack.
Resolution: Run report_timing on the design before routing to identify timing paths with higher hold violations and low or negative setup margin.

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 232f5a6f2

Time (s): cpu = 00:09:47 ; elapsed = 00:06:57 . Memory (MB): peak = 1854.254 ; gain = 572.395
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.808 | TNS=-2591.700| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 232f5a6f2

Time (s): cpu = 00:09:47 ; elapsed = 00:06:58 . Memory (MB): peak = 1854.254 ; gain = 572.395

Phase 19 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-7.574 | TNS=-2624.905| WHS=-0.955 | THS=-1.579 |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 19 Post Router Timing | Checksum: 2660a0ca7

Time (s): cpu = 00:09:56 ; elapsed = 00:07:03 . Memory (MB): peak = 1854.254 ; gain = 572.395
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:09:57 ; elapsed = 00:07:03 . Memory (MB): peak = 1854.254 ; gain = 572.395

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
417 Infos, 47 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:10:00 ; elapsed = 00:07:05 . Memory (MB): peak = 1854.254 ; gain = 572.395
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1854.254 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/ZedBoard_Projects/FMCOMMS_IPCORE/fmcomms1_zed.runs/impl_1/system_top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1854.254 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1854.254 ; gain = 0.000
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1 output i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1 output i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (REQP-125) connects_CLKINSEL_both_active - i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm: The MMCME2_ADV has an active CLKINSEL, but the CLKIN1 and CLKIN2 pins are not both active.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c3/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c3/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c3/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (REQP-181) writefirst - Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings, 94 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 12411264 bits.
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:46 ; elapsed = 00:00:45 . Memory (MB): peak = 1854.254 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Sep 01 14:33:08 2018...
