#-----------------------------------------------------------
# xsim v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri May 13 14:20:26 2022
# Process ID: 4595
# Current directory: /home/muheet/stableEnv/aws-fpga/hdk/cl/developer_designs/xlx_nova_project/verif/sim/vivado/test
# Command line: xsim -source {xsim.dir/tb/xsim_script.tcl}
# Log file: /home/muheet/stableEnv/aws-fpga/hdk/cl/developer_designs/xlx_nova_project/verif/sim/vivado/test/xsim.log
# Journal file: /home/muheet/stableEnv/aws-fpga/hdk/cl/developer_designs/xlx_nova_project/verif/sim/vivado/test/xsim.jou
#-----------------------------------------------------------
start_gui
source xsim.dir/tb/xsim_script.tcl
add_wave {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_araddr}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_arburst}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_arcache}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_arid}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_arlen}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_arlock}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_arprot}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_arqos}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_arready}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_arregion}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_arsize}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_arvalid}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_awaddr}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_awburst}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_awcache}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_awid}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_awlen}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_awlock}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_awprot}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_awqos}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_awready}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_awregion}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_awsize}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_awvalid}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_bid}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_bready}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_bresp}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_bvalid}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_rdata}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_rid}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_rlast}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_rready}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_rresp}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_rvalid}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_wdata}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_wlast}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_wready}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_wstrb}} {{/tb/card/fpga/CL/cl_nova_project/DDR_AXI4_wvalid}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_araddr}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_arburst}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_arcache}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_arid}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_arlen}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_arlock}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_arprot}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_arqos}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_arready}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_arsize}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_arvalid}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_awaddr}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_awburst}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_awcache}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_awid}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_awlen}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_awlock}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_awprot}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_awqos}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_awready}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_awsize}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_awvalid}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_bid}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_bready}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_bresp}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_bvalid}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_rdata}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_rid}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_rlast}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_rready}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_rresp}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_rvalid}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_wdata}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_wlast}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_wready}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_wstrb}} {{/tb/card/fpga/CL/cl_nova_project/DMA_PCIS_AXI4_wvalid}} 
current_wave_config {Untitled 1}
add_wave {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/clk}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/arst_n}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/arst_ndm_n}} 
current_wave_config {Untitled 1}
add_wave {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_arvalid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_arready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_arid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_araddr}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_arlen}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_arsize}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_arburst}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_arlock}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_arcache}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_arprot}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_awvalid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_awready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_awid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_awaddr}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_awlen}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_awsize}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_awburst}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_awlock}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_awcache}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_awprot}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_wvalid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_wready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_wdata}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_wstrb}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_wlast}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_rvalid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_rready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_rid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_rdata}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_rresp}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_rlast}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_bvalid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_bready}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_bid}} {{/tb/card/fpga/CL/cl_nova_project/nova_subsystem_1/u_hydra_su/maxi_bresp}} 
restart
run all
save_wave_config {/home/muheet/stableEnv/aws-fpga/hdk/cl/developer_designs/xlx_nova_project/verif/sim/vivado/test/tb.wcfg}
add_files -fileset sim_1 -norecurse /home/muheet/stableEnv/aws-fpga/hdk/cl/developer_designs/xlx_nova_project/verif/sim/vivado/test/tb.wcfg
set_property xsim.view /home/muheet/stableEnv/aws-fpga/hdk/cl/developer_designs/xlx_nova_project/verif/sim/vivado/test/tb.wcfg [get_filesets sim_1]
close_sim
