# Copyright (C) 1991-2010 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 10.1 Build 153 11/29/2010 SJ Full Version
# File: C:/Users/danleaf/Desktop/voice/voice.csv
# Generated on: Sat Apr 25 16:48:22 2015

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate
i_ad_data[7],Input,PIN_AA9,3,B3_N1,LVDS,,,
i_ad_data[6],Input,PIN_AA8,3,B3_N1,LVDS,,,
i_ad_data[5],Input,PIN_T10,3,B3_N1,LVDS,,,
i_ad_data[4],Input,PIN_AA7,3,B3_N1,LVDS,,,
i_ad_data[3],Input,PIN_U9,3,B3_N2,LVDS,,,
i_ad_data[2],Input,PIN_W7,3,B3_N2,LVDS,,,
i_ad_data[1],Input,PIN_T8,3,B3_N2,LVDS,,,
i_ad_data[0],Input,PIN_AA5,3,B3_N2,LVDS,,,
i_ad_data[0](n),Input,PIN_AB5,3,B3_N2,LVDS,,,
i_ad_data[1](n),Input,PIN_T9,3,B3_N2,LVDS,,,
i_ad_data[2](n),Input,PIN_Y7,3,B3_N2,LVDS,,,
i_ad_data[3](n),Input,PIN_V8,3,B3_N2,LVDS,,,
i_ad_data[4](n),Input,PIN_AB7,3,B3_N1,LVDS,,,
i_ad_data[5](n),Input,PIN_T11,3,B3_N1,LVDS,,,
i_ad_data[6](n),Input,PIN_AB8,3,B3_N1,LVDS,,,
i_ad_data[7](n),Input,PIN_AB9,3,B3_N1,LVDS,,,
i_clk_sys,Input,PIN_AA11,3,B3_N0,,,,
i_clk_sys1,Input,PIN_T2,2,B2_N0,,,,
i_clk_sys2,Input,PIN_G21,6,B6_N3,,,,
i_clk_sys3,Input,PIN_B11,8,B8_N0,,,,
i_ctrl1,Input,PIN_H8,1,B1_N1,,,,
i_ctrl2,Input,PIN_J8,1,B1_N1,,,,
i_eth_col,Input,PIN_C13,7,B7_N3,,,,
i_eth_crs,Input,PIN_B15,7,B7_N3,,,,
i_eth_rxclk,Input,PIN_B12,7,B7_N3,,,,
i_eth_rxd[7],Input,PIN_A15,7,B7_N2,,,,
i_eth_rxd[6],Input,PIN_E14,7,B7_N2,,,,
i_eth_rxd[5],Input,PIN_B16,7,B7_N2,,,,
i_eth_rxd[4],Input,PIN_A16,7,B7_N2,,,,
i_eth_rxd[3],Input,PIN_B17,7,B7_N2,,,,
i_eth_rxd[2],Input,PIN_A17,7,B7_N1,,,,
i_eth_rxd[1],Input,PIN_G13,7,B7_N1,,,,
i_eth_rxd[0],Input,PIN_G14,7,B7_N1,,,,
i_eth_rxdv,Input,PIN_B18,7,B7_N1,,,,
i_eth_rxer,Input,PIN_E15,7,B7_N1,,,,
io_sdram_data[15],Bidir,PIN_C8,8,B8_N1,,,,
io_sdram_data[14],Bidir,PIN_E9,8,B8_N1,,,,
io_sdram_data[13],Bidir,PIN_B6,8,B8_N1,,,,
io_sdram_data[12],Bidir,PIN_A6,8,B8_N1,,,,
io_sdram_data[11],Bidir,PIN_B7,8,B8_N1,,,,
io_sdram_data[10],Bidir,PIN_A7,8,B8_N1,,,,
io_sdram_data[9],Bidir,PIN_B8,8,B8_N1,,,,
io_sdram_data[8],Bidir,PIN_A8,8,B8_N0,,,,
io_sdram_data[7],Bidir,PIN_G11,8,B8_N0,,,,
io_sdram_data[6],Bidir,PIN_C10,8,B8_N0,,,,
io_sdram_data[5],Bidir,PIN_B9,8,B8_N0,,,,
io_sdram_data[4],Bidir,PIN_A9,8,B8_N0,,,,
io_sdram_data[3],Bidir,PIN_B10,8,B8_N0,,,,
io_sdram_data[2],Bidir,PIN_A10,8,B8_N0,,,,
io_sdram_data[1],Bidir,PIN_E10,8,B8_N0,,,,
io_sdram_data[0],Bidir,PIN_D10,8,B8_N0,,,,
o_ad_pdwn,Output,PIN_U7,3,B3_N3,,,,
o_clk_ad,Output,PIN_AA3,3,B3_N2,LVDS_E_3R,,,2
o_clk_da,Output,PIN_G4,1,B1_N0,,,,
o_clk_sdram,Output,PIN_E5,8,B8_N3,,,,
o_da_data[7],Output,PIN_E1,1,B1_N1,,,,
o_da_data[6],Output,PIN_J6,1,B1_N1,,,,
o_da_data[5],Output,PIN_H6,1,B1_N1,,,,
o_da_data[4],Output,PIN_D2,1,B1_N1,,,,
o_da_data[3],Output,PIN_C1,1,B1_N1,,,,
o_da_data[2],Output,PIN_E3,1,B1_N0,,,,
o_da_data[1],Output,PIN_B1,1,B1_N0,,,,
o_da_data[0],Output,PIN_B2,1,B1_N0,,,,
o_da_sleep,Output,PIN_F1,1,B1_N1,,,,
o_eth_gtxclk,Output,PIN_B20,7,B7_N1,,,,
o_eth_txd[7],Output,PIN_A18,7,B7_N1,,,,
o_eth_txd[6],Output,PIN_C17,7,B7_N1,,,,
o_eth_txd[5],Output,PIN_D19,7,B7_N0,,,,
o_eth_txd[4],Output,PIN_C19,7,B7_N0,,,,
o_eth_txd[3],Output,PIN_H14,7,B7_N0,,,,
o_eth_txd[2],Output,PIN_G15,7,B7_N0,,,,
o_eth_txd[1],Output,PIN_G16,7,B7_N0,,,,
o_eth_txd[0],Output,PIN_F15,7,B7_N0,,,,
o_eth_txen,Output,PIN_F16,7,B7_N0,,,,
o_eth_txer,Output,PIN_E16,7,B7_N0,,,,
o_pwm,Output,PIN_J5,1,B1_N2,,,,
o_sdram_addr[12],Output,PIN_B3,8,B8_N3,,,,
o_sdram_addr[11],Output,PIN_A3,8,B8_N3,,,,
o_sdram_addr[10],Output,PIN_G8,8,B8_N3,,,,
o_sdram_addr[9],Output,PIN_F8,8,B8_N3,,,,
o_sdram_addr[8],Output,PIN_B4,8,B8_N3,,,,
o_sdram_addr[7],Output,PIN_A4,8,B8_N2,,,,
o_sdram_addr[6],Output,PIN_D7,8,B8_N2,,,,
o_sdram_addr[5],Output,PIN_C6,8,B8_N2,,,,
o_sdram_addr[4],Output,PIN_F10,8,B8_N2,,,,
o_sdram_addr[3],Output,PIN_G10,8,B8_N2,,,,
o_sdram_addr[2],Output,PIN_B5,8,B8_N2,,,,
o_sdram_addr[1],Output,PIN_A5,8,B8_N2,,,,
o_sdram_addr[0],Output,PIN_H10,8,B8_N1,,,,
o_sdram_ba[1],Output,PIN_H11,8,B8_N1,,,,
o_sdram_ba[0],Output,PIN_C7,8,B8_N1,,,,
o_sdram_cas,Output,PIN_E7,8,B8_N3,,,,
o_sdram_cke,Output,PIN_C4,8,B8_N3,,,,
o_sdram_cs,Output,PIN_F7,8,B8_N3,,,,
o_sdram_ldqm,Output,PIN_F9,8,B8_N3,,,,
o_sdram_ras,Output,PIN_D6,8,B8_N3,,,,
o_sdram_udqm,Output,PIN_G7,8,B8_N3,,,,
o_sdram_we,Output,PIN_C3,8,B8_N3,,,,
o_clk_ad(n),Output,PIN_AB3,3,B3_N2,LVDS_E_3R,,,2
