INFO: [VRFC 10-2263] Analyzing Verilog file "C:/03 Digital Lab/Lab05/id_marque/id_marque.sim/sim_1/synth/func/xsim/tb_id_marque_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_control
INFO: [VRFC 10-311] analyzing module bcd_cnt
INFO: [VRFC 10-311] analyzing module freq_dv
INFO: [VRFC 10-311] analyzing module id_marque
INFO: [VRFC 10-311] analyzing module svn_dcdr
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/03 Digital Lab/Lab05/id_marque/id_marque.srcs/sim_1/new/tb_id_marque.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_id_marque
