{
  "module_name": "ingenic,jz4760-cgu.h",
  "hash_id": "c88f4b17a5b5ef87bca0472467912a199b7f783a3a4dca7f62a2ecd07fb31f4e",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/ingenic,jz4760-cgu.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_CLOCK_JZ4760_CGU_H__\n#define __DT_BINDINGS_CLOCK_JZ4760_CGU_H__\n\n#define JZ4760_CLK_EXT\t\t0\n#define JZ4760_CLK_OSC32K\t1\n#define JZ4760_CLK_PLL0\t\t2\n#define JZ4760_CLK_PLL0_HALF\t3\n#define JZ4760_CLK_PLL1\t\t4\n#define JZ4760_CLK_CCLK\t\t5\n#define JZ4760_CLK_HCLK\t\t6\n#define JZ4760_CLK_SCLK\t\t7\n#define JZ4760_CLK_H2CLK\t8\n#define JZ4760_CLK_MCLK\t\t9\n#define JZ4760_CLK_PCLK\t\t10\n#define JZ4760_CLK_MMC_MUX\t11\n#define JZ4760_CLK_MMC0\t\t12\n#define JZ4760_CLK_MMC1\t\t13\n#define JZ4760_CLK_MMC2\t\t14\n#define JZ4760_CLK_CIM\t\t15\n#define JZ4760_CLK_UHC\t\t16\n#define JZ4760_CLK_GPU\t\t17\n#define JZ4760_CLK_GPS\t\t18\n#define JZ4760_CLK_SSI_MUX\t19\n#define JZ4760_CLK_PCM\t\t20\n#define JZ4760_CLK_I2S\t\t21\n#define JZ4760_CLK_OTG\t\t22\n#define JZ4760_CLK_SSI0\t\t23\n#define JZ4760_CLK_SSI1\t\t24\n#define JZ4760_CLK_SSI2\t\t25\n#define JZ4760_CLK_DMA\t\t26\n#define JZ4760_CLK_I2C0\t\t27\n#define JZ4760_CLK_I2C1\t\t28\n#define JZ4760_CLK_UART0\t29\n#define JZ4760_CLK_UART1\t30\n#define JZ4760_CLK_UART2\t31\n#define JZ4760_CLK_UART3\t32\n#define JZ4760_CLK_IPU\t\t33\n#define JZ4760_CLK_ADC\t\t34\n#define JZ4760_CLK_AIC\t\t35\n#define JZ4760_CLK_VPU\t\t36\n#define JZ4760_CLK_UHC_PHY\t37\n#define JZ4760_CLK_OTG_PHY\t38\n#define JZ4760_CLK_EXT512\t39\n#define JZ4760_CLK_RTC\t\t40\n#define JZ4760_CLK_LPCLK_DIV\t41\n#define JZ4760_CLK_TVE\t\t42\n#define JZ4760_CLK_LPCLK\t43\n#define JZ4760_CLK_MDMA\t\t44\n#define JZ4760_CLK_BDMA\t\t45\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}