<!DOCTYPE html>
<html><head lang="en">
    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge"><title>rezvan | Computer System Engineering: Part 6 - Virtual Memory</title><link rel="icon" type="image/png" href="https://rezvan.xyz/images/icon.png" /><meta name="viewport" content="width=device-width, initial-scale=1">
    <meta name="description"
        content="In this part we&rsquo;ll cover so-called virtual memory - which is an essential technique used in computer engineering.
Virtual memory is a technique used by computers to allow them to use more memory than physically exists in the system. Now, this may seem odd at a first glance, how can we use more memory than physically exists?
It works by temporarily transferring data from the computer&rsquo;s main memory (RAM) to a designated area on the secondary memory (hard-drive)." />
    <meta property="og:image" content="https://raw.githubusercontent.com/rezaarezvan/rezvan.xyz/main/images/icon.png" />
    <meta property="og:title" content="Computer System Engineering: Part 6 - Virtual Memory" />
<meta property="og:description" content="In this part we&rsquo;ll cover so-called virtual memory - which is an essential technique used in computer engineering.
Virtual memory is a technique used by computers to allow them to use more memory than physically exists in the system. Now, this may seem odd at a first glance, how can we use more memory than physically exists?
It works by temporarily transferring data from the computer&rsquo;s main memory (RAM) to a designated area on the secondary memory (hard-drive)." />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://rezvan.xyz/school/EDA333/EDA333_6/" /><meta property="article:section" content="school" />
<meta property="article:published_time" content="2023-04-21T19:28:25+02:00" />
<meta property="article:modified_time" content="2023-04-21T19:28:25+02:00" />

<meta name="twitter:card" content="summary"/><meta name="twitter:title" content="Computer System Engineering: Part 6 - Virtual Memory"/>
<meta name="twitter:description" content="In this part we&rsquo;ll cover so-called virtual memory - which is an essential technique used in computer engineering.
Virtual memory is a technique used by computers to allow them to use more memory than physically exists in the system. Now, this may seem odd at a first glance, how can we use more memory than physically exists?
It works by temporarily transferring data from the computer&rsquo;s main memory (RAM) to a designated area on the secondary memory (hard-drive)."/>
<script src="https://cdn.jsdelivr.net/npm/feather-icons/dist/feather.min.js"></script>
    <link href="https://fonts.googleapis.com/css2?family=IBM+Plex+Mono:ital,wght@1,500&display=swap" rel="stylesheet">
    <link href="https://fonts.googleapis.com/css2?family=Fira+Sans&display=swap" rel="stylesheet">
    <link href="https://fonts.googleapis.com/css?family=Roboto+Mono" rel="stylesheet">

    
    
    <link rel="stylesheet" type="text/css" media="screen" href="https://rezvan.xyz/css/main.d5daa3df2e3279d931705520614088c3ae23adee342622cd4d903d1e1db73c7f.css" />
    <link id="lightSyntaxStyle" rel="stylesheet" type="text/css" media="screen" href="https://rezvan.xyz/css/light_syntax.65408cc3a5c02070b661c3e4e79306fc261cc63620f4adce9a30eafcba4ab79e.css" />
    
    <link id="darkModeStyle" rel="stylesheet" type="text/css" href="https://rezvan.xyz/css/dark.43a635302a5e2609b6625cc16df70bbe0ae7f7f5dcae796685f45e2bf31c07c4.css"  disabled />
    <link id="darkSyntaxStyle" rel="stylesheet" type="text/css" media="screen" href="https://rezvan.xyz/css/dark_syntax.2b10cc1a2156b30874a063b7439a993bc3b43d476c5e1d8598d769c929c7b381.css" />
    

    
    
    <script type="text/javascript"
        src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML">
        </script>

    
    <script type="text/x-mathjax-config">
		MathJax.Hub.Config({
			tex2jax: {
				inlineMath: [['$','$'], ['\\(','\\)']],
				displayMath: [['$$','$$'], ['\[','\]']],
				processEscapes: true,
				processEnvironments: true,
				skipTags: ['script', 'noscript', 'style', 'textarea', 'pre'],
				TeX: { equationNumbers: { autoNumber: "AMS" },
						 extensions: ["AMSmath.js", "AMSsymbols.js"] }
			}
		});
		</script>
    

    
    
    <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.15.2/dist/katex.min.css">
    <script defer src="https://cdn.jsdelivr.net/npm/katex@0.15.2/dist/katex.min.js"></script>
    <script defer src="https://cdn.jsdelivr.net/npm/katex@0.15.2/dist/contrib/auto-render.min.js"
        onload="renderMathInElement(document.body);"></script>

    
    <script>
        document.addEventListener("DOMContentLoaded", function () {
            renderMathInElement(document.body, {
                delimiters: [
                    {left: "$$", right: "$$", display: true},
                    {left: "$", right: "$", display: false}
                ]
            });
        });
    </script>
    

    
</head>
<body>
    <div class="content"><header>
    <div class="main">
        <a href="https://rezvan.xyz/">rezvan</a>
    </div>
    <nav id="site-navbar">
        
        <a href="/">home</a>
        
        <a href="/about">about</a>
        
        <a href="/principles">principles</a>
        
        <a href="/contact">contact</a>
        
        <a href="/cv">cv</a>
        
        <a href="/school">school</a>
        
        <a href="/tags">tags</a>
        
        | <span id="dark-mode-toggle" onclick="toggleTheme()"></span>
        <script src="https://rezvan.xyz/js/themetoggle.js"></script>
        
    </nav>
</header>

<main>
    <article>
        <div class="title">
            <h1 class="title">Computer System Engineering: Part 6 - Virtual Memory</h1>
            <div class="meta">Posted on Apr 21, 2023</div>
        </div>
        

        <section class="body">
            <p>In this part we&rsquo;ll cover so-called virtual memory - which is an essential technique used in computer engineering.</p>
<p>Virtual memory is a technique used by computers to allow them to use more memory than <em>physically</em> exists in the system.
Now, this may seem odd at a first glance, how can we use more memory than <strong>physically</strong> exists?</p>
<p>It works by temporarily transferring data from the computer&rsquo;s main memory (RAM) to a designated area on the secondary memory (hard-drive).</p>
<p>With this we can also control the processor&rsquo;s memory access. Since we&rsquo;ll be using <em>virtual addresses</em>, compatibility will be very good with this approach.</p>
<h3 id="virtual-memory">Virtual memory</h3>
<p>Now that we have defined what virtual memory is very shortly - let&rsquo;s understand it!</p>
<p>VM will now use our primary memory as a kind of cache. Since this will operate at the OS level, the OS and the CPU hardware will take care of this.</p>
<p>One important thing to remember is that, programs share primary memory, if you have multiple programs we need to assign them to their own <strong>virtual address spaces</strong>.</p>
<p>These spaces are protected from other programs/processors.</p>
<p>The big computation that we now need to perform at the CPU level is - translating a virtual memory address to a physical address.</p>
<p>Some terminology that we&rsquo;ll use when talking about VM is:</p>
<ul>
<li>
<p>A VM &ldquo;block&rdquo; is called a <strong>page</strong>.</p>
</li>
<li>
<p>A VM miss translation is called a <strong>page fault</strong>.</p>
</li>
</ul>
<h3 id="address-translation">Address translation</h3>
<p>As we just saw, a VM is, naturally, divided into &ldquo;blocks&rdquo;. These pages are a fixed size, usually ~ 4K.</p>
<p>To understand how we translate these addresses, we need to first understand a so-called page table.</p>
<h4 id="page-table">Page table</h4>
<p>A page table contains the necessary information that is needed for a translation.</p>
<p>The page table is a table that is stored in PM (essentially works like a cache in PM).
It is indexed with the virtual page number.</p>
<p>Since we&rsquo;ll probably need use of this, we keep the start address of this table in a register, <strong>Page Table Register</strong>, at the CPU.</p>
<p>If a given <em>page</em> is present in the PM:</p>
<ul>
<li>Page table will yield the physical page number</li>
<li>Along with other status bits (Referenced, Dirty, &hellip;)</li>
</ul>
<p>If a given <em>page</em> is <strong>not</strong> present in the PM:</p>
<ul>
<li>Page table will yield a place/point in secondary memory.</li>
</ul>
<p><img src="/school/images/PG.png#center" alt="">
<img src="/school/images/PG_2.png#center" alt=""></p>
<h3 id="overwriting-pages">Overwriting Pages</h3>
<p>Just as in the cache sense - we only have a limited space - meaning we&rsquo;ll probably need to overwrite pages eventually.</p>
<p>The most often algorithm used is, <strong>L</strong>east-<strong>R</strong>ecently <strong>U</strong>sed, LRU algorithm.
We keep a reference bit, when we access the page, we set it to 1. The OS will regularly reset all these reference bits.</p>
<p>When we need to overwrite a page - we&rsquo;ll just pick a page that hasn&rsquo;t been referenced recently (meaning their reference bit is 0).</p>
<p>Also note, since writing to secondary memory takes <strong>a lot</strong> of clock cycles - there is no way we&rsquo;ll be able to use a write through implementation here.</p>
<p>Therefore, we use the write-back implementation and keep track using a dirty bit - just like in caches!</p>
<h3 id="translation-look-aside-buffer">Translation Look-aside Buffer</h3>
<p>One thing we haven&rsquo;t discussed is - does address translation need double memory references?
One to access the page table - and one for the actual memory access.</p>
<p>The answer is no! Thanks to good &lsquo;ol principle of locality.</p>
<p>Therefore, we can keep track of the most used translations in a cache at the CPU!</p>
<p>This is exactly what is known as <strong>T</strong>ranslation <strong>L</strong>ook-aside <strong>B</strong>uffer.</p>
<p>Misses at the TLB can both we handled by hardware and software.</p>
<p><img src="/school/images/TLB.png#center" alt=""></p>
<h4 id="tlb-misses">TLB misses</h4>
<p>If a given page is located at PM:</p>
<ul>
<li>
<p>Read the translation to the TLB and try again.</p>
</li>
<li>
<p>Can be done via hardware</p>
<ul>
<li>But can be hard when we have complex page table structures.</li>
</ul>
</li>
<li>
<p>Or done in software</p>
<ul>
<li>By an exception (an optimized interrupt routine)</li>
</ul>
</li>
</ul>
<p>If a given page isn&rsquo;t:</p>
<ul>
<li>
<p>The OS reads the page from secondary memory and updates the page table.</p>
</li>
<li>
<p>Read in the translation to TLB</p>
</li>
<li>
<p>Restart the instruction which caused the miss.</p>
</li>
</ul>
<h4 id="page-fault-routine">Page fault routine</h4>
<p>This subroutine should:</p>
<ul>
<li>
<p>Localize the page in secondary memory</p>
</li>
<li>
<p>Choose which page should be replaced:</p>
<ul>
<li>If dirty, need to write back to secondary memory.</li>
</ul>
</li>
<li>
<p>Read in the page to memory and update the table.</p>
</li>
<li>
<p>Make the program runnable again (OS level).</p>
<ul>
<li>Restart the instruction which caused the page fault.</li>
</ul>
</li>
</ul>
<h3 id="virtual-memory-and-cache-interaction">Virtual memory and cache interaction</h3>
<p>We now have two cases for a cache:</p>
<ul>
<li>
<p>If a cache uses physical addresses:</p>
<ul>
<li>Must translate VA → FA before cache access. A TLB will increase the critical path, therefore a slower CPU.</li>
</ul>
</li>
<li>
<p>Virtual addressed cache:</p>
<ul>
<li>
<p>Only need to translate VA → FA when a cache miss occurs (Thus, we don&rsquo;t need a TLB in the critical path).</p>
</li>
<li>
<p>However, we lose the access control</p>
</li>
<li>
<p>We are now prone to &ldquo;aliasing&rdquo; problems - but there is a solution, so-called physical tagged cache!</p>
</li>
</ul>
</li>
</ul>
<h3 id="virtual-memory-strategies-for-good-performance">Virtual memory strategies for good performance</h3>
<p>So, the idea of virtual memory is a very powerful one - but as we have seen they can be quite problematic to implement.</p>
<p>Here&rsquo;s what we need to remember:</p>
<ul>
<li>
<p>Processes can share their memory space with other processes</p>
<ul>
<li>But, protection against faulty accesses are needed.</li>
</ul>
</li>
<li>
<p>Hardware support for memory protection:</p>
<ul>
<li>
<p>TLB/Page table: <em>access bits</em> per virtual page (Protected, Read, Write)</p>
</li>
<li>
<p>Page tables and other status information can only be accessed in <strong>supervisor mode</strong> (Kernel mode).</p>
</li>
<li>
<p>Some instructions, those with higher &ldquo;right&rdquo;, can only be run in supervisor mode.</p>
</li>
</ul>
</li>
</ul>
<h3 id="memory-hierarchy">Memory hierarchy</h3>
<p>Now that we have truly understood all the levels of memory in a computer - we can define what we need to consider at <strong>each level</strong>:</p>
<ul>
<li>
<p>Block placement</p>
</li>
<li>
<p>How do we find a certain block?</p>
</li>
<li>
<p>What block should be replaced on a miss?</p>
</li>
<li>
<p>What should happen when we write to a block?</p>
</li>
</ul>
<p>To answer all these questions:</p>
<h4 id="block-placement">Block placement:</h4>
<ul>
<li>
<p>Depends on the <em>associativity</em></p>
<ul>
<li>
<p>Direct-mapped (1-way associativity)</p>
<ul>
<li>Only one index possible</li>
</ul>
</li>
<li>
<p>N-way set associative</p>
<ul>
<li>N possible slots available within one &ldquo;set&rdquo;.</li>
</ul>
</li>
<li>
<p>Fully associative</p>
<ul>
<li>Doesn&rsquo;t matter - any slot will do.</li>
</ul>
</li>
</ul>
</li>
<li>
<p>Higher associativity leads to decreased miss rate - but increases, complexity, cost, and access time.</p>
</li>
</ul>
<h4 id="block-replacement">Block replacement:</h4>
<ul>
<li>
<p>Replacement algorithms:</p>
<ul>
<li>
<p>Least Recently Used</p>
<ul>
<li>Will become costly for higher associativity.</li>
</ul>
</li>
<li>
<p>Or, simply, random</p>
<ul>
<li>Sometimes it will be at par with LRU, but much simpler to implement.</li>
</ul>
</li>
</ul>
</li>
<li>
<p>Virtual memory</p>
<ul>
<li>LRU approximation with hardware support.</li>
</ul>
</li>
</ul>
<h4 id="write-policy">Write policy:</h4>
<ul>
<li>
<p>Write-through:</p>
<ul>
<li>
<p>Write both in lower and higher levels.</p>
</li>
<li>
<p>Simplifies replacement, but requires a big store buffer.</p>
</li>
</ul>
</li>
<li>
<p>Write-back:</p>
<ul>
<li>
<p>Only write at higher levels.</p>
</li>
<li>
<p>Update lower levels when the block is replaced.</p>
</li>
<li>
<p>Requires status bits for implementation.</p>
</li>
</ul>
</li>
<li>
<p>Virtual memory</p>
<ul>
<li>Write-back is only sane option due to <strong>long</strong> access time to the disk.</li>
</ul>
</li>
</ul>
<h3 id="memory-summary">Memory summary</h3>
<p>Small memories are fast - bigger memories come with the cost of longer access times.</p>
<p>Caches give us this illusion of big memory with short access times.
Much due to the principle of locality.</p>
<p>Remember that our hierarchy of memory is from smallest with the shortest access time to biggest with the longest access time!</p>

        </section>

        <div class="post-tags">
            
            
            <nav class="nav tags">
                <ul class="tags">
                    
                    <li><a href="/%20tags/Computer-System-Engineering">Computer System Engineering</a></li>
                    
                </ul>
            </nav>
            
            
        </div>
    </article>
</main>
<footer>
    <div style="display:flex"><a class="soc" href="https://github.com/rezaarezvan" rel="me" title="GitHub"><i data-feather="github"></i></a>
        <a class="border"></a><a class="soc" href="https://twitter.com/rzvan__/" rel="me" title="Twitter"><i data-feather="twitter"></i></a>
        <a class="border"></a></div><p class="footer_msg">memento mori</p></footer><script>
    feather.replace()
</script></div>
</body>

</html>
