// Seed: 226308241
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wor id_9 = -1;
  assign id_3 = 1;
  wire id_10;
endmodule
module module_1 (
    input logic id_0
);
  always begin : LABEL_0
    id_2 = 1'b0;
    id_3 = id_3;
    begin : LABEL_0
      id_2 <= id_0;
    end
    id_2 += 1 == id_0;
    begin : LABEL_0
      @(negedge 1) id_2 <= 1;
    end
  end
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
