{
  "module_name": "nic_reg.h",
  "hash_id": "6cc8d2afb69370a3edb8ac0ae9a4ec819fab50e5ab4450fdf6a592d5795183c7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/cavium/thunder/nic_reg.h",
  "human_readable_source": " \n \n\n#ifndef NIC_REG_H\n#define NIC_REG_H\n\n#define   NIC_PF_REG_COUNT\t\t\t29573\n#define   NIC_VF_REG_COUNT\t\t\t249\n\n \n#define   NIC_PF_CFG\t\t\t\t(0x0000)\n#define   NIC_PF_STATUS\t\t\t\t(0x0010)\n#define   NIC_PF_INTR_TIMER_CFG\t\t\t(0x0030)\n#define   NIC_PF_BIST_STATUS\t\t\t(0x0040)\n#define   NIC_PF_SOFT_RESET\t\t\t(0x0050)\n#define   NIC_PF_TCP_TIMER\t\t\t(0x0060)\n#define   NIC_PF_BP_CFG\t\t\t\t(0x0080)\n#define   NIC_PF_RRM_CFG\t\t\t(0x0088)\n#define   NIC_PF_CQM_CFG\t\t\t(0x00A0)\n#define   NIC_PF_CNM_CF\t\t\t\t(0x00A8)\n#define   NIC_PF_CNM_STATUS\t\t\t(0x00B0)\n#define   NIC_PF_CQ_AVG_CFG\t\t\t(0x00C0)\n#define   NIC_PF_RRM_AVG_CFG\t\t\t(0x00C8)\n#define   NIC_PF_INTF_0_1_SEND_CFG\t\t(0x0200)\n#define   NIC_PF_INTF_0_1_BP_CFG\t\t(0x0208)\n#define   NIC_PF_INTF_0_1_BP_DIS_0_1\t\t(0x0210)\n#define   NIC_PF_INTF_0_1_BP_SW_0_1\t\t(0x0220)\n#define   NIC_PF_RBDR_BP_STATE_0_3\t\t(0x0240)\n#define   NIC_PF_MAILBOX_INT\t\t\t(0x0410)\n#define   NIC_PF_MAILBOX_INT_W1S\t\t(0x0430)\n#define   NIC_PF_MAILBOX_ENA_W1C\t\t(0x0450)\n#define   NIC_PF_MAILBOX_ENA_W1S\t\t(0x0470)\n#define   NIC_PF_RX_ETYPE_0_7\t\t\t(0x0500)\n#define   NIC_PF_RX_GENEVE_DEF\t\t\t(0x0580)\n#define    UDP_GENEVE_PORT_NUM\t\t\t\t0x17C1ULL\n#define   NIC_PF_RX_GENEVE_PROT_DEF\t\t(0x0588)\n#define    IPV6_PROT\t\t\t\t\t0x86DDULL\n#define    IPV4_PROT\t\t\t\t\t0x800ULL\n#define    ET_PROT\t\t\t\t\t0x6558ULL\n#define   NIC_PF_RX_NVGRE_PROT_DEF\t\t(0x0598)\n#define   NIC_PF_RX_VXLAN_DEF_0_1\t\t(0x05A0)\n#define    UDP_VXLAN_PORT_NUM\t\t\t\t0x12B5\n#define   NIC_PF_RX_VXLAN_PROT_DEF\t\t(0x05B0)\n#define    IPV6_PROT_DEF\t\t\t\t0x2ULL\n#define    IPV4_PROT_DEF\t\t\t\t0x1ULL\n#define    ET_PROT_DEF\t\t\t\t\t0x3ULL\n#define   NIC_PF_RX_CFG\t\t\t\t(0x05D0)\n#define   NIC_PF_PKIND_0_15_CFG\t\t\t(0x0600)\n#define   NIC_PF_ECC0_FLIP0\t\t\t(0x1000)\n#define   NIC_PF_ECC1_FLIP0\t\t\t(0x1008)\n#define   NIC_PF_ECC2_FLIP0\t\t\t(0x1010)\n#define   NIC_PF_ECC3_FLIP0\t\t\t(0x1018)\n#define   NIC_PF_ECC0_FLIP1\t\t\t(0x1080)\n#define   NIC_PF_ECC1_FLIP1\t\t\t(0x1088)\n#define   NIC_PF_ECC2_FLIP1\t\t\t(0x1090)\n#define   NIC_PF_ECC3_FLIP1\t\t\t(0x1098)\n#define   NIC_PF_ECC0_CDIS\t\t\t(0x1100)\n#define   NIC_PF_ECC1_CDIS\t\t\t(0x1108)\n#define   NIC_PF_ECC2_CDIS\t\t\t(0x1110)\n#define   NIC_PF_ECC3_CDIS\t\t\t(0x1118)\n#define   NIC_PF_BIST0_STATUS\t\t\t(0x1280)\n#define   NIC_PF_BIST1_STATUS\t\t\t(0x1288)\n#define   NIC_PF_BIST2_STATUS\t\t\t(0x1290)\n#define   NIC_PF_BIST3_STATUS\t\t\t(0x1298)\n#define   NIC_PF_ECC0_SBE_INT\t\t\t(0x2000)\n#define   NIC_PF_ECC0_SBE_INT_W1S\t\t(0x2008)\n#define   NIC_PF_ECC0_SBE_ENA_W1C\t\t(0x2010)\n#define   NIC_PF_ECC0_SBE_ENA_W1S\t\t(0x2018)\n#define   NIC_PF_ECC0_DBE_INT\t\t\t(0x2100)\n#define   NIC_PF_ECC0_DBE_INT_W1S\t\t(0x2108)\n#define   NIC_PF_ECC0_DBE_ENA_W1C\t\t(0x2110)\n#define   NIC_PF_ECC0_DBE_ENA_W1S\t\t(0x2118)\n#define   NIC_PF_ECC1_SBE_INT\t\t\t(0x2200)\n#define   NIC_PF_ECC1_SBE_INT_W1S\t\t(0x2208)\n#define   NIC_PF_ECC1_SBE_ENA_W1C\t\t(0x2210)\n#define   NIC_PF_ECC1_SBE_ENA_W1S\t\t(0x2218)\n#define   NIC_PF_ECC1_DBE_INT\t\t\t(0x2300)\n#define   NIC_PF_ECC1_DBE_INT_W1S\t\t(0x2308)\n#define   NIC_PF_ECC1_DBE_ENA_W1C\t\t(0x2310)\n#define   NIC_PF_ECC1_DBE_ENA_W1S\t\t(0x2318)\n#define   NIC_PF_ECC2_SBE_INT\t\t\t(0x2400)\n#define   NIC_PF_ECC2_SBE_INT_W1S\t\t(0x2408)\n#define   NIC_PF_ECC2_SBE_ENA_W1C\t\t(0x2410)\n#define   NIC_PF_ECC2_SBE_ENA_W1S\t\t(0x2418)\n#define   NIC_PF_ECC2_DBE_INT\t\t\t(0x2500)\n#define   NIC_PF_ECC2_DBE_INT_W1S\t\t(0x2508)\n#define   NIC_PF_ECC2_DBE_ENA_W1C\t\t(0x2510)\n#define   NIC_PF_ECC2_DBE_ENA_W1S\t\t(0x2518)\n#define   NIC_PF_ECC3_SBE_INT\t\t\t(0x2600)\n#define   NIC_PF_ECC3_SBE_INT_W1S\t\t(0x2608)\n#define   NIC_PF_ECC3_SBE_ENA_W1C\t\t(0x2610)\n#define   NIC_PF_ECC3_SBE_ENA_W1S\t\t(0x2618)\n#define   NIC_PF_ECC3_DBE_INT\t\t\t(0x2700)\n#define   NIC_PF_ECC3_DBE_INT_W1S\t\t(0x2708)\n#define   NIC_PF_ECC3_DBE_ENA_W1C\t\t(0x2710)\n#define   NIC_PF_ECC3_DBE_ENA_W1S\t\t(0x2718)\n#define   NIC_PF_INTFX_SEND_CFG\t\t\t(0x4000)\n#define   NIC_PF_MCAM_0_191_ENA\t\t\t(0x100000)\n#define   NIC_PF_MCAM_0_191_M_0_5_DATA\t\t(0x110000)\n#define   NIC_PF_MCAM_CTRL\t\t\t(0x120000)\n#define   NIC_PF_CPI_0_2047_CFG\t\t\t(0x200000)\n#define   NIC_PF_MPI_0_2047_CFG\t\t\t(0x210000)\n#define   NIC_PF_RSSI_0_4097_RQ\t\t\t(0x220000)\n#define   NIC_PF_LMAC_0_7_CFG\t\t\t(0x240000)\n#define   NIC_PF_LMAC_0_7_CFG2\t\t\t(0x240100)\n#define   NIC_PF_LMAC_0_7_SW_XOFF\t\t(0x242000)\n#define   NIC_PF_LMAC_0_7_CREDIT\t\t(0x244000)\n#define   NIC_PF_CHAN_0_255_TX_CFG\t\t(0x400000)\n#define   NIC_PF_CHAN_0_255_RX_CFG\t\t(0x420000)\n#define   NIC_PF_CHAN_0_255_SW_XOFF\t\t(0x440000)\n#define   NIC_PF_CHAN_0_255_CREDIT\t\t(0x460000)\n#define   NIC_PF_CHAN_0_255_RX_BP_CFG\t\t(0x480000)\n#define   NIC_PF_SW_SYNC_RX\t\t\t(0x490000)\n#define   NIC_PF_SW_SYNC_RX_DONE\t\t(0x490008)\n#define   NIC_PF_TL2_0_63_CFG\t\t\t(0x500000)\n#define   NIC_PF_TL2_0_63_PRI\t\t\t(0x520000)\n#define   NIC_PF_TL2_LMAC\t\t\t(0x540000)\n#define   NIC_PF_TL2_0_63_SH_STATUS\t\t(0x580000)\n#define   NIC_PF_TL3A_0_63_CFG\t\t\t(0x5F0000)\n#define   NIC_PF_TL3_0_255_CFG\t\t\t(0x600000)\n#define   NIC_PF_TL3_0_255_CHAN\t\t\t(0x620000)\n#define   NIC_PF_TL3_0_255_PIR\t\t\t(0x640000)\n#define   NIC_PF_TL3_0_255_SW_XOFF\t\t(0x660000)\n#define   NIC_PF_TL3_0_255_CNM_RATE\t\t(0x680000)\n#define   NIC_PF_TL3_0_255_SH_STATUS\t\t(0x6A0000)\n#define   NIC_PF_TL4A_0_255_CFG\t\t\t(0x6F0000)\n#define   NIC_PF_TL4_0_1023_CFG\t\t\t(0x800000)\n#define   NIC_PF_TL4_0_1023_SW_XOFF\t\t(0x820000)\n#define   NIC_PF_TL4_0_1023_SH_STATUS\t\t(0x840000)\n#define   NIC_PF_TL4A_0_1023_CNM_RATE\t\t(0x880000)\n#define   NIC_PF_TL4A_0_1023_CNM_STATUS\t\t(0x8A0000)\n#define   NIC_PF_VF_0_127_MAILBOX_0_1\t\t(0x20002030)\n#define   NIC_PF_VNIC_0_127_TX_STAT_0_4\t\t(0x20004000)\n#define   NIC_PF_VNIC_0_127_RX_STAT_0_13\t(0x20004100)\n#define   NIC_PF_QSET_0_127_LOCK_0_15\t\t(0x20006000)\n#define   NIC_PF_QSET_0_127_CFG\t\t\t(0x20010000)\n#define   NIC_PF_QSET_0_127_RQ_0_7_CFG\t\t(0x20010400)\n#define   NIC_PF_QSET_0_127_RQ_0_7_DROP_CFG\t(0x20010420)\n#define   NIC_PF_QSET_0_127_RQ_0_7_BP_CFG\t(0x20010500)\n#define   NIC_PF_QSET_0_127_RQ_0_7_STAT_0_1\t(0x20010600)\n#define   NIC_PF_QSET_0_127_SQ_0_7_CFG\t\t(0x20010C00)\n#define   NIC_PF_QSET_0_127_SQ_0_7_CFG2\t\t(0x20010C08)\n#define   NIC_PF_QSET_0_127_SQ_0_7_STAT_0_1\t(0x20010D00)\n\n#define   NIC_PF_MSIX_VEC_0_18_ADDR\t\t(0x000000)\n#define   NIC_PF_MSIX_VEC_0_CTL\t\t\t(0x000008)\n#define   NIC_PF_MSIX_PBA_0\t\t\t(0x0F0000)\n\n \n#define   NIC_VNIC_CFG\t\t\t\t(0x000020)\n#define   NIC_VF_PF_MAILBOX_0_1\t\t\t(0x000130)\n#define   NIC_VF_INT\t\t\t\t(0x000200)\n#define   NIC_VF_INT_W1S\t\t\t(0x000220)\n#define   NIC_VF_ENA_W1C\t\t\t(0x000240)\n#define   NIC_VF_ENA_W1S\t\t\t(0x000260)\n\n#define   NIC_VNIC_RSS_CFG\t\t\t(0x0020E0)\n#define   NIC_VNIC_RSS_KEY_0_4\t\t\t(0x002200)\n#define   NIC_VNIC_TX_STAT_0_4\t\t\t(0x004000)\n#define   NIC_VNIC_RX_STAT_0_13\t\t\t(0x004100)\n#define   NIC_QSET_RQ_GEN_CFG\t\t\t(0x010010)\n\n#define   NIC_QSET_CQ_0_7_CFG\t\t\t(0x010400)\n#define   NIC_QSET_CQ_0_7_CFG2\t\t\t(0x010408)\n#define   NIC_QSET_CQ_0_7_THRESH\t\t(0x010410)\n#define   NIC_QSET_CQ_0_7_BASE\t\t\t(0x010420)\n#define   NIC_QSET_CQ_0_7_HEAD\t\t\t(0x010428)\n#define   NIC_QSET_CQ_0_7_TAIL\t\t\t(0x010430)\n#define   NIC_QSET_CQ_0_7_DOOR\t\t\t(0x010438)\n#define   NIC_QSET_CQ_0_7_STATUS\t\t(0x010440)\n#define   NIC_QSET_CQ_0_7_STATUS2\t\t(0x010448)\n#define   NIC_QSET_CQ_0_7_DEBUG\t\t\t(0x010450)\n\n#define   NIC_QSET_RQ_0_7_CFG\t\t\t(0x010600)\n#define   NIC_QSET_RQ_0_7_STAT_0_1\t\t(0x010700)\n\n#define   NIC_QSET_SQ_0_7_CFG\t\t\t(0x010800)\n#define   NIC_QSET_SQ_0_7_THRESH\t\t(0x010810)\n#define   NIC_QSET_SQ_0_7_BASE\t\t\t(0x010820)\n#define   NIC_QSET_SQ_0_7_HEAD\t\t\t(0x010828)\n#define   NIC_QSET_SQ_0_7_TAIL\t\t\t(0x010830)\n#define   NIC_QSET_SQ_0_7_DOOR\t\t\t(0x010838)\n#define   NIC_QSET_SQ_0_7_STATUS\t\t(0x010840)\n#define   NIC_QSET_SQ_0_7_DEBUG\t\t\t(0x010848)\n#define   NIC_QSET_SQ_0_7_STAT_0_1\t\t(0x010900)\n\n#define   NIC_QSET_RBDR_0_1_CFG\t\t\t(0x010C00)\n#define   NIC_QSET_RBDR_0_1_THRESH\t\t(0x010C10)\n#define   NIC_QSET_RBDR_0_1_BASE\t\t(0x010C20)\n#define   NIC_QSET_RBDR_0_1_HEAD\t\t(0x010C28)\n#define   NIC_QSET_RBDR_0_1_TAIL\t\t(0x010C30)\n#define   NIC_QSET_RBDR_0_1_DOOR\t\t(0x010C38)\n#define   NIC_QSET_RBDR_0_1_STATUS0\t\t(0x010C40)\n#define   NIC_QSET_RBDR_0_1_STATUS1\t\t(0x010C48)\n#define   NIC_QSET_RBDR_0_1_PREFETCH_STATUS\t(0x010C50)\n\n#define   NIC_VF_MSIX_VECTOR_0_19_ADDR\t\t(0x000000)\n#define   NIC_VF_MSIX_VECTOR_0_19_CTL\t\t(0x000008)\n#define   NIC_VF_MSIX_PBA\t\t\t(0x0F0000)\n\n \n#define   NIC_MSIX_VEC_SHIFT\t\t\t4\n#define   NIC_Q_NUM_SHIFT\t\t\t18\n#define   NIC_QS_ID_SHIFT\t\t\t21\n#define   NIC_VF_NUM_SHIFT\t\t\t21\n\n \nstruct pkind_cfg {\n#if defined(__BIG_ENDIAN_BITFIELD)\n\tu64 reserved_42_63:22;\n\tu64 hdr_sl:5;\t \n\tu64 rx_hdr:3;\t \n\tu64 lenerr_en:1; \n\tu64 reserved_32_32:1;\n\tu64 maxlen:16;\t \n\tu64 minlen:16;\t \n#elif defined(__LITTLE_ENDIAN_BITFIELD)\n\tu64 minlen:16;\n\tu64 maxlen:16;\n\tu64 reserved_32_32:1;\n\tu64 lenerr_en:1;\n\tu64 rx_hdr:3;\n\tu64 hdr_sl:5;\n\tu64 reserved_42_63:22;\n#endif\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}