// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _fft_streaming_HH_
#define _fft_streaming_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "bit_reverse.h"
#include "fft_stage81.h"
#include "fft_stage82.h"
#include "fft_stage83.h"
#include "fft_stage84.h"
#include "fft_stage85.h"
#include "fft_stage86.h"
#include "fft_stage87.h"
#include "fft_stage88.h"
#include "fft_stage89.h"
#include "fft_stage90.h"
#include "fft_streaming_StalbW.h"
#include "fft_streaming_Stancg.h"

namespace ap_rtl {

struct fft_streaming : public sc_module {
    // Port declarations 46
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_out< sc_lv<10> > X_R_V_address0;
    sc_out< sc_logic > X_R_V_ce0;
    sc_out< sc_lv<22> > X_R_V_d0;
    sc_in< sc_lv<22> > X_R_V_q0;
    sc_out< sc_logic > X_R_V_we0;
    sc_out< sc_lv<10> > X_R_V_address1;
    sc_out< sc_logic > X_R_V_ce1;
    sc_out< sc_lv<22> > X_R_V_d1;
    sc_in< sc_lv<22> > X_R_V_q1;
    sc_out< sc_logic > X_R_V_we1;
    sc_out< sc_lv<10> > X_I_V_address0;
    sc_out< sc_logic > X_I_V_ce0;
    sc_out< sc_lv<22> > X_I_V_d0;
    sc_in< sc_lv<22> > X_I_V_q0;
    sc_out< sc_logic > X_I_V_we0;
    sc_out< sc_lv<10> > X_I_V_address1;
    sc_out< sc_logic > X_I_V_ce1;
    sc_out< sc_lv<22> > X_I_V_d1;
    sc_in< sc_lv<22> > X_I_V_q1;
    sc_out< sc_logic > X_I_V_we1;
    sc_out< sc_lv<10> > OUT_R_V_address0;
    sc_out< sc_logic > OUT_R_V_ce0;
    sc_out< sc_lv<22> > OUT_R_V_d0;
    sc_in< sc_lv<22> > OUT_R_V_q0;
    sc_out< sc_logic > OUT_R_V_we0;
    sc_out< sc_lv<10> > OUT_R_V_address1;
    sc_out< sc_logic > OUT_R_V_ce1;
    sc_out< sc_lv<22> > OUT_R_V_d1;
    sc_in< sc_lv<22> > OUT_R_V_q1;
    sc_out< sc_logic > OUT_R_V_we1;
    sc_out< sc_lv<10> > OUT_I_V_address0;
    sc_out< sc_logic > OUT_I_V_ce0;
    sc_out< sc_lv<22> > OUT_I_V_d0;
    sc_in< sc_lv<22> > OUT_I_V_q0;
    sc_out< sc_logic > OUT_I_V_we0;
    sc_out< sc_lv<10> > OUT_I_V_address1;
    sc_out< sc_logic > OUT_I_V_ce1;
    sc_out< sc_lv<22> > OUT_I_V_d1;
    sc_in< sc_lv<22> > OUT_I_V_q1;
    sc_out< sc_logic > OUT_I_V_we1;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_signal< sc_logic > ap_var_for_const3;
    sc_signal< sc_lv<10> > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<22> > ap_var_for_const2;


    // Module declarations
    fft_streaming(sc_module_name name);
    SC_HAS_PROCESS(fft_streaming);

    ~fft_streaming();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    fft_streaming_StalbW* Stage1_R_V_U;
    fft_streaming_StalbW* Stage1_I_V_U;
    fft_streaming_Stancg* Stage2_R_V_U;
    fft_streaming_Stancg* Stage2_I_V_U;
    fft_streaming_Stancg* Stage3_R_V_U;
    fft_streaming_Stancg* Stage3_I_V_U;
    fft_streaming_Stancg* Stage4_R_V_U;
    fft_streaming_Stancg* Stage4_I_V_U;
    fft_streaming_Stancg* Stage5_R_V_U;
    fft_streaming_Stancg* Stage5_I_V_U;
    fft_streaming_Stancg* Stage6_R_V_U;
    fft_streaming_Stancg* Stage6_I_V_U;
    fft_streaming_Stancg* Stage7_R_V_U;
    fft_streaming_Stancg* Stage7_I_V_U;
    fft_streaming_Stancg* Stage8_R_V_U;
    fft_streaming_Stancg* Stage8_I_V_U;
    fft_streaming_Stancg* Stage9_R_V_U;
    fft_streaming_Stancg* Stage9_I_V_U;
    fft_streaming_Stancg* Stage10_R_V_U;
    fft_streaming_Stancg* Stage10_I_V_U;
    bit_reverse* bit_reverse_U0;
    fft_stage81* fft_stage81_U0;
    fft_stage82* fft_stage82_U0;
    fft_stage83* fft_stage83_U0;
    fft_stage84* fft_stage84_U0;
    fft_stage85* fft_stage85_U0;
    fft_stage86* fft_stage86_U0;
    fft_stage87* fft_stage87_U0;
    fft_stage88* fft_stage88_U0;
    fft_stage89* fft_stage89_U0;
    fft_stage90* fft_stage90_U0;
    sc_signal< sc_lv<22> > Stage1_R_V_i_q0;
    sc_signal< sc_lv<22> > Stage1_R_V_i_q1;
    sc_signal< sc_lv<22> > Stage1_R_V_t_q0;
    sc_signal< sc_lv<22> > Stage1_R_V_t_q1;
    sc_signal< sc_lv<22> > Stage1_I_V_i_q0;
    sc_signal< sc_lv<22> > Stage1_I_V_i_q1;
    sc_signal< sc_lv<22> > Stage1_I_V_t_q0;
    sc_signal< sc_lv<22> > Stage1_I_V_t_q1;
    sc_signal< sc_lv<22> > Stage2_R_V_i_q0;
    sc_signal< sc_lv<22> > Stage2_R_V_i_q1;
    sc_signal< sc_lv<22> > Stage2_R_V_t_q0;
    sc_signal< sc_lv<22> > Stage2_R_V_t_q1;
    sc_signal< sc_lv<22> > Stage2_I_V_i_q0;
    sc_signal< sc_lv<22> > Stage2_I_V_i_q1;
    sc_signal< sc_lv<22> > Stage2_I_V_t_q0;
    sc_signal< sc_lv<22> > Stage2_I_V_t_q1;
    sc_signal< sc_lv<22> > Stage3_R_V_i_q0;
    sc_signal< sc_lv<22> > Stage3_R_V_i_q1;
    sc_signal< sc_lv<22> > Stage3_R_V_t_q0;
    sc_signal< sc_lv<22> > Stage3_R_V_t_q1;
    sc_signal< sc_lv<22> > Stage3_I_V_i_q0;
    sc_signal< sc_lv<22> > Stage3_I_V_i_q1;
    sc_signal< sc_lv<22> > Stage3_I_V_t_q0;
    sc_signal< sc_lv<22> > Stage3_I_V_t_q1;
    sc_signal< sc_lv<22> > Stage4_R_V_i_q0;
    sc_signal< sc_lv<22> > Stage4_R_V_i_q1;
    sc_signal< sc_lv<22> > Stage4_R_V_t_q0;
    sc_signal< sc_lv<22> > Stage4_R_V_t_q1;
    sc_signal< sc_lv<22> > Stage4_I_V_i_q0;
    sc_signal< sc_lv<22> > Stage4_I_V_i_q1;
    sc_signal< sc_lv<22> > Stage4_I_V_t_q0;
    sc_signal< sc_lv<22> > Stage4_I_V_t_q1;
    sc_signal< sc_lv<22> > Stage5_R_V_i_q0;
    sc_signal< sc_lv<22> > Stage5_R_V_i_q1;
    sc_signal< sc_lv<22> > Stage5_R_V_t_q0;
    sc_signal< sc_lv<22> > Stage5_R_V_t_q1;
    sc_signal< sc_lv<22> > Stage5_I_V_i_q0;
    sc_signal< sc_lv<22> > Stage5_I_V_i_q1;
    sc_signal< sc_lv<22> > Stage5_I_V_t_q0;
    sc_signal< sc_lv<22> > Stage5_I_V_t_q1;
    sc_signal< sc_lv<22> > Stage6_R_V_i_q0;
    sc_signal< sc_lv<22> > Stage6_R_V_i_q1;
    sc_signal< sc_lv<22> > Stage6_R_V_t_q0;
    sc_signal< sc_lv<22> > Stage6_R_V_t_q1;
    sc_signal< sc_lv<22> > Stage6_I_V_i_q0;
    sc_signal< sc_lv<22> > Stage6_I_V_i_q1;
    sc_signal< sc_lv<22> > Stage6_I_V_t_q0;
    sc_signal< sc_lv<22> > Stage6_I_V_t_q1;
    sc_signal< sc_lv<22> > Stage7_R_V_i_q0;
    sc_signal< sc_lv<22> > Stage7_R_V_i_q1;
    sc_signal< sc_lv<22> > Stage7_R_V_t_q0;
    sc_signal< sc_lv<22> > Stage7_R_V_t_q1;
    sc_signal< sc_lv<22> > Stage7_I_V_i_q0;
    sc_signal< sc_lv<22> > Stage7_I_V_i_q1;
    sc_signal< sc_lv<22> > Stage7_I_V_t_q0;
    sc_signal< sc_lv<22> > Stage7_I_V_t_q1;
    sc_signal< sc_lv<22> > Stage8_R_V_i_q0;
    sc_signal< sc_lv<22> > Stage8_R_V_i_q1;
    sc_signal< sc_lv<22> > Stage8_R_V_t_q0;
    sc_signal< sc_lv<22> > Stage8_R_V_t_q1;
    sc_signal< sc_lv<22> > Stage8_I_V_i_q0;
    sc_signal< sc_lv<22> > Stage8_I_V_i_q1;
    sc_signal< sc_lv<22> > Stage8_I_V_t_q0;
    sc_signal< sc_lv<22> > Stage8_I_V_t_q1;
    sc_signal< sc_lv<22> > Stage9_R_V_i_q0;
    sc_signal< sc_lv<22> > Stage9_R_V_i_q1;
    sc_signal< sc_lv<22> > Stage9_R_V_t_q0;
    sc_signal< sc_lv<22> > Stage9_R_V_t_q1;
    sc_signal< sc_lv<22> > Stage9_I_V_i_q0;
    sc_signal< sc_lv<22> > Stage9_I_V_i_q1;
    sc_signal< sc_lv<22> > Stage9_I_V_t_q0;
    sc_signal< sc_lv<22> > Stage9_I_V_t_q1;
    sc_signal< sc_lv<22> > Stage10_R_V_i_q0;
    sc_signal< sc_lv<22> > Stage10_R_V_i_q1;
    sc_signal< sc_lv<22> > Stage10_R_V_t_q0;
    sc_signal< sc_lv<22> > Stage10_R_V_t_q1;
    sc_signal< sc_lv<22> > Stage10_I_V_i_q0;
    sc_signal< sc_lv<22> > Stage10_I_V_i_q1;
    sc_signal< sc_lv<22> > Stage10_I_V_t_q0;
    sc_signal< sc_lv<22> > Stage10_I_V_t_q1;
    sc_signal< sc_logic > bit_reverse_U0_ap_start;
    sc_signal< sc_logic > bit_reverse_U0_ap_done;
    sc_signal< sc_logic > bit_reverse_U0_ap_continue;
    sc_signal< sc_logic > bit_reverse_U0_ap_idle;
    sc_signal< sc_logic > bit_reverse_U0_ap_ready;
    sc_signal< sc_lv<10> > bit_reverse_U0_X_R_V_address0;
    sc_signal< sc_logic > bit_reverse_U0_X_R_V_ce0;
    sc_signal< sc_lv<10> > bit_reverse_U0_X_I_V_address0;
    sc_signal< sc_logic > bit_reverse_U0_X_I_V_ce0;
    sc_signal< sc_lv<10> > bit_reverse_U0_OUT_R_V_address0;
    sc_signal< sc_logic > bit_reverse_U0_OUT_R_V_ce0;
    sc_signal< sc_logic > bit_reverse_U0_OUT_R_V_we0;
    sc_signal< sc_lv<22> > bit_reverse_U0_OUT_R_V_d0;
    sc_signal< sc_lv<10> > bit_reverse_U0_OUT_I_V_address0;
    sc_signal< sc_logic > bit_reverse_U0_OUT_I_V_ce0;
    sc_signal< sc_logic > bit_reverse_U0_OUT_I_V_we0;
    sc_signal< sc_lv<22> > bit_reverse_U0_OUT_I_V_d0;
    sc_signal< sc_logic > ap_channel_done_Stage1_I_V;
    sc_signal< sc_logic > bit_reverse_U0_OUT_I_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage1_I_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage1_I_V;
    sc_signal< sc_logic > ap_channel_done_Stage1_R_V;
    sc_signal< sc_logic > bit_reverse_U0_OUT_R_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage1_R_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage1_R_V;
    sc_signal< sc_logic > fft_stage81_U0_ap_start;
    sc_signal< sc_logic > fft_stage81_U0_ap_done;
    sc_signal< sc_logic > fft_stage81_U0_ap_continue;
    sc_signal< sc_logic > fft_stage81_U0_ap_idle;
    sc_signal< sc_logic > fft_stage81_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage81_U0_X_R_V_address0;
    sc_signal< sc_logic > fft_stage81_U0_X_R_V_ce0;
    sc_signal< sc_lv<10> > fft_stage81_U0_X_R_V_address1;
    sc_signal< sc_logic > fft_stage81_U0_X_R_V_ce1;
    sc_signal< sc_lv<10> > fft_stage81_U0_X_I_V_address0;
    sc_signal< sc_logic > fft_stage81_U0_X_I_V_ce0;
    sc_signal< sc_lv<10> > fft_stage81_U0_X_I_V_address1;
    sc_signal< sc_logic > fft_stage81_U0_X_I_V_ce1;
    sc_signal< sc_lv<10> > fft_stage81_U0_Out_R_V_address0;
    sc_signal< sc_logic > fft_stage81_U0_Out_R_V_ce0;
    sc_signal< sc_logic > fft_stage81_U0_Out_R_V_we0;
    sc_signal< sc_lv<22> > fft_stage81_U0_Out_R_V_d0;
    sc_signal< sc_lv<10> > fft_stage81_U0_Out_R_V_address1;
    sc_signal< sc_logic > fft_stage81_U0_Out_R_V_ce1;
    sc_signal< sc_logic > fft_stage81_U0_Out_R_V_we1;
    sc_signal< sc_lv<22> > fft_stage81_U0_Out_R_V_d1;
    sc_signal< sc_lv<10> > fft_stage81_U0_Out_I_V_address0;
    sc_signal< sc_logic > fft_stage81_U0_Out_I_V_ce0;
    sc_signal< sc_logic > fft_stage81_U0_Out_I_V_we0;
    sc_signal< sc_lv<22> > fft_stage81_U0_Out_I_V_d0;
    sc_signal< sc_lv<10> > fft_stage81_U0_Out_I_V_address1;
    sc_signal< sc_logic > fft_stage81_U0_Out_I_V_ce1;
    sc_signal< sc_logic > fft_stage81_U0_Out_I_V_we1;
    sc_signal< sc_lv<22> > fft_stage81_U0_Out_I_V_d1;
    sc_signal< sc_logic > ap_channel_done_Stage2_I_V;
    sc_signal< sc_logic > fft_stage81_U0_Out_I_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage2_I_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage2_I_V;
    sc_signal< sc_logic > ap_channel_done_Stage2_R_V;
    sc_signal< sc_logic > fft_stage81_U0_Out_R_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage2_R_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage2_R_V;
    sc_signal< sc_logic > fft_stage82_U0_ap_start;
    sc_signal< sc_logic > fft_stage82_U0_ap_done;
    sc_signal< sc_logic > fft_stage82_U0_ap_continue;
    sc_signal< sc_logic > fft_stage82_U0_ap_idle;
    sc_signal< sc_logic > fft_stage82_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage82_U0_X_R_V_address0;
    sc_signal< sc_logic > fft_stage82_U0_X_R_V_ce0;
    sc_signal< sc_lv<10> > fft_stage82_U0_X_R_V_address1;
    sc_signal< sc_logic > fft_stage82_U0_X_R_V_ce1;
    sc_signal< sc_lv<10> > fft_stage82_U0_X_I_V_address0;
    sc_signal< sc_logic > fft_stage82_U0_X_I_V_ce0;
    sc_signal< sc_lv<10> > fft_stage82_U0_X_I_V_address1;
    sc_signal< sc_logic > fft_stage82_U0_X_I_V_ce1;
    sc_signal< sc_lv<10> > fft_stage82_U0_Out_R_V_address0;
    sc_signal< sc_logic > fft_stage82_U0_Out_R_V_ce0;
    sc_signal< sc_logic > fft_stage82_U0_Out_R_V_we0;
    sc_signal< sc_lv<22> > fft_stage82_U0_Out_R_V_d0;
    sc_signal< sc_lv<10> > fft_stage82_U0_Out_R_V_address1;
    sc_signal< sc_logic > fft_stage82_U0_Out_R_V_ce1;
    sc_signal< sc_logic > fft_stage82_U0_Out_R_V_we1;
    sc_signal< sc_lv<22> > fft_stage82_U0_Out_R_V_d1;
    sc_signal< sc_lv<10> > fft_stage82_U0_Out_I_V_address0;
    sc_signal< sc_logic > fft_stage82_U0_Out_I_V_ce0;
    sc_signal< sc_logic > fft_stage82_U0_Out_I_V_we0;
    sc_signal< sc_lv<22> > fft_stage82_U0_Out_I_V_d0;
    sc_signal< sc_lv<10> > fft_stage82_U0_Out_I_V_address1;
    sc_signal< sc_logic > fft_stage82_U0_Out_I_V_ce1;
    sc_signal< sc_logic > fft_stage82_U0_Out_I_V_we1;
    sc_signal< sc_lv<22> > fft_stage82_U0_Out_I_V_d1;
    sc_signal< sc_logic > ap_channel_done_Stage3_I_V;
    sc_signal< sc_logic > fft_stage82_U0_Out_I_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage3_I_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage3_I_V;
    sc_signal< sc_logic > ap_channel_done_Stage3_R_V;
    sc_signal< sc_logic > fft_stage82_U0_Out_R_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage3_R_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage3_R_V;
    sc_signal< sc_logic > fft_stage83_U0_ap_start;
    sc_signal< sc_logic > fft_stage83_U0_ap_done;
    sc_signal< sc_logic > fft_stage83_U0_ap_continue;
    sc_signal< sc_logic > fft_stage83_U0_ap_idle;
    sc_signal< sc_logic > fft_stage83_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage83_U0_X_R_V_address0;
    sc_signal< sc_logic > fft_stage83_U0_X_R_V_ce0;
    sc_signal< sc_lv<10> > fft_stage83_U0_X_R_V_address1;
    sc_signal< sc_logic > fft_stage83_U0_X_R_V_ce1;
    sc_signal< sc_lv<10> > fft_stage83_U0_X_I_V_address0;
    sc_signal< sc_logic > fft_stage83_U0_X_I_V_ce0;
    sc_signal< sc_lv<10> > fft_stage83_U0_X_I_V_address1;
    sc_signal< sc_logic > fft_stage83_U0_X_I_V_ce1;
    sc_signal< sc_lv<10> > fft_stage83_U0_Out_R_V_address0;
    sc_signal< sc_logic > fft_stage83_U0_Out_R_V_ce0;
    sc_signal< sc_logic > fft_stage83_U0_Out_R_V_we0;
    sc_signal< sc_lv<22> > fft_stage83_U0_Out_R_V_d0;
    sc_signal< sc_lv<10> > fft_stage83_U0_Out_R_V_address1;
    sc_signal< sc_logic > fft_stage83_U0_Out_R_V_ce1;
    sc_signal< sc_logic > fft_stage83_U0_Out_R_V_we1;
    sc_signal< sc_lv<22> > fft_stage83_U0_Out_R_V_d1;
    sc_signal< sc_lv<10> > fft_stage83_U0_Out_I_V_address0;
    sc_signal< sc_logic > fft_stage83_U0_Out_I_V_ce0;
    sc_signal< sc_logic > fft_stage83_U0_Out_I_V_we0;
    sc_signal< sc_lv<22> > fft_stage83_U0_Out_I_V_d0;
    sc_signal< sc_lv<10> > fft_stage83_U0_Out_I_V_address1;
    sc_signal< sc_logic > fft_stage83_U0_Out_I_V_ce1;
    sc_signal< sc_logic > fft_stage83_U0_Out_I_V_we1;
    sc_signal< sc_lv<22> > fft_stage83_U0_Out_I_V_d1;
    sc_signal< sc_logic > ap_channel_done_Stage4_I_V;
    sc_signal< sc_logic > fft_stage83_U0_Out_I_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage4_I_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage4_I_V;
    sc_signal< sc_logic > ap_channel_done_Stage4_R_V;
    sc_signal< sc_logic > fft_stage83_U0_Out_R_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage4_R_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage4_R_V;
    sc_signal< sc_logic > fft_stage84_U0_ap_start;
    sc_signal< sc_logic > fft_stage84_U0_ap_done;
    sc_signal< sc_logic > fft_stage84_U0_ap_continue;
    sc_signal< sc_logic > fft_stage84_U0_ap_idle;
    sc_signal< sc_logic > fft_stage84_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage84_U0_X_R_V_address0;
    sc_signal< sc_logic > fft_stage84_U0_X_R_V_ce0;
    sc_signal< sc_lv<10> > fft_stage84_U0_X_R_V_address1;
    sc_signal< sc_logic > fft_stage84_U0_X_R_V_ce1;
    sc_signal< sc_lv<10> > fft_stage84_U0_X_I_V_address0;
    sc_signal< sc_logic > fft_stage84_U0_X_I_V_ce0;
    sc_signal< sc_lv<10> > fft_stage84_U0_X_I_V_address1;
    sc_signal< sc_logic > fft_stage84_U0_X_I_V_ce1;
    sc_signal< sc_lv<10> > fft_stage84_U0_Out_R_V_address0;
    sc_signal< sc_logic > fft_stage84_U0_Out_R_V_ce0;
    sc_signal< sc_logic > fft_stage84_U0_Out_R_V_we0;
    sc_signal< sc_lv<22> > fft_stage84_U0_Out_R_V_d0;
    sc_signal< sc_lv<10> > fft_stage84_U0_Out_R_V_address1;
    sc_signal< sc_logic > fft_stage84_U0_Out_R_V_ce1;
    sc_signal< sc_logic > fft_stage84_U0_Out_R_V_we1;
    sc_signal< sc_lv<22> > fft_stage84_U0_Out_R_V_d1;
    sc_signal< sc_lv<10> > fft_stage84_U0_Out_I_V_address0;
    sc_signal< sc_logic > fft_stage84_U0_Out_I_V_ce0;
    sc_signal< sc_logic > fft_stage84_U0_Out_I_V_we0;
    sc_signal< sc_lv<22> > fft_stage84_U0_Out_I_V_d0;
    sc_signal< sc_lv<10> > fft_stage84_U0_Out_I_V_address1;
    sc_signal< sc_logic > fft_stage84_U0_Out_I_V_ce1;
    sc_signal< sc_logic > fft_stage84_U0_Out_I_V_we1;
    sc_signal< sc_lv<22> > fft_stage84_U0_Out_I_V_d1;
    sc_signal< sc_logic > ap_channel_done_Stage5_I_V;
    sc_signal< sc_logic > fft_stage84_U0_Out_I_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage5_I_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage5_I_V;
    sc_signal< sc_logic > ap_channel_done_Stage5_R_V;
    sc_signal< sc_logic > fft_stage84_U0_Out_R_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage5_R_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage5_R_V;
    sc_signal< sc_logic > fft_stage85_U0_ap_start;
    sc_signal< sc_logic > fft_stage85_U0_ap_done;
    sc_signal< sc_logic > fft_stage85_U0_ap_continue;
    sc_signal< sc_logic > fft_stage85_U0_ap_idle;
    sc_signal< sc_logic > fft_stage85_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage85_U0_X_R_V_address0;
    sc_signal< sc_logic > fft_stage85_U0_X_R_V_ce0;
    sc_signal< sc_lv<10> > fft_stage85_U0_X_R_V_address1;
    sc_signal< sc_logic > fft_stage85_U0_X_R_V_ce1;
    sc_signal< sc_lv<10> > fft_stage85_U0_X_I_V_address0;
    sc_signal< sc_logic > fft_stage85_U0_X_I_V_ce0;
    sc_signal< sc_lv<10> > fft_stage85_U0_X_I_V_address1;
    sc_signal< sc_logic > fft_stage85_U0_X_I_V_ce1;
    sc_signal< sc_lv<10> > fft_stage85_U0_Out_R_V_address0;
    sc_signal< sc_logic > fft_stage85_U0_Out_R_V_ce0;
    sc_signal< sc_logic > fft_stage85_U0_Out_R_V_we0;
    sc_signal< sc_lv<22> > fft_stage85_U0_Out_R_V_d0;
    sc_signal< sc_lv<10> > fft_stage85_U0_Out_R_V_address1;
    sc_signal< sc_logic > fft_stage85_U0_Out_R_V_ce1;
    sc_signal< sc_logic > fft_stage85_U0_Out_R_V_we1;
    sc_signal< sc_lv<22> > fft_stage85_U0_Out_R_V_d1;
    sc_signal< sc_lv<10> > fft_stage85_U0_Out_I_V_address0;
    sc_signal< sc_logic > fft_stage85_U0_Out_I_V_ce0;
    sc_signal< sc_logic > fft_stage85_U0_Out_I_V_we0;
    sc_signal< sc_lv<22> > fft_stage85_U0_Out_I_V_d0;
    sc_signal< sc_lv<10> > fft_stage85_U0_Out_I_V_address1;
    sc_signal< sc_logic > fft_stage85_U0_Out_I_V_ce1;
    sc_signal< sc_logic > fft_stage85_U0_Out_I_V_we1;
    sc_signal< sc_lv<22> > fft_stage85_U0_Out_I_V_d1;
    sc_signal< sc_logic > ap_channel_done_Stage6_I_V;
    sc_signal< sc_logic > fft_stage85_U0_Out_I_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage6_I_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage6_I_V;
    sc_signal< sc_logic > ap_channel_done_Stage6_R_V;
    sc_signal< sc_logic > fft_stage85_U0_Out_R_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage6_R_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage6_R_V;
    sc_signal< sc_logic > fft_stage86_U0_ap_start;
    sc_signal< sc_logic > fft_stage86_U0_ap_done;
    sc_signal< sc_logic > fft_stage86_U0_ap_continue;
    sc_signal< sc_logic > fft_stage86_U0_ap_idle;
    sc_signal< sc_logic > fft_stage86_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage86_U0_X_R_V_address0;
    sc_signal< sc_logic > fft_stage86_U0_X_R_V_ce0;
    sc_signal< sc_lv<10> > fft_stage86_U0_X_R_V_address1;
    sc_signal< sc_logic > fft_stage86_U0_X_R_V_ce1;
    sc_signal< sc_lv<10> > fft_stage86_U0_X_I_V_address0;
    sc_signal< sc_logic > fft_stage86_U0_X_I_V_ce0;
    sc_signal< sc_lv<10> > fft_stage86_U0_X_I_V_address1;
    sc_signal< sc_logic > fft_stage86_U0_X_I_V_ce1;
    sc_signal< sc_lv<10> > fft_stage86_U0_Out_R_V_address0;
    sc_signal< sc_logic > fft_stage86_U0_Out_R_V_ce0;
    sc_signal< sc_logic > fft_stage86_U0_Out_R_V_we0;
    sc_signal< sc_lv<22> > fft_stage86_U0_Out_R_V_d0;
    sc_signal< sc_lv<10> > fft_stage86_U0_Out_R_V_address1;
    sc_signal< sc_logic > fft_stage86_U0_Out_R_V_ce1;
    sc_signal< sc_logic > fft_stage86_U0_Out_R_V_we1;
    sc_signal< sc_lv<22> > fft_stage86_U0_Out_R_V_d1;
    sc_signal< sc_lv<10> > fft_stage86_U0_Out_I_V_address0;
    sc_signal< sc_logic > fft_stage86_U0_Out_I_V_ce0;
    sc_signal< sc_logic > fft_stage86_U0_Out_I_V_we0;
    sc_signal< sc_lv<22> > fft_stage86_U0_Out_I_V_d0;
    sc_signal< sc_lv<10> > fft_stage86_U0_Out_I_V_address1;
    sc_signal< sc_logic > fft_stage86_U0_Out_I_V_ce1;
    sc_signal< sc_logic > fft_stage86_U0_Out_I_V_we1;
    sc_signal< sc_lv<22> > fft_stage86_U0_Out_I_V_d1;
    sc_signal< sc_logic > ap_channel_done_Stage7_I_V;
    sc_signal< sc_logic > fft_stage86_U0_Out_I_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage7_I_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage7_I_V;
    sc_signal< sc_logic > ap_channel_done_Stage7_R_V;
    sc_signal< sc_logic > fft_stage86_U0_Out_R_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage7_R_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage7_R_V;
    sc_signal< sc_logic > fft_stage87_U0_ap_start;
    sc_signal< sc_logic > fft_stage87_U0_ap_done;
    sc_signal< sc_logic > fft_stage87_U0_ap_continue;
    sc_signal< sc_logic > fft_stage87_U0_ap_idle;
    sc_signal< sc_logic > fft_stage87_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage87_U0_X_R_V_address0;
    sc_signal< sc_logic > fft_stage87_U0_X_R_V_ce0;
    sc_signal< sc_lv<10> > fft_stage87_U0_X_R_V_address1;
    sc_signal< sc_logic > fft_stage87_U0_X_R_V_ce1;
    sc_signal< sc_lv<10> > fft_stage87_U0_X_I_V_address0;
    sc_signal< sc_logic > fft_stage87_U0_X_I_V_ce0;
    sc_signal< sc_lv<10> > fft_stage87_U0_X_I_V_address1;
    sc_signal< sc_logic > fft_stage87_U0_X_I_V_ce1;
    sc_signal< sc_lv<10> > fft_stage87_U0_Out_R_V_address0;
    sc_signal< sc_logic > fft_stage87_U0_Out_R_V_ce0;
    sc_signal< sc_logic > fft_stage87_U0_Out_R_V_we0;
    sc_signal< sc_lv<22> > fft_stage87_U0_Out_R_V_d0;
    sc_signal< sc_lv<10> > fft_stage87_U0_Out_R_V_address1;
    sc_signal< sc_logic > fft_stage87_U0_Out_R_V_ce1;
    sc_signal< sc_logic > fft_stage87_U0_Out_R_V_we1;
    sc_signal< sc_lv<22> > fft_stage87_U0_Out_R_V_d1;
    sc_signal< sc_lv<10> > fft_stage87_U0_Out_I_V_address0;
    sc_signal< sc_logic > fft_stage87_U0_Out_I_V_ce0;
    sc_signal< sc_logic > fft_stage87_U0_Out_I_V_we0;
    sc_signal< sc_lv<22> > fft_stage87_U0_Out_I_V_d0;
    sc_signal< sc_lv<10> > fft_stage87_U0_Out_I_V_address1;
    sc_signal< sc_logic > fft_stage87_U0_Out_I_V_ce1;
    sc_signal< sc_logic > fft_stage87_U0_Out_I_V_we1;
    sc_signal< sc_lv<22> > fft_stage87_U0_Out_I_V_d1;
    sc_signal< sc_logic > ap_channel_done_Stage8_I_V;
    sc_signal< sc_logic > fft_stage87_U0_Out_I_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage8_I_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage8_I_V;
    sc_signal< sc_logic > ap_channel_done_Stage8_R_V;
    sc_signal< sc_logic > fft_stage87_U0_Out_R_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage8_R_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage8_R_V;
    sc_signal< sc_logic > fft_stage88_U0_ap_start;
    sc_signal< sc_logic > fft_stage88_U0_ap_done;
    sc_signal< sc_logic > fft_stage88_U0_ap_continue;
    sc_signal< sc_logic > fft_stage88_U0_ap_idle;
    sc_signal< sc_logic > fft_stage88_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage88_U0_X_R_V_address0;
    sc_signal< sc_logic > fft_stage88_U0_X_R_V_ce0;
    sc_signal< sc_lv<10> > fft_stage88_U0_X_R_V_address1;
    sc_signal< sc_logic > fft_stage88_U0_X_R_V_ce1;
    sc_signal< sc_lv<10> > fft_stage88_U0_X_I_V_address0;
    sc_signal< sc_logic > fft_stage88_U0_X_I_V_ce0;
    sc_signal< sc_lv<10> > fft_stage88_U0_X_I_V_address1;
    sc_signal< sc_logic > fft_stage88_U0_X_I_V_ce1;
    sc_signal< sc_lv<10> > fft_stage88_U0_Out_R_V_address0;
    sc_signal< sc_logic > fft_stage88_U0_Out_R_V_ce0;
    sc_signal< sc_logic > fft_stage88_U0_Out_R_V_we0;
    sc_signal< sc_lv<22> > fft_stage88_U0_Out_R_V_d0;
    sc_signal< sc_lv<10> > fft_stage88_U0_Out_R_V_address1;
    sc_signal< sc_logic > fft_stage88_U0_Out_R_V_ce1;
    sc_signal< sc_logic > fft_stage88_U0_Out_R_V_we1;
    sc_signal< sc_lv<22> > fft_stage88_U0_Out_R_V_d1;
    sc_signal< sc_lv<10> > fft_stage88_U0_Out_I_V_address0;
    sc_signal< sc_logic > fft_stage88_U0_Out_I_V_ce0;
    sc_signal< sc_logic > fft_stage88_U0_Out_I_V_we0;
    sc_signal< sc_lv<22> > fft_stage88_U0_Out_I_V_d0;
    sc_signal< sc_lv<10> > fft_stage88_U0_Out_I_V_address1;
    sc_signal< sc_logic > fft_stage88_U0_Out_I_V_ce1;
    sc_signal< sc_logic > fft_stage88_U0_Out_I_V_we1;
    sc_signal< sc_lv<22> > fft_stage88_U0_Out_I_V_d1;
    sc_signal< sc_logic > ap_channel_done_Stage9_I_V;
    sc_signal< sc_logic > fft_stage88_U0_Out_I_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage9_I_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage9_I_V;
    sc_signal< sc_logic > ap_channel_done_Stage9_R_V;
    sc_signal< sc_logic > fft_stage88_U0_Out_R_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage9_R_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage9_R_V;
    sc_signal< sc_logic > fft_stage89_U0_ap_start;
    sc_signal< sc_logic > fft_stage89_U0_ap_done;
    sc_signal< sc_logic > fft_stage89_U0_ap_continue;
    sc_signal< sc_logic > fft_stage89_U0_ap_idle;
    sc_signal< sc_logic > fft_stage89_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage89_U0_X_R_V_address0;
    sc_signal< sc_logic > fft_stage89_U0_X_R_V_ce0;
    sc_signal< sc_lv<10> > fft_stage89_U0_X_R_V_address1;
    sc_signal< sc_logic > fft_stage89_U0_X_R_V_ce1;
    sc_signal< sc_lv<10> > fft_stage89_U0_X_I_V_address0;
    sc_signal< sc_logic > fft_stage89_U0_X_I_V_ce0;
    sc_signal< sc_lv<10> > fft_stage89_U0_X_I_V_address1;
    sc_signal< sc_logic > fft_stage89_U0_X_I_V_ce1;
    sc_signal< sc_lv<10> > fft_stage89_U0_Out_R_V_address0;
    sc_signal< sc_logic > fft_stage89_U0_Out_R_V_ce0;
    sc_signal< sc_logic > fft_stage89_U0_Out_R_V_we0;
    sc_signal< sc_lv<22> > fft_stage89_U0_Out_R_V_d0;
    sc_signal< sc_lv<10> > fft_stage89_U0_Out_R_V_address1;
    sc_signal< sc_logic > fft_stage89_U0_Out_R_V_ce1;
    sc_signal< sc_logic > fft_stage89_U0_Out_R_V_we1;
    sc_signal< sc_lv<22> > fft_stage89_U0_Out_R_V_d1;
    sc_signal< sc_lv<10> > fft_stage89_U0_Out_I_V_address0;
    sc_signal< sc_logic > fft_stage89_U0_Out_I_V_ce0;
    sc_signal< sc_logic > fft_stage89_U0_Out_I_V_we0;
    sc_signal< sc_lv<22> > fft_stage89_U0_Out_I_V_d0;
    sc_signal< sc_lv<10> > fft_stage89_U0_Out_I_V_address1;
    sc_signal< sc_logic > fft_stage89_U0_Out_I_V_ce1;
    sc_signal< sc_logic > fft_stage89_U0_Out_I_V_we1;
    sc_signal< sc_lv<22> > fft_stage89_U0_Out_I_V_d1;
    sc_signal< sc_logic > ap_channel_done_Stage10_I_V;
    sc_signal< sc_logic > fft_stage89_U0_Out_I_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage10_I_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage10_I_V;
    sc_signal< sc_logic > ap_channel_done_Stage10_R_V;
    sc_signal< sc_logic > fft_stage89_U0_Out_R_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Stage10_R_V;
    sc_signal< sc_logic > ap_sync_channel_write_Stage10_R_V;
    sc_signal< sc_logic > fft_stage90_U0_ap_start;
    sc_signal< sc_logic > fft_stage90_U0_ap_done;
    sc_signal< sc_logic > fft_stage90_U0_ap_continue;
    sc_signal< sc_logic > fft_stage90_U0_ap_idle;
    sc_signal< sc_logic > fft_stage90_U0_ap_ready;
    sc_signal< sc_lv<10> > fft_stage90_U0_X_R_V_address0;
    sc_signal< sc_logic > fft_stage90_U0_X_R_V_ce0;
    sc_signal< sc_lv<10> > fft_stage90_U0_X_R_V_address1;
    sc_signal< sc_logic > fft_stage90_U0_X_R_V_ce1;
    sc_signal< sc_lv<10> > fft_stage90_U0_X_I_V_address0;
    sc_signal< sc_logic > fft_stage90_U0_X_I_V_ce0;
    sc_signal< sc_lv<10> > fft_stage90_U0_X_I_V_address1;
    sc_signal< sc_logic > fft_stage90_U0_X_I_V_ce1;
    sc_signal< sc_lv<10> > fft_stage90_U0_Out_R_V_address0;
    sc_signal< sc_logic > fft_stage90_U0_Out_R_V_ce0;
    sc_signal< sc_logic > fft_stage90_U0_Out_R_V_we0;
    sc_signal< sc_lv<22> > fft_stage90_U0_Out_R_V_d0;
    sc_signal< sc_lv<10> > fft_stage90_U0_Out_R_V_address1;
    sc_signal< sc_logic > fft_stage90_U0_Out_R_V_ce1;
    sc_signal< sc_logic > fft_stage90_U0_Out_R_V_we1;
    sc_signal< sc_lv<22> > fft_stage90_U0_Out_R_V_d1;
    sc_signal< sc_lv<10> > fft_stage90_U0_Out_I_V_address0;
    sc_signal< sc_logic > fft_stage90_U0_Out_I_V_ce0;
    sc_signal< sc_logic > fft_stage90_U0_Out_I_V_we0;
    sc_signal< sc_lv<22> > fft_stage90_U0_Out_I_V_d0;
    sc_signal< sc_lv<10> > fft_stage90_U0_Out_I_V_address1;
    sc_signal< sc_logic > fft_stage90_U0_Out_I_V_ce1;
    sc_signal< sc_logic > fft_stage90_U0_Out_I_V_we1;
    sc_signal< sc_lv<22> > fft_stage90_U0_Out_I_V_d1;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > Stage1_R_V_i_full_n;
    sc_signal< sc_logic > Stage1_R_V_t_empty_n;
    sc_signal< sc_lv<22> > Stage1_R_V_t_d1;
    sc_signal< sc_logic > Stage1_R_V_t_we1;
    sc_signal< sc_logic > Stage1_I_V_i_full_n;
    sc_signal< sc_logic > Stage1_I_V_t_empty_n;
    sc_signal< sc_lv<22> > Stage1_I_V_t_d1;
    sc_signal< sc_logic > Stage1_I_V_t_we1;
    sc_signal< sc_logic > Stage2_R_V_i_full_n;
    sc_signal< sc_logic > Stage2_R_V_t_empty_n;
    sc_signal< sc_logic > Stage2_I_V_i_full_n;
    sc_signal< sc_logic > Stage2_I_V_t_empty_n;
    sc_signal< sc_logic > Stage3_R_V_i_full_n;
    sc_signal< sc_logic > Stage3_R_V_t_empty_n;
    sc_signal< sc_logic > Stage3_I_V_i_full_n;
    sc_signal< sc_logic > Stage3_I_V_t_empty_n;
    sc_signal< sc_logic > Stage4_R_V_i_full_n;
    sc_signal< sc_logic > Stage4_R_V_t_empty_n;
    sc_signal< sc_logic > Stage4_I_V_i_full_n;
    sc_signal< sc_logic > Stage4_I_V_t_empty_n;
    sc_signal< sc_logic > Stage5_R_V_i_full_n;
    sc_signal< sc_logic > Stage5_R_V_t_empty_n;
    sc_signal< sc_logic > Stage5_I_V_i_full_n;
    sc_signal< sc_logic > Stage5_I_V_t_empty_n;
    sc_signal< sc_logic > Stage6_R_V_i_full_n;
    sc_signal< sc_logic > Stage6_R_V_t_empty_n;
    sc_signal< sc_logic > Stage6_I_V_i_full_n;
    sc_signal< sc_logic > Stage6_I_V_t_empty_n;
    sc_signal< sc_logic > Stage7_R_V_i_full_n;
    sc_signal< sc_logic > Stage7_R_V_t_empty_n;
    sc_signal< sc_logic > Stage7_I_V_i_full_n;
    sc_signal< sc_logic > Stage7_I_V_t_empty_n;
    sc_signal< sc_logic > Stage8_R_V_i_full_n;
    sc_signal< sc_logic > Stage8_R_V_t_empty_n;
    sc_signal< sc_logic > Stage8_I_V_i_full_n;
    sc_signal< sc_logic > Stage8_I_V_t_empty_n;
    sc_signal< sc_logic > Stage9_R_V_i_full_n;
    sc_signal< sc_logic > Stage9_R_V_t_empty_n;
    sc_signal< sc_logic > Stage9_I_V_i_full_n;
    sc_signal< sc_logic > Stage9_I_V_t_empty_n;
    sc_signal< sc_logic > Stage10_R_V_i_full_n;
    sc_signal< sc_logic > Stage10_R_V_t_empty_n;
    sc_signal< sc_logic > Stage10_I_V_i_full_n;
    sc_signal< sc_logic > Stage10_I_V_t_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > bit_reverse_U0_start_full_n;
    sc_signal< sc_logic > bit_reverse_U0_start_write;
    sc_signal< sc_logic > fft_stage81_U0_start_full_n;
    sc_signal< sc_logic > fft_stage81_U0_start_write;
    sc_signal< sc_logic > fft_stage82_U0_start_full_n;
    sc_signal< sc_logic > fft_stage82_U0_start_write;
    sc_signal< sc_logic > fft_stage83_U0_start_full_n;
    sc_signal< sc_logic > fft_stage83_U0_start_write;
    sc_signal< sc_logic > fft_stage84_U0_start_full_n;
    sc_signal< sc_logic > fft_stage84_U0_start_write;
    sc_signal< sc_logic > fft_stage85_U0_start_full_n;
    sc_signal< sc_logic > fft_stage85_U0_start_write;
    sc_signal< sc_logic > fft_stage86_U0_start_full_n;
    sc_signal< sc_logic > fft_stage86_U0_start_write;
    sc_signal< sc_logic > fft_stage87_U0_start_full_n;
    sc_signal< sc_logic > fft_stage87_U0_start_write;
    sc_signal< sc_logic > fft_stage88_U0_start_full_n;
    sc_signal< sc_logic > fft_stage88_U0_start_write;
    sc_signal< sc_logic > fft_stage89_U0_start_full_n;
    sc_signal< sc_logic > fft_stage89_U0_start_write;
    sc_signal< sc_logic > fft_stage90_U0_start_full_n;
    sc_signal< sc_logic > fft_stage90_U0_start_write;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<22> ap_const_lv22_0;
    static const sc_lv<10> ap_const_lv10_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_OUT_I_V_address0();
    void thread_OUT_I_V_address1();
    void thread_OUT_I_V_ce0();
    void thread_OUT_I_V_ce1();
    void thread_OUT_I_V_d0();
    void thread_OUT_I_V_d1();
    void thread_OUT_I_V_we0();
    void thread_OUT_I_V_we1();
    void thread_OUT_R_V_address0();
    void thread_OUT_R_V_address1();
    void thread_OUT_R_V_ce0();
    void thread_OUT_R_V_ce1();
    void thread_OUT_R_V_d0();
    void thread_OUT_R_V_d1();
    void thread_OUT_R_V_we0();
    void thread_OUT_R_V_we1();
    void thread_Stage1_I_V_t_d1();
    void thread_Stage1_I_V_t_we1();
    void thread_Stage1_R_V_t_d1();
    void thread_Stage1_R_V_t_we1();
    void thread_X_I_V_address0();
    void thread_X_I_V_address1();
    void thread_X_I_V_ce0();
    void thread_X_I_V_ce1();
    void thread_X_I_V_d0();
    void thread_X_I_V_d1();
    void thread_X_I_V_we0();
    void thread_X_I_V_we1();
    void thread_X_R_V_address0();
    void thread_X_R_V_address1();
    void thread_X_R_V_ce0();
    void thread_X_R_V_ce1();
    void thread_X_R_V_d0();
    void thread_X_R_V_d1();
    void thread_X_R_V_we0();
    void thread_X_R_V_we1();
    void thread_ap_channel_done_Stage10_I_V();
    void thread_ap_channel_done_Stage10_R_V();
    void thread_ap_channel_done_Stage1_I_V();
    void thread_ap_channel_done_Stage1_R_V();
    void thread_ap_channel_done_Stage2_I_V();
    void thread_ap_channel_done_Stage2_R_V();
    void thread_ap_channel_done_Stage3_I_V();
    void thread_ap_channel_done_Stage3_R_V();
    void thread_ap_channel_done_Stage4_I_V();
    void thread_ap_channel_done_Stage4_R_V();
    void thread_ap_channel_done_Stage5_I_V();
    void thread_ap_channel_done_Stage5_R_V();
    void thread_ap_channel_done_Stage6_I_V();
    void thread_ap_channel_done_Stage6_R_V();
    void thread_ap_channel_done_Stage7_I_V();
    void thread_ap_channel_done_Stage7_R_V();
    void thread_ap_channel_done_Stage8_I_V();
    void thread_ap_channel_done_Stage8_R_V();
    void thread_ap_channel_done_Stage9_I_V();
    void thread_ap_channel_done_Stage9_R_V();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_channel_write_Stage10_I_V();
    void thread_ap_sync_channel_write_Stage10_R_V();
    void thread_ap_sync_channel_write_Stage1_I_V();
    void thread_ap_sync_channel_write_Stage1_R_V();
    void thread_ap_sync_channel_write_Stage2_I_V();
    void thread_ap_sync_channel_write_Stage2_R_V();
    void thread_ap_sync_channel_write_Stage3_I_V();
    void thread_ap_sync_channel_write_Stage3_R_V();
    void thread_ap_sync_channel_write_Stage4_I_V();
    void thread_ap_sync_channel_write_Stage4_R_V();
    void thread_ap_sync_channel_write_Stage5_I_V();
    void thread_ap_sync_channel_write_Stage5_R_V();
    void thread_ap_sync_channel_write_Stage6_I_V();
    void thread_ap_sync_channel_write_Stage6_R_V();
    void thread_ap_sync_channel_write_Stage7_I_V();
    void thread_ap_sync_channel_write_Stage7_R_V();
    void thread_ap_sync_channel_write_Stage8_I_V();
    void thread_ap_sync_channel_write_Stage8_R_V();
    void thread_ap_sync_channel_write_Stage9_I_V();
    void thread_ap_sync_channel_write_Stage9_R_V();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_bit_reverse_U0_OUT_I_V_full_n();
    void thread_bit_reverse_U0_OUT_R_V_full_n();
    void thread_bit_reverse_U0_ap_continue();
    void thread_bit_reverse_U0_ap_start();
    void thread_bit_reverse_U0_start_full_n();
    void thread_bit_reverse_U0_start_write();
    void thread_fft_stage81_U0_Out_I_V_full_n();
    void thread_fft_stage81_U0_Out_R_V_full_n();
    void thread_fft_stage81_U0_ap_continue();
    void thread_fft_stage81_U0_ap_start();
    void thread_fft_stage81_U0_start_full_n();
    void thread_fft_stage81_U0_start_write();
    void thread_fft_stage82_U0_Out_I_V_full_n();
    void thread_fft_stage82_U0_Out_R_V_full_n();
    void thread_fft_stage82_U0_ap_continue();
    void thread_fft_stage82_U0_ap_start();
    void thread_fft_stage82_U0_start_full_n();
    void thread_fft_stage82_U0_start_write();
    void thread_fft_stage83_U0_Out_I_V_full_n();
    void thread_fft_stage83_U0_Out_R_V_full_n();
    void thread_fft_stage83_U0_ap_continue();
    void thread_fft_stage83_U0_ap_start();
    void thread_fft_stage83_U0_start_full_n();
    void thread_fft_stage83_U0_start_write();
    void thread_fft_stage84_U0_Out_I_V_full_n();
    void thread_fft_stage84_U0_Out_R_V_full_n();
    void thread_fft_stage84_U0_ap_continue();
    void thread_fft_stage84_U0_ap_start();
    void thread_fft_stage84_U0_start_full_n();
    void thread_fft_stage84_U0_start_write();
    void thread_fft_stage85_U0_Out_I_V_full_n();
    void thread_fft_stage85_U0_Out_R_V_full_n();
    void thread_fft_stage85_U0_ap_continue();
    void thread_fft_stage85_U0_ap_start();
    void thread_fft_stage85_U0_start_full_n();
    void thread_fft_stage85_U0_start_write();
    void thread_fft_stage86_U0_Out_I_V_full_n();
    void thread_fft_stage86_U0_Out_R_V_full_n();
    void thread_fft_stage86_U0_ap_continue();
    void thread_fft_stage86_U0_ap_start();
    void thread_fft_stage86_U0_start_full_n();
    void thread_fft_stage86_U0_start_write();
    void thread_fft_stage87_U0_Out_I_V_full_n();
    void thread_fft_stage87_U0_Out_R_V_full_n();
    void thread_fft_stage87_U0_ap_continue();
    void thread_fft_stage87_U0_ap_start();
    void thread_fft_stage87_U0_start_full_n();
    void thread_fft_stage87_U0_start_write();
    void thread_fft_stage88_U0_Out_I_V_full_n();
    void thread_fft_stage88_U0_Out_R_V_full_n();
    void thread_fft_stage88_U0_ap_continue();
    void thread_fft_stage88_U0_ap_start();
    void thread_fft_stage88_U0_start_full_n();
    void thread_fft_stage88_U0_start_write();
    void thread_fft_stage89_U0_Out_I_V_full_n();
    void thread_fft_stage89_U0_Out_R_V_full_n();
    void thread_fft_stage89_U0_ap_continue();
    void thread_fft_stage89_U0_ap_start();
    void thread_fft_stage89_U0_start_full_n();
    void thread_fft_stage89_U0_start_write();
    void thread_fft_stage90_U0_ap_continue();
    void thread_fft_stage90_U0_ap_start();
    void thread_fft_stage90_U0_start_full_n();
    void thread_fft_stage90_U0_start_write();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
