INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/project_1/project_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/project_1/project_1.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/project_1/project_1.srcs/sources_1/new/proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
