Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Mar 31 14:18:58 2019
| Host         : LAPTOP-P6DBKN0G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 30 register/latch pins with no clock driven by root clock pin: advanced_sw (HIGH)

 There are 764 register/latch pins with no clock driven by root clock pin: c0/SLOW_CLK_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: clr1/slowclk/slowclock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__3/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[6]_rep/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[6]_rep__1/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: grd1/slowclk/slowclock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc1/sclk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5449 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.329      -12.402                     12                  237        0.100        0.000                      0                  237        3.000        0.000                       0                   137  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 4.739        0.000                      0                   97        0.258        0.000                      0                   97        3.000        0.000                       0                    76  
  clk_out1_clk_wiz_0       -1.329      -12.402                     12                  140        0.100        0.000                      0                  140        4.130        0.000                       0                    58  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 vc1/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 1.138ns (21.815%)  route 4.079ns (78.185%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.625     5.146    vc1/CLK_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  vc1/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  vc1/count2_reg[2]/Q
                         net (fo=10, routed)          1.281     6.945    vc1/count2_reg[2]
    SLICE_X62Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.069 r  vc1/sclk_i_21/O
                         net (fo=1, routed)           0.670     7.740    vc1/sclk_i_21_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I2_O)        0.124     7.864 r  vc1/sclk_i_16/O
                         net (fo=1, routed)           0.942     8.805    vc1/sclk_i_16_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.929 r  vc1/sclk_i_13/O
                         net (fo=1, routed)           0.716     9.645    vc1/sclk_i_13_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.769 r  vc1/sclk_i_5/O
                         net (fo=1, routed)           0.469    10.238    vc1/sclk_i_5_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I4_O)        0.124    10.362 r  vc1/sclk_i_1/O
                         net (fo=1, routed)           0.000    10.362    vc1/sclk_i_1_n_0
    SLICE_X63Y95         FDRE                                         r  vc1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.509    14.850    vc1/CLK_IBUF_BUFG
    SLICE_X63Y95         FDRE                                         r  vc1/sclk_reg/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X63Y95         FDRE (Setup_fdre_C_D)        0.029    15.102    vc1/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             6.294ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.552ns (17.876%)  route 2.536ns (82.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.716     6.260    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.356 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=777, routed)         1.819     8.175    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  vc1/count2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  vc1/count2_reg[0]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X60Y94         FDRE (Setup_fdre_C_R)       -0.524    14.469    vc1/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  6.294    

Slack (MET) :             6.294ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.552ns (17.876%)  route 2.536ns (82.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.716     6.260    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.356 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=777, routed)         1.819     8.175    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X60Y96         FDRE                                         r  vc1/count2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X60Y96         FDRE                                         r  vc1/count2_reg[10]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X60Y96         FDRE (Setup_fdre_C_R)       -0.524    14.469    vc1/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  6.294    

Slack (MET) :             6.294ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.552ns (17.876%)  route 2.536ns (82.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.716     6.260    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.356 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=777, routed)         1.819     8.175    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X60Y96         FDRE                                         r  vc1/count2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X60Y96         FDRE                                         r  vc1/count2_reg[11]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X60Y96         FDRE (Setup_fdre_C_R)       -0.524    14.469    vc1/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  6.294    

Slack (MET) :             6.294ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.552ns (17.876%)  route 2.536ns (82.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.716     6.260    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.356 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=777, routed)         1.819     8.175    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  vc1/count2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  vc1/count2_reg[1]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X60Y94         FDRE (Setup_fdre_C_R)       -0.524    14.469    vc1/count2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  6.294    

Slack (MET) :             6.294ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.552ns (17.876%)  route 2.536ns (82.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.716     6.260    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.356 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=777, routed)         1.819     8.175    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  vc1/count2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  vc1/count2_reg[2]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X60Y94         FDRE (Setup_fdre_C_R)       -0.524    14.469    vc1/count2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  6.294    

Slack (MET) :             6.294ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.552ns (17.876%)  route 2.536ns (82.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.716     6.260    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.356 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=777, routed)         1.819     8.175    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  vc1/count2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  vc1/count2_reg[3]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X60Y94         FDRE (Setup_fdre_C_R)       -0.524    14.469    vc1/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  6.294    

Slack (MET) :             6.294ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.552ns (17.876%)  route 2.536ns (82.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.716     6.260    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.356 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=777, routed)         1.819     8.175    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X60Y95         FDRE                                         r  vc1/count2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X60Y95         FDRE                                         r  vc1/count2_reg[4]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X60Y95         FDRE (Setup_fdre_C_R)       -0.524    14.469    vc1/count2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  6.294    

Slack (MET) :             6.294ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.552ns (17.876%)  route 2.536ns (82.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.716     6.260    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.356 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=777, routed)         1.819     8.175    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X60Y95         FDRE                                         r  vc1/count2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X60Y95         FDRE                                         r  vc1/count2_reg[5]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X60Y95         FDRE (Setup_fdre_C_R)       -0.524    14.469    vc1/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  6.294    

Slack (MET) :             6.294ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.552ns (17.876%)  route 2.536ns (82.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.716     6.260    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.356 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=777, routed)         1.819     8.175    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X60Y95         FDRE                                         r  vc1/count2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X60Y95         FDRE                                         r  vc1/count2_reg[6]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X60Y95         FDRE (Setup_fdre_C_R)       -0.524    14.469    vc1/count2_reg[6]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  6.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vc1/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (54.010%)  route 0.178ns (45.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.592     1.475    vc1/CLK_IBUF_BUFG
    SLICE_X60Y95         FDRE                                         r  vc1/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  vc1/count2_reg[5]/Q
                         net (fo=10, routed)          0.178     1.817    vc1/count2_reg[5]
    SLICE_X63Y95         LUT6 (Prop_lut6_I0_O)        0.045     1.862 r  vc1/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.862    vc1/sclk_i_1_n_0
    SLICE_X63Y95         FDRE                                         r  vc1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.863     1.991    vc1/CLK_IBUF_BUFG
    SLICE_X63Y95         FDRE                                         r  vc1/sclk_reg/C
                         clock pessimism             -0.478     1.513    
    SLICE_X63Y95         FDRE (Hold_fdre_C_D)         0.091     1.604    vc1/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 grd1/slowclk/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.560     1.443    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X37Y59         FDRE                                         r  grd1/slowclk/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  grd1/slowclk/counter_reg[11]/Q
                         net (fo=2, routed)           0.117     1.701    grd1/slowclk/counter_reg[11]
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  grd1/slowclk/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.809    grd1/slowclk/counter_reg[8]_i_1__0_n_4
    SLICE_X37Y59         FDRE                                         r  grd1/slowclk/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.828     1.956    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X37Y59         FDRE                                         r  grd1/slowclk/counter_reg[11]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.105     1.548    grd1/slowclk/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 grd1/slowclk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.560     1.443    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X37Y57         FDRE                                         r  grd1/slowclk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  grd1/slowclk/counter_reg[3]/Q
                         net (fo=2, routed)           0.117     1.701    grd1/slowclk/counter_reg[3]
    SLICE_X37Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  grd1/slowclk/counter_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.809    grd1/slowclk/counter_reg[0]_i_1__0_n_4
    SLICE_X37Y57         FDRE                                         r  grd1/slowclk/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.828     1.956    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X37Y57         FDRE                                         r  grd1/slowclk/counter_reg[3]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X37Y57         FDRE (Hold_fdre_C_D)         0.105     1.548    grd1/slowclk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 grd1/slowclk/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.559     1.442    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X37Y60         FDRE                                         r  grd1/slowclk/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  grd1/slowclk/counter_reg[15]/Q
                         net (fo=2, routed)           0.117     1.700    grd1/slowclk/counter_reg[15]
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  grd1/slowclk/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.808    grd1/slowclk/counter_reg[12]_i_1__0_n_4
    SLICE_X37Y60         FDRE                                         r  grd1/slowclk/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.827     1.955    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X37Y60         FDRE                                         r  grd1/slowclk/counter_reg[15]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.105     1.547    grd1/slowclk/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 c0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.447    c0/CLK_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  c0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  c0/counter_reg[4]/Q
                         net (fo=2, routed)           0.119     1.707    c0/counter[4]
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  c0/counter_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.815    c0/data0[4]
    SLICE_X33Y47         FDRE                                         r  c0/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.833     1.960    c0/CLK_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  c0/counter_reg[4]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    c0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clr1/slowclk/slowclock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/slowclock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.560     1.443    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X41Y57         FDRE                                         r  clr1/slowclk/slowclock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clr1/slowclk/slowclock_reg/Q
                         net (fo=6, routed)           0.168     1.753    clr1/slowclk/clock
    SLICE_X41Y57         LUT5 (Prop_lut5_I4_O)        0.045     1.798 r  clr1/slowclk/slowclock_i_1/O
                         net (fo=1, routed)           0.000     1.798    clr1/slowclk/slowclock_i_1_n_0
    SLICE_X41Y57         FDRE                                         r  clr1/slowclk/slowclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.830     1.957    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X41Y57         FDRE                                         r  clr1/slowclk/slowclock_reg/C
                         clock pessimism             -0.514     1.443    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.091     1.534    clr1/slowclk/slowclock_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 grd1/slowclk/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.559     1.442    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X37Y61         FDRE                                         r  grd1/slowclk/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  grd1/slowclk/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.704    grd1/slowclk/counter_reg[19]
    SLICE_X37Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  grd1/slowclk/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.812    grd1/slowclk/counter_reg[16]_i_1__0_n_4
    SLICE_X37Y61         FDRE                                         r  grd1/slowclk/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.827     1.955    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X37Y61         FDRE                                         r  grd1/slowclk/counter_reg[19]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X37Y61         FDRE (Hold_fdre_C_D)         0.105     1.547    grd1/slowclk/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 grd1/slowclk/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.560     1.443    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  grd1/slowclk/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  grd1/slowclk/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.705    grd1/slowclk/counter_reg[7]
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  grd1/slowclk/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.813    grd1/slowclk/counter_reg[4]_i_1__0_n_4
    SLICE_X37Y58         FDRE                                         r  grd1/slowclk/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.828     1.956    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  grd1/slowclk/counter_reg[7]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X37Y58         FDRE (Hold_fdre_C_D)         0.105     1.548    grd1/slowclk/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 c0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.804%)  route 0.116ns (31.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.447    c0/CLK_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  c0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  c0/counter_reg[5]/Q
                         net (fo=2, routed)           0.116     1.704    c0/counter[5]
    SLICE_X33Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.819 r  c0/counter_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.819    c0/data0[5]
    SLICE_X33Y48         FDRE                                         r  c0/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.833     1.960    c0/CLK_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  c0/counter_reg[5]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    c0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 grd1/slowclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.558     1.441    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X37Y62         FDRE                                         r  grd1/slowclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  grd1/slowclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.116     1.699    grd1/slowclk/counter_reg[20]
    SLICE_X37Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.814 r  grd1/slowclk/counter_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.814    grd1/slowclk/counter_reg[20]_i_1__0_n_7
    SLICE_X37Y62         FDRE                                         r  grd1/slowclk/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.825     1.953    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X37Y62         FDRE                                         r  grd1/slowclk/counter_reg[20]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X37Y62         FDRE (Hold_fdre_C_D)         0.105     1.546    grd1/slowclk/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y47     c0/SLOW_CLK_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y47     c0/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y49     c0/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y49     c0/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y47     c0/counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y47     c0/counter_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y47     c0/counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y47     c0/counter_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y47     c0/SLOW_CLK_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y47     c0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y49     c0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y49     c0/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y47     c0/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y47     c0/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y47     c0/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y47     c0/counter_reg[4]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y55     clr1/slowclk/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y55     clr1/slowclk/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y55     clr1/slowclk/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y55     clr1/slowclk/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y56     clr1/slowclk/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y56     clr1/slowclk/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y56     clr1/slowclk/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y56     clr1/slowclk/counter_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack       -1.329ns,  Total Violation      -12.402ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.329ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.501ns  (logic 3.302ns (31.444%)  route 7.199ns (68.556%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT5=2 LUT6=7 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.031 - 9.259 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.555     5.076    d3/VGA_CONTROL/clk_out1
    SLICE_X47Y56         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  d3/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=463, routed)         1.418     6.949    d1/Sample_Memory_reg_960_1023_0_2/ADDRB2
    SLICE_X42Y61         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     7.073 f  d1/Sample_Memory_reg_960_1023_0_2/RAMB/O
                         net (fo=1, routed)           1.106     8.180    d1/Sample_Memory_reg_960_1023_0_2_n_1
    SLICE_X47Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.304 f  d1/VGA_RED[0]_i_250/O
                         net (fo=1, routed)           0.000     8.304    d1/VGA_RED[0]_i_250_n_0
    SLICE_X47Y64         MUXF7 (Prop_muxf7_I1_O)      0.245     8.549 f  d1/VGA_RED_reg[0]_i_211/O
                         net (fo=1, routed)           0.633     9.181    d3/VGA_CONTROL/h_cntr_reg_reg[8]_2
    SLICE_X45Y63         LUT6 (Prop_lut6_I3_O)        0.298     9.479 f  d3/VGA_CONTROL/VGA_RED[0]_i_182/O
                         net (fo=3, routed)           0.287     9.766    d3/VGA_CONTROL/d1/VGA_Red_waveform6[1]
    SLICE_X45Y63         LUT2 (Prop_lut2_I0_O)        0.124     9.890 r  d3/VGA_CONTROL/VGA_RED[0]_i_167/O
                         net (fo=9, routed)           1.009    10.900    d3/VGA_CONTROL/VGA_RED[0]_i_167_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.024 r  d3/VGA_CONTROL/VGA_RED[0]_i_112/O
                         net (fo=1, routed)           0.000    11.024    d3/VGA_CONTROL/VGA_RED[0]_i_112_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.574 r  d3/VGA_CONTROL/VGA_RED_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.574    d3/VGA_CONTROL/VGA_RED_reg[0]_i_51_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.908 f  d3/VGA_CONTROL/VGA_RED_reg[0]_i_109/O[1]
                         net (fo=1, routed)           0.579    12.486    d3/VGA_CONTROL_n_78
    SLICE_X45Y66         LUT6 (Prop_lut6_I4_O)        0.303    12.789 r  d3/VGA_RED[0]_i_48/O
                         net (fo=1, routed)           0.574    13.364    d3/VGA_RED[0]_i_48_n_0
    SLICE_X44Y67         LUT5 (Prop_lut5_I0_O)        0.124    13.488 r  d3/VGA_RED[0]_i_17/O
                         net (fo=1, routed)           0.403    13.891    d3/VGA_CONTROL/v_cntr_reg_reg[7]_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I4_O)        0.124    14.015 r  d3/VGA_CONTROL/VGA_RED[0]_i_8/O
                         net (fo=1, routed)           0.264    14.279    d3/VGA_CONTROL/VGA_RED[0]_i_8_n_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I4_O)        0.124    14.403 r  d3/VGA_CONTROL/VGA_RED[0]_i_3/O
                         net (fo=6, routed)           0.605    15.009    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I1_O)        0.124    15.133 r  d3/VGA_CONTROL/VGA_BLUE[3]_i_2/O
                         net (fo=2, routed)           0.321    15.453    d3/VGA_CONTROL/VGA_BLUE[3]_i_2_n_0
    SLICE_X48Y68         LUT5 (Prop_lut5_I4_O)        0.124    15.577 r  d3/VGA_CONTROL/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000    15.577    d3/VGA_BLUE0[3]
    SLICE_X48Y68         FDRE                                         r  d3/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.431    14.031    d3/CLK_VGA
    SLICE_X48Y68         FDRE                                         r  d3/VGA_BLUE_reg[3]/C
                         clock pessimism              0.258    14.289    
                         clock uncertainty           -0.072    14.217    
    SLICE_X48Y68         FDRE (Setup_fdre_C_D)        0.031    14.248    d3/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                         -15.577    
  -------------------------------------------------------------------
                         slack                                 -1.329    

Slack (VIOLATED) :        -1.277ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.450ns  (logic 3.302ns (31.598%)  route 7.148ns (68.402%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT5=2 LUT6=7 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.031 - 9.259 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.555     5.076    d3/VGA_CONTROL/clk_out1
    SLICE_X47Y56         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  d3/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=463, routed)         1.418     6.949    d1/Sample_Memory_reg_960_1023_0_2/ADDRB2
    SLICE_X42Y61         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     7.073 f  d1/Sample_Memory_reg_960_1023_0_2/RAMB/O
                         net (fo=1, routed)           1.106     8.180    d1/Sample_Memory_reg_960_1023_0_2_n_1
    SLICE_X47Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.304 f  d1/VGA_RED[0]_i_250/O
                         net (fo=1, routed)           0.000     8.304    d1/VGA_RED[0]_i_250_n_0
    SLICE_X47Y64         MUXF7 (Prop_muxf7_I1_O)      0.245     8.549 f  d1/VGA_RED_reg[0]_i_211/O
                         net (fo=1, routed)           0.633     9.181    d3/VGA_CONTROL/h_cntr_reg_reg[8]_2
    SLICE_X45Y63         LUT6 (Prop_lut6_I3_O)        0.298     9.479 f  d3/VGA_CONTROL/VGA_RED[0]_i_182/O
                         net (fo=3, routed)           0.287     9.766    d3/VGA_CONTROL/d1/VGA_Red_waveform6[1]
    SLICE_X45Y63         LUT2 (Prop_lut2_I0_O)        0.124     9.890 r  d3/VGA_CONTROL/VGA_RED[0]_i_167/O
                         net (fo=9, routed)           1.009    10.900    d3/VGA_CONTROL/VGA_RED[0]_i_167_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.024 r  d3/VGA_CONTROL/VGA_RED[0]_i_112/O
                         net (fo=1, routed)           0.000    11.024    d3/VGA_CONTROL/VGA_RED[0]_i_112_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.574 r  d3/VGA_CONTROL/VGA_RED_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.574    d3/VGA_CONTROL/VGA_RED_reg[0]_i_51_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.908 f  d3/VGA_CONTROL/VGA_RED_reg[0]_i_109/O[1]
                         net (fo=1, routed)           0.579    12.486    d3/VGA_CONTROL_n_78
    SLICE_X45Y66         LUT6 (Prop_lut6_I4_O)        0.303    12.789 r  d3/VGA_RED[0]_i_48/O
                         net (fo=1, routed)           0.574    13.364    d3/VGA_RED[0]_i_48_n_0
    SLICE_X44Y67         LUT5 (Prop_lut5_I0_O)        0.124    13.488 r  d3/VGA_RED[0]_i_17/O
                         net (fo=1, routed)           0.403    13.891    d3/VGA_CONTROL/v_cntr_reg_reg[7]_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I4_O)        0.124    14.015 r  d3/VGA_CONTROL/VGA_RED[0]_i_8/O
                         net (fo=1, routed)           0.264    14.279    d3/VGA_CONTROL/VGA_RED[0]_i_8_n_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I4_O)        0.124    14.403 r  d3/VGA_CONTROL/VGA_RED[0]_i_3/O
                         net (fo=6, routed)           0.214    14.617    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X45Y67         LUT6 (Prop_lut6_I1_O)        0.124    14.741 r  d3/VGA_CONTROL/VGA_GREEN[0]_i_2/O
                         net (fo=3, routed)           0.661    15.402    d3/VGA_CONTROL/VGA_GREEN[0]_i_2_n_0
    SLICE_X48Y68         LUT5 (Prop_lut5_I4_O)        0.124    15.526 r  d3/VGA_CONTROL/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000    15.526    d3/VGA_BLUE0[0]
    SLICE_X48Y68         FDRE                                         r  d3/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.431    14.031    d3/CLK_VGA
    SLICE_X48Y68         FDRE                                         r  d3/VGA_BLUE_reg[0]/C
                         clock pessimism              0.258    14.289    
                         clock uncertainty           -0.072    14.217    
    SLICE_X48Y68         FDRE (Setup_fdre_C_D)        0.032    14.249    d3/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         14.249    
                         arrival time                         -15.526    
  -------------------------------------------------------------------
                         slack                                 -1.277    

Slack (VIOLATED) :        -1.171ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.344ns  (logic 3.302ns (31.921%)  route 7.042ns (68.079%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT5=2 LUT6=7 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.032 - 9.259 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.555     5.076    d3/VGA_CONTROL/clk_out1
    SLICE_X47Y56         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  d3/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=463, routed)         1.418     6.949    d1/Sample_Memory_reg_960_1023_0_2/ADDRB2
    SLICE_X42Y61         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     7.073 f  d1/Sample_Memory_reg_960_1023_0_2/RAMB/O
                         net (fo=1, routed)           1.106     8.180    d1/Sample_Memory_reg_960_1023_0_2_n_1
    SLICE_X47Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.304 f  d1/VGA_RED[0]_i_250/O
                         net (fo=1, routed)           0.000     8.304    d1/VGA_RED[0]_i_250_n_0
    SLICE_X47Y64         MUXF7 (Prop_muxf7_I1_O)      0.245     8.549 f  d1/VGA_RED_reg[0]_i_211/O
                         net (fo=1, routed)           0.633     9.181    d3/VGA_CONTROL/h_cntr_reg_reg[8]_2
    SLICE_X45Y63         LUT6 (Prop_lut6_I3_O)        0.298     9.479 f  d3/VGA_CONTROL/VGA_RED[0]_i_182/O
                         net (fo=3, routed)           0.287     9.766    d3/VGA_CONTROL/d1/VGA_Red_waveform6[1]
    SLICE_X45Y63         LUT2 (Prop_lut2_I0_O)        0.124     9.890 r  d3/VGA_CONTROL/VGA_RED[0]_i_167/O
                         net (fo=9, routed)           1.009    10.900    d3/VGA_CONTROL/VGA_RED[0]_i_167_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.024 r  d3/VGA_CONTROL/VGA_RED[0]_i_112/O
                         net (fo=1, routed)           0.000    11.024    d3/VGA_CONTROL/VGA_RED[0]_i_112_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.574 r  d3/VGA_CONTROL/VGA_RED_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.574    d3/VGA_CONTROL/VGA_RED_reg[0]_i_51_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.908 f  d3/VGA_CONTROL/VGA_RED_reg[0]_i_109/O[1]
                         net (fo=1, routed)           0.579    12.486    d3/VGA_CONTROL_n_78
    SLICE_X45Y66         LUT6 (Prop_lut6_I4_O)        0.303    12.789 r  d3/VGA_RED[0]_i_48/O
                         net (fo=1, routed)           0.574    13.364    d3/VGA_RED[0]_i_48_n_0
    SLICE_X44Y67         LUT5 (Prop_lut5_I0_O)        0.124    13.488 r  d3/VGA_RED[0]_i_17/O
                         net (fo=1, routed)           0.403    13.891    d3/VGA_CONTROL/v_cntr_reg_reg[7]_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I4_O)        0.124    14.015 r  d3/VGA_CONTROL/VGA_RED[0]_i_8/O
                         net (fo=1, routed)           0.264    14.279    d3/VGA_CONTROL/VGA_RED[0]_i_8_n_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I4_O)        0.124    14.403 r  d3/VGA_CONTROL/VGA_RED[0]_i_3/O
                         net (fo=6, routed)           0.605    15.009    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X51Y68         LUT6 (Prop_lut6_I1_O)        0.124    15.133 r  d3/VGA_CONTROL/VGA_BLUE[3]_i_2/O
                         net (fo=2, routed)           0.164    15.296    d3/VGA_CONTROL/VGA_BLUE[3]_i_2_n_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I4_O)        0.124    15.420 r  d3/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000    15.420    d3/VGA_BLUE0[2]
    SLICE_X51Y68         FDRE                                         r  d3/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.432    14.032    d3/CLK_VGA
    SLICE_X51Y68         FDRE                                         r  d3/VGA_BLUE_reg[2]/C
                         clock pessimism              0.258    14.290    
                         clock uncertainty           -0.072    14.218    
    SLICE_X51Y68         FDRE (Setup_fdre_C_D)        0.031    14.249    d3/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         14.249    
                         arrival time                         -15.420    
  -------------------------------------------------------------------
                         slack                                 -1.171    

Slack (VIOLATED) :        -1.157ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.330ns  (logic 3.302ns (31.966%)  route 7.028ns (68.034%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT5=2 LUT6=7 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.034 - 9.259 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.555     5.076    d3/VGA_CONTROL/clk_out1
    SLICE_X47Y56         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  d3/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=463, routed)         1.418     6.949    d1/Sample_Memory_reg_960_1023_0_2/ADDRB2
    SLICE_X42Y61         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     7.073 f  d1/Sample_Memory_reg_960_1023_0_2/RAMB/O
                         net (fo=1, routed)           1.106     8.180    d1/Sample_Memory_reg_960_1023_0_2_n_1
    SLICE_X47Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.304 f  d1/VGA_RED[0]_i_250/O
                         net (fo=1, routed)           0.000     8.304    d1/VGA_RED[0]_i_250_n_0
    SLICE_X47Y64         MUXF7 (Prop_muxf7_I1_O)      0.245     8.549 f  d1/VGA_RED_reg[0]_i_211/O
                         net (fo=1, routed)           0.633     9.181    d3/VGA_CONTROL/h_cntr_reg_reg[8]_2
    SLICE_X45Y63         LUT6 (Prop_lut6_I3_O)        0.298     9.479 f  d3/VGA_CONTROL/VGA_RED[0]_i_182/O
                         net (fo=3, routed)           0.287     9.766    d3/VGA_CONTROL/d1/VGA_Red_waveform6[1]
    SLICE_X45Y63         LUT2 (Prop_lut2_I0_O)        0.124     9.890 r  d3/VGA_CONTROL/VGA_RED[0]_i_167/O
                         net (fo=9, routed)           1.009    10.900    d3/VGA_CONTROL/VGA_RED[0]_i_167_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.024 r  d3/VGA_CONTROL/VGA_RED[0]_i_112/O
                         net (fo=1, routed)           0.000    11.024    d3/VGA_CONTROL/VGA_RED[0]_i_112_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.574 r  d3/VGA_CONTROL/VGA_RED_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.574    d3/VGA_CONTROL/VGA_RED_reg[0]_i_51_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.908 f  d3/VGA_CONTROL/VGA_RED_reg[0]_i_109/O[1]
                         net (fo=1, routed)           0.579    12.486    d3/VGA_CONTROL_n_78
    SLICE_X45Y66         LUT6 (Prop_lut6_I4_O)        0.303    12.789 r  d3/VGA_RED[0]_i_48/O
                         net (fo=1, routed)           0.574    13.364    d3/VGA_RED[0]_i_48_n_0
    SLICE_X44Y67         LUT5 (Prop_lut5_I0_O)        0.124    13.488 r  d3/VGA_RED[0]_i_17/O
                         net (fo=1, routed)           0.403    13.891    d3/VGA_CONTROL/v_cntr_reg_reg[7]_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I4_O)        0.124    14.015 r  d3/VGA_CONTROL/VGA_RED[0]_i_8/O
                         net (fo=1, routed)           0.264    14.279    d3/VGA_CONTROL/VGA_RED[0]_i_8_n_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I4_O)        0.124    14.403 r  d3/VGA_CONTROL/VGA_RED[0]_i_3/O
                         net (fo=6, routed)           0.589    14.992    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.124    15.116 r  d3/VGA_CONTROL/VGA_RED[2]_i_2/O
                         net (fo=2, routed)           0.166    15.282    d3/VGA_CONTROL/VGA_RED[2]_i_2_n_0
    SLICE_X51Y67         LUT5 (Prop_lut5_I4_O)        0.124    15.406 r  d3/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000    15.406    d3/VGA_RED0[1]
    SLICE_X51Y67         FDRE                                         r  d3/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.434    14.034    d3/CLK_VGA
    SLICE_X51Y67         FDRE                                         r  d3/VGA_RED_reg[1]/C
                         clock pessimism              0.258    14.292    
                         clock uncertainty           -0.072    14.220    
    SLICE_X51Y67         FDRE (Setup_fdre_C_D)        0.029    14.249    d3/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.249    
                         arrival time                         -15.406    
  -------------------------------------------------------------------
                         slack                                 -1.157    

Slack (VIOLATED) :        -1.152ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.327ns  (logic 3.302ns (31.975%)  route 7.025ns (68.025%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT5=2 LUT6=7 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.034 - 9.259 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.555     5.076    d3/VGA_CONTROL/clk_out1
    SLICE_X47Y56         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  d3/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=463, routed)         1.418     6.949    d1/Sample_Memory_reg_960_1023_0_2/ADDRB2
    SLICE_X42Y61         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     7.073 f  d1/Sample_Memory_reg_960_1023_0_2/RAMB/O
                         net (fo=1, routed)           1.106     8.180    d1/Sample_Memory_reg_960_1023_0_2_n_1
    SLICE_X47Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.304 f  d1/VGA_RED[0]_i_250/O
                         net (fo=1, routed)           0.000     8.304    d1/VGA_RED[0]_i_250_n_0
    SLICE_X47Y64         MUXF7 (Prop_muxf7_I1_O)      0.245     8.549 f  d1/VGA_RED_reg[0]_i_211/O
                         net (fo=1, routed)           0.633     9.181    d3/VGA_CONTROL/h_cntr_reg_reg[8]_2
    SLICE_X45Y63         LUT6 (Prop_lut6_I3_O)        0.298     9.479 f  d3/VGA_CONTROL/VGA_RED[0]_i_182/O
                         net (fo=3, routed)           0.287     9.766    d3/VGA_CONTROL/d1/VGA_Red_waveform6[1]
    SLICE_X45Y63         LUT2 (Prop_lut2_I0_O)        0.124     9.890 r  d3/VGA_CONTROL/VGA_RED[0]_i_167/O
                         net (fo=9, routed)           1.009    10.900    d3/VGA_CONTROL/VGA_RED[0]_i_167_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.024 r  d3/VGA_CONTROL/VGA_RED[0]_i_112/O
                         net (fo=1, routed)           0.000    11.024    d3/VGA_CONTROL/VGA_RED[0]_i_112_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.574 r  d3/VGA_CONTROL/VGA_RED_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.574    d3/VGA_CONTROL/VGA_RED_reg[0]_i_51_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.908 f  d3/VGA_CONTROL/VGA_RED_reg[0]_i_109/O[1]
                         net (fo=1, routed)           0.579    12.486    d3/VGA_CONTROL_n_78
    SLICE_X45Y66         LUT6 (Prop_lut6_I4_O)        0.303    12.789 r  d3/VGA_RED[0]_i_48/O
                         net (fo=1, routed)           0.574    13.364    d3/VGA_RED[0]_i_48_n_0
    SLICE_X44Y67         LUT5 (Prop_lut5_I0_O)        0.124    13.488 r  d3/VGA_RED[0]_i_17/O
                         net (fo=1, routed)           0.403    13.891    d3/VGA_CONTROL/v_cntr_reg_reg[7]_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I4_O)        0.124    14.015 r  d3/VGA_CONTROL/VGA_RED[0]_i_8/O
                         net (fo=1, routed)           0.264    14.279    d3/VGA_CONTROL/VGA_RED[0]_i_8_n_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I4_O)        0.124    14.403 r  d3/VGA_CONTROL/VGA_RED[0]_i_3/O
                         net (fo=6, routed)           0.589    14.992    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.124    15.116 r  d3/VGA_CONTROL/VGA_RED[2]_i_2/O
                         net (fo=2, routed)           0.163    15.279    d3/VGA_CONTROL/VGA_RED[2]_i_2_n_0
    SLICE_X51Y67         LUT5 (Prop_lut5_I4_O)        0.124    15.403 r  d3/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    15.403    d3/VGA_RED0[2]
    SLICE_X51Y67         FDRE                                         r  d3/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.434    14.034    d3/CLK_VGA
    SLICE_X51Y67         FDRE                                         r  d3/VGA_RED_reg[2]/C
                         clock pessimism              0.258    14.292    
                         clock uncertainty           -0.072    14.220    
    SLICE_X51Y67         FDRE (Setup_fdre_C_D)        0.031    14.251    d3/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         14.251    
                         arrival time                         -15.403    
  -------------------------------------------------------------------
                         slack                                 -1.152    

Slack (VIOLATED) :        -1.145ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.319ns  (logic 3.302ns (31.999%)  route 7.017ns (68.001%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT5=2 LUT6=7 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.033 - 9.259 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.555     5.076    d3/VGA_CONTROL/clk_out1
    SLICE_X47Y56         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  d3/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=463, routed)         1.418     6.949    d1/Sample_Memory_reg_960_1023_0_2/ADDRB2
    SLICE_X42Y61         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     7.073 f  d1/Sample_Memory_reg_960_1023_0_2/RAMB/O
                         net (fo=1, routed)           1.106     8.180    d1/Sample_Memory_reg_960_1023_0_2_n_1
    SLICE_X47Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.304 f  d1/VGA_RED[0]_i_250/O
                         net (fo=1, routed)           0.000     8.304    d1/VGA_RED[0]_i_250_n_0
    SLICE_X47Y64         MUXF7 (Prop_muxf7_I1_O)      0.245     8.549 f  d1/VGA_RED_reg[0]_i_211/O
                         net (fo=1, routed)           0.633     9.181    d3/VGA_CONTROL/h_cntr_reg_reg[8]_2
    SLICE_X45Y63         LUT6 (Prop_lut6_I3_O)        0.298     9.479 f  d3/VGA_CONTROL/VGA_RED[0]_i_182/O
                         net (fo=3, routed)           0.287     9.766    d3/VGA_CONTROL/d1/VGA_Red_waveform6[1]
    SLICE_X45Y63         LUT2 (Prop_lut2_I0_O)        0.124     9.890 r  d3/VGA_CONTROL/VGA_RED[0]_i_167/O
                         net (fo=9, routed)           1.009    10.900    d3/VGA_CONTROL/VGA_RED[0]_i_167_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.024 r  d3/VGA_CONTROL/VGA_RED[0]_i_112/O
                         net (fo=1, routed)           0.000    11.024    d3/VGA_CONTROL/VGA_RED[0]_i_112_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.574 r  d3/VGA_CONTROL/VGA_RED_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.574    d3/VGA_CONTROL/VGA_RED_reg[0]_i_51_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.908 f  d3/VGA_CONTROL/VGA_RED_reg[0]_i_109/O[1]
                         net (fo=1, routed)           0.579    12.486    d3/VGA_CONTROL_n_78
    SLICE_X45Y66         LUT6 (Prop_lut6_I4_O)        0.303    12.789 r  d3/VGA_RED[0]_i_48/O
                         net (fo=1, routed)           0.574    13.364    d3/VGA_RED[0]_i_48_n_0
    SLICE_X44Y67         LUT5 (Prop_lut5_I0_O)        0.124    13.488 r  d3/VGA_RED[0]_i_17/O
                         net (fo=1, routed)           0.403    13.891    d3/VGA_CONTROL/v_cntr_reg_reg[7]_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I4_O)        0.124    14.015 r  d3/VGA_CONTROL/VGA_RED[0]_i_8/O
                         net (fo=1, routed)           0.264    14.279    d3/VGA_CONTROL/VGA_RED[0]_i_8_n_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I4_O)        0.124    14.403 r  d3/VGA_CONTROL/VGA_RED[0]_i_3/O
                         net (fo=6, routed)           0.214    14.617    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X45Y67         LUT6 (Prop_lut6_I1_O)        0.124    14.741 r  d3/VGA_CONTROL/VGA_GREEN[0]_i_2/O
                         net (fo=3, routed)           0.530    15.271    d3/VGA_CONTROL/VGA_GREEN[0]_i_2_n_0
    SLICE_X49Y67         LUT5 (Prop_lut5_I4_O)        0.124    15.395 r  d3/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000    15.395    d3/VGA_GREEN0[0]
    SLICE_X49Y67         FDRE                                         r  d3/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.433    14.033    d3/CLK_VGA
    SLICE_X49Y67         FDRE                                         r  d3/VGA_GREEN_reg[0]/C
                         clock pessimism              0.258    14.291    
                         clock uncertainty           -0.072    14.219    
    SLICE_X49Y67         FDRE (Setup_fdre_C_D)        0.031    14.250    d3/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.250    
                         arrival time                         -15.395    
  -------------------------------------------------------------------
                         slack                                 -1.145    

Slack (VIOLATED) :        -1.066ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.249ns  (logic 3.302ns (32.216%)  route 6.947ns (67.784%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT5=2 LUT6=7 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.030 - 9.259 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.555     5.076    d3/VGA_CONTROL/clk_out1
    SLICE_X47Y56         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  d3/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=463, routed)         1.418     6.949    d1/Sample_Memory_reg_960_1023_0_2/ADDRB2
    SLICE_X42Y61         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     7.073 f  d1/Sample_Memory_reg_960_1023_0_2/RAMB/O
                         net (fo=1, routed)           1.106     8.180    d1/Sample_Memory_reg_960_1023_0_2_n_1
    SLICE_X47Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.304 f  d1/VGA_RED[0]_i_250/O
                         net (fo=1, routed)           0.000     8.304    d1/VGA_RED[0]_i_250_n_0
    SLICE_X47Y64         MUXF7 (Prop_muxf7_I1_O)      0.245     8.549 f  d1/VGA_RED_reg[0]_i_211/O
                         net (fo=1, routed)           0.633     9.181    d3/VGA_CONTROL/h_cntr_reg_reg[8]_2
    SLICE_X45Y63         LUT6 (Prop_lut6_I3_O)        0.298     9.479 f  d3/VGA_CONTROL/VGA_RED[0]_i_182/O
                         net (fo=3, routed)           0.287     9.766    d3/VGA_CONTROL/d1/VGA_Red_waveform6[1]
    SLICE_X45Y63         LUT2 (Prop_lut2_I0_O)        0.124     9.890 r  d3/VGA_CONTROL/VGA_RED[0]_i_167/O
                         net (fo=9, routed)           1.009    10.900    d3/VGA_CONTROL/VGA_RED[0]_i_167_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.024 r  d3/VGA_CONTROL/VGA_RED[0]_i_112/O
                         net (fo=1, routed)           0.000    11.024    d3/VGA_CONTROL/VGA_RED[0]_i_112_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.574 r  d3/VGA_CONTROL/VGA_RED_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.574    d3/VGA_CONTROL/VGA_RED_reg[0]_i_51_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.908 f  d3/VGA_CONTROL/VGA_RED_reg[0]_i_109/O[1]
                         net (fo=1, routed)           0.579    12.486    d3/VGA_CONTROL_n_78
    SLICE_X45Y66         LUT6 (Prop_lut6_I4_O)        0.303    12.789 r  d3/VGA_RED[0]_i_48/O
                         net (fo=1, routed)           0.574    13.364    d3/VGA_RED[0]_i_48_n_0
    SLICE_X44Y67         LUT5 (Prop_lut5_I0_O)        0.124    13.488 r  d3/VGA_RED[0]_i_17/O
                         net (fo=1, routed)           0.403    13.891    d3/VGA_CONTROL/v_cntr_reg_reg[7]_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I4_O)        0.124    14.015 r  d3/VGA_CONTROL/VGA_RED[0]_i_8/O
                         net (fo=1, routed)           0.264    14.279    d3/VGA_CONTROL/VGA_RED[0]_i_8_n_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I4_O)        0.124    14.403 r  d3/VGA_CONTROL/VGA_RED[0]_i_3/O
                         net (fo=6, routed)           0.209    14.612    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X45Y67         LUT6 (Prop_lut6_I1_O)        0.124    14.736 r  d3/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=3, routed)           0.465    15.201    d3/VGA_CONTROL/VGA_RED[3]_i_3_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.124    15.325 r  d3/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000    15.325    d3/VGA_GREEN0[1]
    SLICE_X47Y67         FDRE                                         r  d3/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.430    14.030    d3/CLK_VGA
    SLICE_X47Y67         FDRE                                         r  d3/VGA_GREEN_reg[1]/C
                         clock pessimism              0.272    14.302    
                         clock uncertainty           -0.072    14.230    
    SLICE_X47Y67         FDRE (Setup_fdre_C_D)        0.029    14.259    d3/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.259    
                         arrival time                         -15.325    
  -------------------------------------------------------------------
                         slack                                 -1.066    

Slack (VIOLATED) :        -0.920ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.106ns  (logic 3.302ns (32.672%)  route 6.804ns (67.328%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT5=2 LUT6=7 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.031 - 9.259 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.555     5.076    d3/VGA_CONTROL/clk_out1
    SLICE_X47Y56         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  d3/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=463, routed)         1.418     6.949    d1/Sample_Memory_reg_960_1023_0_2/ADDRB2
    SLICE_X42Y61         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     7.073 f  d1/Sample_Memory_reg_960_1023_0_2/RAMB/O
                         net (fo=1, routed)           1.106     8.180    d1/Sample_Memory_reg_960_1023_0_2_n_1
    SLICE_X47Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.304 f  d1/VGA_RED[0]_i_250/O
                         net (fo=1, routed)           0.000     8.304    d1/VGA_RED[0]_i_250_n_0
    SLICE_X47Y64         MUXF7 (Prop_muxf7_I1_O)      0.245     8.549 f  d1/VGA_RED_reg[0]_i_211/O
                         net (fo=1, routed)           0.633     9.181    d3/VGA_CONTROL/h_cntr_reg_reg[8]_2
    SLICE_X45Y63         LUT6 (Prop_lut6_I3_O)        0.298     9.479 f  d3/VGA_CONTROL/VGA_RED[0]_i_182/O
                         net (fo=3, routed)           0.287     9.766    d3/VGA_CONTROL/d1/VGA_Red_waveform6[1]
    SLICE_X45Y63         LUT2 (Prop_lut2_I0_O)        0.124     9.890 r  d3/VGA_CONTROL/VGA_RED[0]_i_167/O
                         net (fo=9, routed)           1.009    10.900    d3/VGA_CONTROL/VGA_RED[0]_i_167_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.024 r  d3/VGA_CONTROL/VGA_RED[0]_i_112/O
                         net (fo=1, routed)           0.000    11.024    d3/VGA_CONTROL/VGA_RED[0]_i_112_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.574 r  d3/VGA_CONTROL/VGA_RED_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.574    d3/VGA_CONTROL/VGA_RED_reg[0]_i_51_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.908 f  d3/VGA_CONTROL/VGA_RED_reg[0]_i_109/O[1]
                         net (fo=1, routed)           0.579    12.486    d3/VGA_CONTROL_n_78
    SLICE_X45Y66         LUT6 (Prop_lut6_I4_O)        0.303    12.789 r  d3/VGA_RED[0]_i_48/O
                         net (fo=1, routed)           0.574    13.364    d3/VGA_RED[0]_i_48_n_0
    SLICE_X44Y67         LUT5 (Prop_lut5_I0_O)        0.124    13.488 r  d3/VGA_RED[0]_i_17/O
                         net (fo=1, routed)           0.403    13.891    d3/VGA_CONTROL/v_cntr_reg_reg[7]_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I4_O)        0.124    14.015 r  d3/VGA_CONTROL/VGA_RED[0]_i_8/O
                         net (fo=1, routed)           0.264    14.279    d3/VGA_CONTROL/VGA_RED[0]_i_8_n_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I4_O)        0.124    14.403 r  d3/VGA_CONTROL/VGA_RED[0]_i_3/O
                         net (fo=6, routed)           0.209    14.612    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X45Y67         LUT6 (Prop_lut6_I1_O)        0.124    14.736 r  d3/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=3, routed)           0.322    15.058    d3/VGA_CONTROL/VGA_RED[3]_i_3_n_0
    SLICE_X47Y66         LUT5 (Prop_lut5_I4_O)        0.124    15.182 r  d3/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=1, routed)           0.000    15.182    d3/VGA_RED0[3]
    SLICE_X47Y66         FDRE                                         r  d3/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.431    14.031    d3/CLK_VGA
    SLICE_X47Y66         FDRE                                         r  d3/VGA_RED_reg[3]/C
                         clock pessimism              0.272    14.303    
                         clock uncertainty           -0.072    14.231    
    SLICE_X47Y66         FDRE (Setup_fdre_C_D)        0.031    14.262    d3/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         14.262    
                         arrival time                         -15.182    
  -------------------------------------------------------------------
                         slack                                 -0.920    

Slack (VIOLATED) :        -0.910ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.095ns  (logic 3.302ns (32.708%)  route 6.793ns (67.292%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT5=2 LUT6=7 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.030 - 9.259 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.555     5.076    d3/VGA_CONTROL/clk_out1
    SLICE_X47Y56         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  d3/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=463, routed)         1.418     6.949    d1/Sample_Memory_reg_960_1023_0_2/ADDRB2
    SLICE_X42Y61         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     7.073 f  d1/Sample_Memory_reg_960_1023_0_2/RAMB/O
                         net (fo=1, routed)           1.106     8.180    d1/Sample_Memory_reg_960_1023_0_2_n_1
    SLICE_X47Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.304 f  d1/VGA_RED[0]_i_250/O
                         net (fo=1, routed)           0.000     8.304    d1/VGA_RED[0]_i_250_n_0
    SLICE_X47Y64         MUXF7 (Prop_muxf7_I1_O)      0.245     8.549 f  d1/VGA_RED_reg[0]_i_211/O
                         net (fo=1, routed)           0.633     9.181    d3/VGA_CONTROL/h_cntr_reg_reg[8]_2
    SLICE_X45Y63         LUT6 (Prop_lut6_I3_O)        0.298     9.479 f  d3/VGA_CONTROL/VGA_RED[0]_i_182/O
                         net (fo=3, routed)           0.287     9.766    d3/VGA_CONTROL/d1/VGA_Red_waveform6[1]
    SLICE_X45Y63         LUT2 (Prop_lut2_I0_O)        0.124     9.890 r  d3/VGA_CONTROL/VGA_RED[0]_i_167/O
                         net (fo=9, routed)           1.009    10.900    d3/VGA_CONTROL/VGA_RED[0]_i_167_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.024 r  d3/VGA_CONTROL/VGA_RED[0]_i_112/O
                         net (fo=1, routed)           0.000    11.024    d3/VGA_CONTROL/VGA_RED[0]_i_112_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.574 r  d3/VGA_CONTROL/VGA_RED_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.574    d3/VGA_CONTROL/VGA_RED_reg[0]_i_51_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.908 f  d3/VGA_CONTROL/VGA_RED_reg[0]_i_109/O[1]
                         net (fo=1, routed)           0.579    12.486    d3/VGA_CONTROL_n_78
    SLICE_X45Y66         LUT6 (Prop_lut6_I4_O)        0.303    12.789 r  d3/VGA_RED[0]_i_48/O
                         net (fo=1, routed)           0.574    13.364    d3/VGA_RED[0]_i_48_n_0
    SLICE_X44Y67         LUT5 (Prop_lut5_I0_O)        0.124    13.488 r  d3/VGA_RED[0]_i_17/O
                         net (fo=1, routed)           0.403    13.891    d3/VGA_CONTROL/v_cntr_reg_reg[7]_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I4_O)        0.124    14.015 r  d3/VGA_CONTROL/VGA_RED[0]_i_8/O
                         net (fo=1, routed)           0.264    14.279    d3/VGA_CONTROL/VGA_RED[0]_i_8_n_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I4_O)        0.124    14.403 r  d3/VGA_CONTROL/VGA_RED[0]_i_3/O
                         net (fo=6, routed)           0.214    14.617    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X45Y67         LUT6 (Prop_lut6_I1_O)        0.124    14.741 r  d3/VGA_CONTROL/VGA_GREEN[0]_i_2/O
                         net (fo=3, routed)           0.306    15.047    d3/VGA_CONTROL/VGA_GREEN[0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.124    15.171 r  d3/VGA_CONTROL/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000    15.171    d3/VGA_BLUE0[1]
    SLICE_X47Y67         FDRE                                         r  d3/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.430    14.030    d3/CLK_VGA
    SLICE_X47Y67         FDRE                                         r  d3/VGA_BLUE_reg[1]/C
                         clock pessimism              0.272    14.302    
                         clock uncertainty           -0.072    14.230    
    SLICE_X47Y67         FDRE (Setup_fdre_C_D)        0.031    14.261    d3/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                         -15.171    
  -------------------------------------------------------------------
                         slack                                 -0.910    

Slack (VIOLATED) :        -0.899ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.085ns  (logic 3.302ns (32.741%)  route 6.783ns (67.259%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT5=2 LUT6=7 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.030 - 9.259 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.555     5.076    d3/VGA_CONTROL/clk_out1
    SLICE_X47Y56         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  d3/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=463, routed)         1.418     6.949    d1/Sample_Memory_reg_960_1023_0_2/ADDRB2
    SLICE_X42Y61         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     7.073 f  d1/Sample_Memory_reg_960_1023_0_2/RAMB/O
                         net (fo=1, routed)           1.106     8.180    d1/Sample_Memory_reg_960_1023_0_2_n_1
    SLICE_X47Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.304 f  d1/VGA_RED[0]_i_250/O
                         net (fo=1, routed)           0.000     8.304    d1/VGA_RED[0]_i_250_n_0
    SLICE_X47Y64         MUXF7 (Prop_muxf7_I1_O)      0.245     8.549 f  d1/VGA_RED_reg[0]_i_211/O
                         net (fo=1, routed)           0.633     9.181    d3/VGA_CONTROL/h_cntr_reg_reg[8]_2
    SLICE_X45Y63         LUT6 (Prop_lut6_I3_O)        0.298     9.479 f  d3/VGA_CONTROL/VGA_RED[0]_i_182/O
                         net (fo=3, routed)           0.287     9.766    d3/VGA_CONTROL/d1/VGA_Red_waveform6[1]
    SLICE_X45Y63         LUT2 (Prop_lut2_I0_O)        0.124     9.890 r  d3/VGA_CONTROL/VGA_RED[0]_i_167/O
                         net (fo=9, routed)           1.009    10.900    d3/VGA_CONTROL/VGA_RED[0]_i_167_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.024 r  d3/VGA_CONTROL/VGA_RED[0]_i_112/O
                         net (fo=1, routed)           0.000    11.024    d3/VGA_CONTROL/VGA_RED[0]_i_112_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.574 r  d3/VGA_CONTROL/VGA_RED_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.574    d3/VGA_CONTROL/VGA_RED_reg[0]_i_51_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.908 f  d3/VGA_CONTROL/VGA_RED_reg[0]_i_109/O[1]
                         net (fo=1, routed)           0.579    12.486    d3/VGA_CONTROL_n_78
    SLICE_X45Y66         LUT6 (Prop_lut6_I4_O)        0.303    12.789 r  d3/VGA_RED[0]_i_48/O
                         net (fo=1, routed)           0.574    13.364    d3/VGA_RED[0]_i_48_n_0
    SLICE_X44Y67         LUT5 (Prop_lut5_I0_O)        0.124    13.488 r  d3/VGA_RED[0]_i_17/O
                         net (fo=1, routed)           0.403    13.891    d3/VGA_CONTROL/v_cntr_reg_reg[7]_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I4_O)        0.124    14.015 r  d3/VGA_CONTROL/VGA_RED[0]_i_8/O
                         net (fo=1, routed)           0.264    14.279    d3/VGA_CONTROL/VGA_RED[0]_i_8_n_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I4_O)        0.124    14.403 r  d3/VGA_CONTROL/VGA_RED[0]_i_3/O
                         net (fo=6, routed)           0.209    14.612    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X45Y67         LUT6 (Prop_lut6_I1_O)        0.124    14.736 r  d3/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=3, routed)           0.301    15.037    d3/VGA_CONTROL/VGA_RED[3]_i_3_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.124    15.161 r  d3/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    15.161    d3/VGA_GREEN0[3]
    SLICE_X47Y67         FDRE                                         r  d3/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.430    14.030    d3/CLK_VGA
    SLICE_X47Y67         FDRE                                         r  d3/VGA_GREEN_reg[3]/C
                         clock pessimism              0.272    14.302    
                         clock uncertainty           -0.072    14.230    
    SLICE_X47Y67         FDRE (Setup_fdre_C_D)        0.032    14.262    d3/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.262    
                         arrival time                         -15.161    
  -------------------------------------------------------------------
                         slack                                 -0.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.160%)  route 0.290ns (63.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.555     1.438    d3/VGA_CONTROL/clk_out1
    SLICE_X38Y67         FDRE                                         r  d3/VGA_CONTROL/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  d3/VGA_CONTROL/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.290     1.892    d3/h_sync_reg
    SLICE_X34Y63         FDRE                                         r  d3/VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.823     1.951    d3/CLK_VGA
    SLICE_X34Y63         FDRE                                         r  d3/VGA_HS_reg/C
                         clock pessimism             -0.249     1.702    
    SLICE_X34Y63         FDRE (Hold_fdre_C_D)         0.090     1.792    d3/VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.341%)  route 0.198ns (54.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.559     1.442    d3/VGA_CONTROL/clk_out1
    SLICE_X34Y58         FDRE                                         r  d3/VGA_CONTROL/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  d3/VGA_CONTROL/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.198     1.804    d3/v_sync_reg
    SLICE_X34Y53         FDRE                                         r  d3/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.828     1.956    d3/CLK_VGA
    SLICE_X34Y53         FDRE                                         r  d3/VGA_VS_reg/C
                         clock pessimism             -0.497     1.459    
    SLICE_X34Y53         FDRE (Hold_fdre_C_D)         0.059     1.518    d3/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.252ns (61.255%)  route 0.159ns (38.745%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.554     1.437    d3/VGA_CONTROL/clk_out1
    SLICE_X40Y68         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  d3/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=37, routed)          0.159     1.738    d3/VGA_CONTROL/dist0[2]
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.849 r  d3/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.849    d3/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_5
    SLICE_X40Y68         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.822     1.949    d3/VGA_CONTROL/clk_out1
    SLICE_X40Y68         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[2]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X40Y68         FDRE (Hold_fdre_C_D)         0.105     1.542    d3/VGA_CONTROL/v_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.252ns (61.142%)  route 0.160ns (38.858%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.552     1.435    d3/VGA_CONTROL/clk_out1
    SLICE_X40Y70         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  d3/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=52, routed)          0.160     1.736    d3/VGA_CONTROL/dist0[10]
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.847 r  d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X40Y70         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.820     1.947    d3/VGA_CONTROL/clk_out1
    SLICE_X40Y70         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.512     1.435    
    SLICE_X40Y70         FDRE (Hold_fdre_C_D)         0.105     1.540    d3/VGA_CONTROL/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.252ns (59.197%)  route 0.174ns (40.803%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.553     1.436    d3/VGA_CONTROL/clk_out1
    SLICE_X40Y69         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  d3/VGA_CONTROL/v_cntr_reg_reg[6]/Q
                         net (fo=45, routed)          0.174     1.751    d3/VGA_CONTROL/dist0[6]
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.862 r  d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.862    d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_5
    SLICE_X40Y69         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.821     1.948    d3/VGA_CONTROL/clk_out1
    SLICE_X40Y69         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[6]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X40Y69         FDRE (Hold_fdre_C_D)         0.105     1.541    d3/VGA_CONTROL/v_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.285ns (64.133%)  route 0.159ns (35.867%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.554     1.437    d3/VGA_CONTROL/clk_out1
    SLICE_X40Y68         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  d3/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=37, routed)          0.159     1.738    d3/VGA_CONTROL/dist0[2]
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.882 r  d3/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.882    d3/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X40Y68         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.822     1.949    d3/VGA_CONTROL/clk_out1
    SLICE_X40Y68         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[3]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X40Y68         FDRE (Hold_fdre_C_D)         0.105     1.542    d3/VGA_CONTROL/v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.285ns (64.022%)  route 0.160ns (35.978%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.552     1.435    d3/VGA_CONTROL/clk_out1
    SLICE_X40Y70         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  d3/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=52, routed)          0.160     1.736    d3/VGA_CONTROL/dist0[10]
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.880 r  d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X40Y70         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.820     1.947    d3/VGA_CONTROL/clk_out1
    SLICE_X40Y70         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.512     1.435    
    SLICE_X40Y70         FDRE (Hold_fdre_C_D)         0.105     1.540    d3/VGA_CONTROL/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.285ns (62.133%)  route 0.174ns (37.867%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.553     1.436    d3/VGA_CONTROL/clk_out1
    SLICE_X40Y69         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  d3/VGA_CONTROL/v_cntr_reg_reg[6]/Q
                         net (fo=45, routed)          0.174     1.751    d3/VGA_CONTROL/dist0[6]
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.895 r  d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X40Y69         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.821     1.948    d3/VGA_CONTROL/clk_out1
    SLICE_X40Y69         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X40Y69         FDRE (Hold_fdre_C_D)         0.105     1.541    d3/VGA_CONTROL/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.251ns (53.390%)  route 0.219ns (46.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.552     1.435    d3/VGA_CONTROL/clk_out1
    SLICE_X40Y70         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  d3/VGA_CONTROL/v_cntr_reg_reg[9]/Q
                         net (fo=38, routed)          0.219     1.795    d3/VGA_CONTROL/dist0[9]
    SLICE_X40Y70         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.905 r  d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.905    d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_6
    SLICE_X40Y70         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.820     1.947    d3/VGA_CONTROL/clk_out1
    SLICE_X40Y70         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[9]/C
                         clock pessimism             -0.512     1.435    
    SLICE_X40Y70         FDRE (Hold_fdre_C_D)         0.105     1.540    d3/VGA_CONTROL/v_cntr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.251ns (53.052%)  route 0.222ns (46.949%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.554     1.437    d3/VGA_CONTROL/clk_out1
    SLICE_X40Y68         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  d3/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=45, routed)          0.222     1.800    d3/VGA_CONTROL/dist0[1]
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.910 r  d3/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.910    d3/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_6
    SLICE_X40Y68         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.822     1.949    d3/VGA_CONTROL/clk_out1
    SLICE_X40Y68         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[1]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X40Y68         FDRE (Hold_fdre_C_D)         0.105     1.542    d3/VGA_CONTROL/v_cntr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.368    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y22     d3/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y22     d3/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y23     d3/t3/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y23     d3/t3/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    d3/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X48Y68     d3/VGA_BLUE_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X47Y67     d3/VGA_BLUE_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X51Y68     d3/VGA_BLUE_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X48Y68     d3/VGA_BLUE_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X40Y68     d3/VGA_CONTROL/v_cntr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X40Y68     d3/VGA_CONTROL/v_cntr_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X40Y68     d3/VGA_CONTROL/v_cntr_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X40Y68     d3/VGA_CONTROL/v_cntr_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y68     d3/VGA_BLUE_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y67     d3/VGA_BLUE_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X51Y68     d3/VGA_BLUE_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y68     d3/VGA_BLUE_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y62     d3/VGA_CONTROL/h_cntr_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y62     d3/VGA_CONTROL/h_cntr_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y67     d3/VGA_BLUE_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y58     d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y60     d3/VGA_CONTROL/h_cntr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y60     d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X53Y64     d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y56     d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y56     d3/VGA_CONTROL/h_cntr_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y60     d3/VGA_CONTROL/h_cntr_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y61     d3/VGA_CONTROL/h_cntr_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y61     d3/VGA_CONTROL/h_cntr_reg_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    d3/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



