{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 10 13:17:57 2010 " "Info: Processing started: Mon May 10 13:17:57 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Frequency_Counter -c Frequency_Counter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Frequency_Counter -c Frequency_Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file frequency_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Frequency_Counter " "Info: Found entity 1: Frequency_Counter" {  } { { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Frequency_Counter " "Info: Elaborating entity \"Frequency_Counter\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt_EN Frequency_Control.v(21) " "Warning (10036): Verilog HDL or VHDL warning at Frequency_Control.v(21): object \"cnt_EN\" assigned a value but never read" {  } { { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "157 " "Info: Implemented 157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "142 " "Info: Implemented 142 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Peak virtual memory: 166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 10 13:18:01 2010 " "Info: Processing ended: Mon May 10 13:18:01 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 10 13:18:04 2010 " "Info: Processing started: Mon May 10 13:18:04 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Frequency_Counter -c Frequency_Counter " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Frequency_Counter -c Frequency_Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Frequency_Counter EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"Frequency_Counter\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLOCK_50 Global clock in PIN 12 " "Info: Automatically promoted signal \"CLOCK_50\" to use Global clock in PIN 12" {  } { { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 9 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Fx Global clock " "Info: Automatically promoted signal \"Fx\" to use Global clock" {  } { { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 12 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "Fx " "Info: Pin \"Fx\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Fx } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Fx" } } } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 12 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Fx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/" 0 { } { { 0 { 0 ""} 0 148 3016 4149 0}  }  } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "RST_n Global clock " "Info: Automatically promoted signal \"RST_n\" to use Global clock" {  } { { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 10 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "RST_n " "Info: Pin \"RST_n\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RST_n } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "RST_n" } } } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 10 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/" 0 { } { { 0 { 0 ""} 0 147 3016 4149 0}  }  } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.549 ns register register " "Info: Estimated most critical path is register to register delay of 5.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt_Fx\[1\] 1 REG LAB_X2_Y2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X2_Y2; Fanout = 4; REG Node = 'cnt_Fx\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt_Fx[1] } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.978 ns) 1.925 ns cnt_Fx\[1\]~11 2 COMB LAB_X2_Y2 2 " "Info: 2: + IC(0.947 ns) + CELL(0.978 ns) = 1.925 ns; Loc. = LAB_X2_Y2; Fanout = 2; COMB Node = 'cnt_Fx\[1\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { cnt_Fx[1] cnt_Fx[1]~11 } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.048 ns cnt_Fx\[2\]~19 3 COMB LAB_X2_Y2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 2.048 ns; Loc. = LAB_X2_Y2; Fanout = 2; COMB Node = 'cnt_Fx\[2\]~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { cnt_Fx[1]~11 cnt_Fx[2]~19 } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.171 ns cnt_Fx\[3\]~27 4 COMB LAB_X2_Y2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 2.171 ns; Loc. = LAB_X2_Y2; Fanout = 2; COMB Node = 'cnt_Fx\[3\]~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { cnt_Fx[2]~19 cnt_Fx[3]~27 } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.294 ns cnt_Fx\[4\]~35 5 COMB LAB_X2_Y2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 2.294 ns; Loc. = LAB_X2_Y2; Fanout = 2; COMB Node = 'cnt_Fx\[4\]~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { cnt_Fx[3]~27 cnt_Fx[4]~35 } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 2.693 ns cnt_Fx\[5\]~43 6 COMB LAB_X2_Y2 6 " "Info: 6: + IC(0.000 ns) + CELL(0.399 ns) = 2.693 ns; Loc. = LAB_X2_Y2; Fanout = 6; COMB Node = 'cnt_Fx\[5\]~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { cnt_Fx[4]~35 cnt_Fx[5]~43 } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 2.939 ns cnt_Fx\[10\]~15 7 COMB LAB_X3_Y2 6 " "Info: 7: + IC(0.000 ns) + CELL(0.246 ns) = 2.939 ns; Loc. = LAB_X3_Y2; Fanout = 6; COMB Node = 'cnt_Fx\[10\]~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { cnt_Fx[5]~43 cnt_Fx[10]~15 } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 3.185 ns cnt_Fx\[15\]~55 8 COMB LAB_X3_Y2 6 " "Info: 8: + IC(0.000 ns) + CELL(0.246 ns) = 3.185 ns; Loc. = LAB_X3_Y2; Fanout = 6; COMB Node = 'cnt_Fx\[15\]~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { cnt_Fx[10]~15 cnt_Fx[15]~55 } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 3.431 ns cnt_Fx\[20\]~37 9 COMB LAB_X4_Y2 6 " "Info: 9: + IC(0.000 ns) + CELL(0.246 ns) = 3.431 ns; Loc. = LAB_X4_Y2; Fanout = 6; COMB Node = 'cnt_Fx\[20\]~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { cnt_Fx[15]~55 cnt_Fx[20]~37 } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 3.677 ns cnt_Fx\[25\]~9 10 COMB LAB_X4_Y2 6 " "Info: 10: + IC(0.000 ns) + CELL(0.246 ns) = 3.677 ns; Loc. = LAB_X4_Y2; Fanout = 6; COMB Node = 'cnt_Fx\[25\]~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { cnt_Fx[20]~37 cnt_Fx[25]~9 } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 3.923 ns cnt_Fx\[30\]~49 11 COMB LAB_X5_Y2 1 " "Info: 11: + IC(0.000 ns) + CELL(0.246 ns) = 3.923 ns; Loc. = LAB_X5_Y2; Fanout = 1; COMB Node = 'cnt_Fx\[30\]~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { cnt_Fx[25]~9 cnt_Fx[30]~49 } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.626 ns) 5.549 ns cnt_Fx\[31\] 12 REG LAB_X5_Y2 2 " "Info: 12: + IC(0.000 ns) + CELL(1.626 ns) = 5.549 ns; Loc. = LAB_X5_Y2; Fanout = 2; REG Node = 'cnt_Fx\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { cnt_Fx[30]~49 cnt_Fx[31] } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.602 ns ( 82.93 % ) " "Info: Total cell delay = 4.602 ns ( 82.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.947 ns ( 17.07 % ) " "Info: Total interconnect delay = 0.947 ns ( 17.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.549 ns" { cnt_Fx[1] cnt_Fx[1]~11 cnt_Fx[2]~19 cnt_Fx[3]~27 cnt_Fx[4]~35 cnt_Fx[5]~43 cnt_Fx[10]~15 cnt_Fx[15]~55 cnt_Fx[20]~37 cnt_Fx[25]~9 cnt_Fx[30]~49 cnt_Fx[31] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Info: Average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 12% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Counter.fit.smsg " "Info: Generated suppressed messages file D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Counter.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 10 13:18:08 2010 " "Info: Processing ended: Mon May 10 13:18:08 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 10 13:18:11 2010 " "Info: Processing started: Mon May 10 13:18:11 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Frequency_Counter -c Frequency_Counter " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Frequency_Counter -c Frequency_Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "141 " "Info: Peak virtual memory: 141 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 10 13:18:13 2010 " "Info: Processing ended: Mon May 10 13:18:13 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 10 13:18:16 2010 " "Info: Processing started: Mon May 10 13:18:16 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Frequency_Counter -c Frequency_Counter " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Frequency_Counter -c Frequency_Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "Fx register cnt_Fx\[1\] register cnt_Fx\[30\] -1.163 ns " "Info: Slack time is -1.163 ns for clock \"Fx\" between source register \"cnt_Fx\[1\]\" and destination register \"cnt_Fx\[30\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "162.26 MHz 6.163 ns " "Info: Fmax is 162.26 MHz (period= 6.163 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.291 ns + Largest register register " "Info: + Largest register to register requirement is 4.291 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.000 ns + " "Info: + Setup relationship between source and destination is 5.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 5.000 ns " "Info: + Latch edge is 5.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination Fx 5.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"Fx\" is 5.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source Fx 5.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"Fx\" is 5.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Fx destination 6.665 ns + Shortest register " "Info: + Shortest clock path from clock \"Fx\" to destination register is 6.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Fx 1 CLK PIN_77 33 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_77; Fanout = 33; CLK Node = 'Fx'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Fx } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.615 ns) + CELL(0.918 ns) 6.665 ns cnt_Fx\[30\] 2 REG LC_X5_Y2_N4 3 " "Info: 2: + IC(4.615 ns) + CELL(0.918 ns) = 6.665 ns; Loc. = LC_X5_Y2_N4; Fanout = 3; REG Node = 'cnt_Fx\[30\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.533 ns" { Fx cnt_Fx[30] } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 30.76 % ) " "Info: Total cell delay = 2.050 ns ( 30.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.615 ns ( 69.24 % ) " "Info: Total interconnect delay = 4.615 ns ( 69.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.665 ns" { Fx cnt_Fx[30] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.665 ns" { Fx {} Fx~combout {} cnt_Fx[30] {} } { 0.000ns 0.000ns 4.615ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Fx source 6.665 ns - Longest register " "Info: - Longest clock path from clock \"Fx\" to source register is 6.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Fx 1 CLK PIN_77 33 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_77; Fanout = 33; CLK Node = 'Fx'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Fx } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.615 ns) + CELL(0.918 ns) 6.665 ns cnt_Fx\[1\] 2 REG LC_X2_Y2_N5 4 " "Info: 2: + IC(4.615 ns) + CELL(0.918 ns) = 6.665 ns; Loc. = LC_X2_Y2_N5; Fanout = 4; REG Node = 'cnt_Fx\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.533 ns" { Fx cnt_Fx[1] } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 30.76 % ) " "Info: Total cell delay = 2.050 ns ( 30.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.615 ns ( 69.24 % ) " "Info: Total interconnect delay = 4.615 ns ( 69.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.665 ns" { Fx cnt_Fx[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.665 ns" { Fx {} Fx~combout {} cnt_Fx[1] {} } { 0.000ns 0.000ns 4.615ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.665 ns" { Fx cnt_Fx[30] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.665 ns" { Fx {} Fx~combout {} cnt_Fx[30] {} } { 0.000ns 0.000ns 4.615ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.665 ns" { Fx cnt_Fx[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.665 ns" { Fx {} Fx~combout {} cnt_Fx[1] {} } { 0.000ns 0.000ns 4.615ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns - " "Info: - Micro setup delay of destination is 0.333 ns" {  } { { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.665 ns" { Fx cnt_Fx[30] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.665 ns" { Fx {} Fx~combout {} cnt_Fx[30] {} } { 0.000ns 0.000ns 4.615ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.665 ns" { Fx cnt_Fx[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.665 ns" { Fx {} Fx~combout {} cnt_Fx[1] {} } { 0.000ns 0.000ns 4.615ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.454 ns - Longest register register " "Info: - Longest register to register delay is 5.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt_Fx\[1\] 1 REG LC_X2_Y2_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y2_N5; Fanout = 4; REG Node = 'cnt_Fx\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt_Fx[1] } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.978 ns) 1.870 ns cnt_Fx\[1\]~11 2 COMB LC_X2_Y2_N5 2 " "Info: 2: + IC(0.892 ns) + CELL(0.978 ns) = 1.870 ns; Loc. = LC_X2_Y2_N5; Fanout = 2; COMB Node = 'cnt_Fx\[1\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { cnt_Fx[1] cnt_Fx[1]~11 } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 1.993 ns cnt_Fx\[2\]~19 3 COMB LC_X2_Y2_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 1.993 ns; Loc. = LC_X2_Y2_N6; Fanout = 2; COMB Node = 'cnt_Fx\[2\]~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { cnt_Fx[1]~11 cnt_Fx[2]~19 } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.116 ns cnt_Fx\[3\]~27 4 COMB LC_X2_Y2_N7 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 2.116 ns; Loc. = LC_X2_Y2_N7; Fanout = 2; COMB Node = 'cnt_Fx\[3\]~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { cnt_Fx[2]~19 cnt_Fx[3]~27 } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.239 ns cnt_Fx\[4\]~35 5 COMB LC_X2_Y2_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 2.239 ns; Loc. = LC_X2_Y2_N8; Fanout = 2; COMB Node = 'cnt_Fx\[4\]~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { cnt_Fx[3]~27 cnt_Fx[4]~35 } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 2.638 ns cnt_Fx\[5\]~43 6 COMB LC_X2_Y2_N9 6 " "Info: 6: + IC(0.000 ns) + CELL(0.399 ns) = 2.638 ns; Loc. = LC_X2_Y2_N9; Fanout = 6; COMB Node = 'cnt_Fx\[5\]~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { cnt_Fx[4]~35 cnt_Fx[5]~43 } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 2.884 ns cnt_Fx\[10\]~15 7 COMB LC_X3_Y2_N4 6 " "Info: 7: + IC(0.000 ns) + CELL(0.246 ns) = 2.884 ns; Loc. = LC_X3_Y2_N4; Fanout = 6; COMB Node = 'cnt_Fx\[10\]~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { cnt_Fx[5]~43 cnt_Fx[10]~15 } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 3.233 ns cnt_Fx\[15\]~55 8 COMB LC_X3_Y2_N9 6 " "Info: 8: + IC(0.000 ns) + CELL(0.349 ns) = 3.233 ns; Loc. = LC_X3_Y2_N9; Fanout = 6; COMB Node = 'cnt_Fx\[15\]~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { cnt_Fx[10]~15 cnt_Fx[15]~55 } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 3.479 ns cnt_Fx\[20\]~37 9 COMB LC_X4_Y2_N4 6 " "Info: 9: + IC(0.000 ns) + CELL(0.246 ns) = 3.479 ns; Loc. = LC_X4_Y2_N4; Fanout = 6; COMB Node = 'cnt_Fx\[20\]~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { cnt_Fx[15]~55 cnt_Fx[20]~37 } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 3.828 ns cnt_Fx\[25\]~9 10 COMB LC_X4_Y2_N9 6 " "Info: 10: + IC(0.000 ns) + CELL(0.349 ns) = 3.828 ns; Loc. = LC_X4_Y2_N9; Fanout = 6; COMB Node = 'cnt_Fx\[25\]~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { cnt_Fx[20]~37 cnt_Fx[25]~9 } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.626 ns) 5.454 ns cnt_Fx\[30\] 11 REG LC_X5_Y2_N4 3 " "Info: 11: + IC(0.000 ns) + CELL(1.626 ns) = 5.454 ns; Loc. = LC_X5_Y2_N4; Fanout = 3; REG Node = 'cnt_Fx\[30\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { cnt_Fx[25]~9 cnt_Fx[30] } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.562 ns ( 83.65 % ) " "Info: Total cell delay = 4.562 ns ( 83.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.892 ns ( 16.35 % ) " "Info: Total interconnect delay = 0.892 ns ( 16.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.454 ns" { cnt_Fx[1] cnt_Fx[1]~11 cnt_Fx[2]~19 cnt_Fx[3]~27 cnt_Fx[4]~35 cnt_Fx[5]~43 cnt_Fx[10]~15 cnt_Fx[15]~55 cnt_Fx[20]~37 cnt_Fx[25]~9 cnt_Fx[30] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.454 ns" { cnt_Fx[1] {} cnt_Fx[1]~11 {} cnt_Fx[2]~19 {} cnt_Fx[3]~27 {} cnt_Fx[4]~35 {} cnt_Fx[5]~43 {} cnt_Fx[10]~15 {} cnt_Fx[15]~55 {} cnt_Fx[20]~37 {} cnt_Fx[25]~9 {} cnt_Fx[30] {} } { 0.000ns 0.892ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.123ns 0.399ns 0.246ns 0.349ns 0.246ns 0.349ns 1.626ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.665 ns" { Fx cnt_Fx[30] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.665 ns" { Fx {} Fx~combout {} cnt_Fx[30] {} } { 0.000ns 0.000ns 4.615ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.665 ns" { Fx cnt_Fx[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.665 ns" { Fx {} Fx~combout {} cnt_Fx[1] {} } { 0.000ns 0.000ns 4.615ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.454 ns" { cnt_Fx[1] cnt_Fx[1]~11 cnt_Fx[2]~19 cnt_Fx[3]~27 cnt_Fx[4]~35 cnt_Fx[5]~43 cnt_Fx[10]~15 cnt_Fx[15]~55 cnt_Fx[20]~37 cnt_Fx[25]~9 cnt_Fx[30] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.454 ns" { cnt_Fx[1] {} cnt_Fx[1]~11 {} cnt_Fx[2]~19 {} cnt_Fx[3]~27 {} cnt_Fx[4]~35 {} cnt_Fx[5]~43 {} cnt_Fx[10]~15 {} cnt_Fx[15]~55 {} cnt_Fx[20]~37 {} cnt_Fx[25]~9 {} cnt_Fx[30] {} } { 0.000ns 0.892ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.123ns 0.399ns 0.246ns 0.349ns 0.246ns 0.349ns 1.626ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'Fx' 140 " "Warning: Can't achieve timing requirement Clock Setup: 'Fx' along 140 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register cnt_1s\[18\] register cnt_1s\[1\] 8.725 ns " "Info: Slack time is 8.725 ns for clock \"CLOCK_50\" between source register \"cnt_1s\[18\]\" and destination register \"cnt_1s\[1\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "88.69 MHz 11.275 ns " "Info: Fmax is 88.69 MHz (period= 11.275 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.291 ns + Largest register register " "Info: + Largest register to register requirement is 19.291 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 3.348 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLOCK_50 1 CLK PIN_12 61 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 61; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns cnt_1s\[1\] 2 REG LC_X4_Y4_N2 3 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X4_Y4_N2; Fanout = 3; REG Node = 'cnt_1s\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLOCK_50 cnt_1s[1] } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLOCK_50 cnt_1s[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLOCK_50 {} CLOCK_50~combout {} cnt_1s[1] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 3.348 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLOCK_50 1 CLK PIN_12 61 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 61; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns cnt_1s\[18\] 2 REG LC_X5_Y4_N9 4 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X5_Y4_N9; Fanout = 4; REG Node = 'cnt_1s\[18\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLOCK_50 cnt_1s[18] } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLOCK_50 cnt_1s[18] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLOCK_50 {} CLOCK_50~combout {} cnt_1s[18] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLOCK_50 cnt_1s[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLOCK_50 {} CLOCK_50~combout {} cnt_1s[1] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLOCK_50 cnt_1s[18] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLOCK_50 {} CLOCK_50~combout {} cnt_1s[18] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns - " "Info: - Micro setup delay of destination is 0.333 ns" {  } { { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 40 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLOCK_50 cnt_1s[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLOCK_50 {} CLOCK_50~combout {} cnt_1s[1] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLOCK_50 cnt_1s[18] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLOCK_50 {} CLOCK_50~combout {} cnt_1s[18] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.566 ns - Longest register register " "Info: - Longest register to register delay is 10.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt_1s\[18\] 1 REG LC_X5_Y4_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N9; Fanout = 4; REG Node = 'cnt_1s\[18\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt_1s[18] } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.975 ns) + CELL(0.914 ns) 2.889 ns LessThan0~0 2 COMB LC_X6_Y4_N9 1 " "Info: 2: + IC(1.975 ns) + CELL(0.914 ns) = 2.889 ns; Loc. = LC_X6_Y4_N9; Fanout = 1; COMB Node = 'LessThan0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.889 ns" { cnt_1s[18] LessThan0~0 } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.276 ns) + CELL(0.200 ns) 5.365 ns LessThan0~2 3 COMB LC_X6_Y3_N2 2 " "Info: 3: + IC(2.276 ns) + CELL(0.200 ns) = 5.365 ns; Loc. = LC_X6_Y3_N2; Fanout = 2; COMB Node = 'LessThan0~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { LessThan0~0 LessThan0~2 } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.511 ns) 7.062 ns LessThan0~7 4 COMB LC_X5_Y3_N5 28 " "Info: 4: + IC(1.186 ns) + CELL(0.511 ns) = 7.062 ns; Loc. = LC_X5_Y3_N5; Fanout = 28; COMB Node = 'LessThan0~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.697 ns" { LessThan0~2 LessThan0~7 } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.261 ns) + CELL(1.243 ns) 10.566 ns cnt_1s\[1\] 5 REG LC_X4_Y4_N2 3 " "Info: 5: + IC(2.261 ns) + CELL(1.243 ns) = 10.566 ns; Loc. = LC_X4_Y4_N2; Fanout = 3; REG Node = 'cnt_1s\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.504 ns" { LessThan0~7 cnt_1s[1] } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.868 ns ( 27.14 % ) " "Info: Total cell delay = 2.868 ns ( 27.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.698 ns ( 72.86 % ) " "Info: Total interconnect delay = 7.698 ns ( 72.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.566 ns" { cnt_1s[18] LessThan0~0 LessThan0~2 LessThan0~7 cnt_1s[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.566 ns" { cnt_1s[18] {} LessThan0~0 {} LessThan0~2 {} LessThan0~7 {} cnt_1s[1] {} } { 0.000ns 1.975ns 2.276ns 1.186ns 2.261ns } { 0.000ns 0.914ns 0.200ns 0.511ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLOCK_50 cnt_1s[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLOCK_50 {} CLOCK_50~combout {} cnt_1s[1] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLOCK_50 cnt_1s[18] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLOCK_50 {} CLOCK_50~combout {} cnt_1s[18] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.566 ns" { cnt_1s[18] LessThan0~0 LessThan0~2 LessThan0~7 cnt_1s[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.566 ns" { cnt_1s[18] {} LessThan0~0 {} LessThan0~2 {} LessThan0~7 {} cnt_1s[1] {} } { 0.000ns 1.975ns 2.276ns 1.186ns 2.261ns } { 0.000ns 0.914ns 0.200ns 0.511ns 1.243ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "Fx register cnt_Fx\[0\] register cnt_Fx\[0\] 1.682 ns " "Info: Minimum slack time is 1.682 ns for clock \"Fx\" between source register \"cnt_Fx\[0\]\" and destination register \"cnt_Fx\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.527 ns + Shortest register register " "Info: + Shortest register to register delay is 1.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt_Fx\[0\] 1 REG LC_X2_Y2_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y2_N1; Fanout = 5; REG Node = 'cnt_Fx\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt_Fx[0] } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.591 ns) 1.527 ns cnt_Fx\[0\] 2 REG LC_X2_Y2_N1 5 " "Info: 2: + IC(0.936 ns) + CELL(0.591 ns) = 1.527 ns; Loc. = LC_X2_Y2_N1; Fanout = 5; REG Node = 'cnt_Fx\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { cnt_Fx[0] cnt_Fx[0] } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 38.70 % ) " "Info: Total cell delay = 0.591 ns ( 38.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.936 ns ( 61.30 % ) " "Info: Total interconnect delay = 0.936 ns ( 61.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { cnt_Fx[0] cnt_Fx[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.527 ns" { cnt_Fx[0] {} cnt_Fx[0] {} } { 0.000ns 0.936ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.155 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.155 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination Fx 5.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"Fx\" is 5.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source Fx 5.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"Fx\" is 5.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Fx destination 6.665 ns + Longest register " "Info: + Longest clock path from clock \"Fx\" to destination register is 6.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Fx 1 CLK PIN_77 33 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_77; Fanout = 33; CLK Node = 'Fx'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Fx } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.615 ns) + CELL(0.918 ns) 6.665 ns cnt_Fx\[0\] 2 REG LC_X2_Y2_N1 5 " "Info: 2: + IC(4.615 ns) + CELL(0.918 ns) = 6.665 ns; Loc. = LC_X2_Y2_N1; Fanout = 5; REG Node = 'cnt_Fx\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.533 ns" { Fx cnt_Fx[0] } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 30.76 % ) " "Info: Total cell delay = 2.050 ns ( 30.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.615 ns ( 69.24 % ) " "Info: Total interconnect delay = 4.615 ns ( 69.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.665 ns" { Fx cnt_Fx[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.665 ns" { Fx {} Fx~combout {} cnt_Fx[0] {} } { 0.000ns 0.000ns 4.615ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Fx source 6.665 ns - Shortest register " "Info: - Shortest clock path from clock \"Fx\" to source register is 6.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Fx 1 CLK PIN_77 33 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_77; Fanout = 33; CLK Node = 'Fx'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Fx } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.615 ns) + CELL(0.918 ns) 6.665 ns cnt_Fx\[0\] 2 REG LC_X2_Y2_N1 5 " "Info: 2: + IC(4.615 ns) + CELL(0.918 ns) = 6.665 ns; Loc. = LC_X2_Y2_N1; Fanout = 5; REG Node = 'cnt_Fx\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.533 ns" { Fx cnt_Fx[0] } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 30.76 % ) " "Info: Total cell delay = 2.050 ns ( 30.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.615 ns ( 69.24 % ) " "Info: Total interconnect delay = 4.615 ns ( 69.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.665 ns" { Fx cnt_Fx[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.665 ns" { Fx {} Fx~combout {} cnt_Fx[0] {} } { 0.000ns 0.000ns 4.615ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.665 ns" { Fx cnt_Fx[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.665 ns" { Fx {} Fx~combout {} cnt_Fx[0] {} } { 0.000ns 0.000ns 4.615ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.665 ns" { Fx cnt_Fx[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.665 ns" { Fx {} Fx~combout {} cnt_Fx[0] {} } { 0.000ns 0.000ns 4.615ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { cnt_Fx[0] cnt_Fx[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.527 ns" { cnt_Fx[0] {} cnt_Fx[0] {} } { 0.000ns 0.936ns } { 0.000ns 0.591ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.665 ns" { Fx cnt_Fx[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.665 ns" { Fx {} Fx~combout {} cnt_Fx[0] {} } { 0.000ns 0.000ns 4.615ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register cnt_Fb\[0\] register cnt_Fb\[0\] 1.674 ns " "Info: Minimum slack time is 1.674 ns for clock \"CLOCK_50\" between source register \"cnt_Fb\[0\]\" and destination register \"cnt_Fb\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.519 ns + Shortest register register " "Info: + Shortest register to register delay is 1.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt_Fb\[0\] 1 REG LC_X2_Y1_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y1_N1; Fanout = 5; REG Node = 'cnt_Fb\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt_Fb[0] } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.591 ns) 1.519 ns cnt_Fb\[0\] 2 REG LC_X2_Y1_N1 5 " "Info: 2: + IC(0.928 ns) + CELL(0.591 ns) = 1.519 ns; Loc. = LC_X2_Y1_N1; Fanout = 5; REG Node = 'cnt_Fb\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { cnt_Fb[0] cnt_Fb[0] } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 38.91 % ) " "Info: Total cell delay = 0.591 ns ( 38.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.928 ns ( 61.09 % ) " "Info: Total interconnect delay = 0.928 ns ( 61.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { cnt_Fb[0] cnt_Fb[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.519 ns" { cnt_Fb[0] {} cnt_Fb[0] {} } { 0.000ns 0.928ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.155 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.155 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 3.348 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLOCK_50 1 CLK PIN_12 61 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 61; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns cnt_Fb\[0\] 2 REG LC_X2_Y1_N1 5 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y1_N1; Fanout = 5; REG Node = 'cnt_Fb\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLOCK_50 cnt_Fb[0] } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLOCK_50 cnt_Fb[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLOCK_50 {} CLOCK_50~combout {} cnt_Fb[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 3.348 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLOCK_50 1 CLK PIN_12 61 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 61; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns cnt_Fb\[0\] 2 REG LC_X2_Y1_N1 5 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y1_N1; Fanout = 5; REG Node = 'cnt_Fb\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLOCK_50 cnt_Fb[0] } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLOCK_50 cnt_Fb[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLOCK_50 {} CLOCK_50~combout {} cnt_Fb[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLOCK_50 cnt_Fb[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLOCK_50 {} CLOCK_50~combout {} cnt_Fb[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 86 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 86 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLOCK_50 cnt_Fb[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLOCK_50 {} CLOCK_50~combout {} cnt_Fb[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { cnt_Fb[0] cnt_Fb[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.519 ns" { cnt_Fb[0] {} cnt_Fb[0] {} } { 0.000ns 0.928ns } { 0.000ns 0.591ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLOCK_50 cnt_Fb[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLOCK_50 {} CLOCK_50~combout {} cnt_Fb[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Fx Freq_Data\[2\] cnt_Fx\[2\] 18.439 ns register " "Info: tco from clock \"Fx\" to destination pin \"Freq_Data\[2\]\" through register \"cnt_Fx\[2\]\" is 18.439 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Fx source 6.665 ns + Longest register " "Info: + Longest clock path from clock \"Fx\" to source register is 6.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Fx 1 CLK PIN_77 33 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_77; Fanout = 33; CLK Node = 'Fx'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Fx } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.615 ns) + CELL(0.918 ns) 6.665 ns cnt_Fx\[2\] 2 REG LC_X2_Y2_N6 4 " "Info: 2: + IC(4.615 ns) + CELL(0.918 ns) = 6.665 ns; Loc. = LC_X2_Y2_N6; Fanout = 4; REG Node = 'cnt_Fx\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.533 ns" { Fx cnt_Fx[2] } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 30.76 % ) " "Info: Total cell delay = 2.050 ns ( 30.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.615 ns ( 69.24 % ) " "Info: Total interconnect delay = 4.615 ns ( 69.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.665 ns" { Fx cnt_Fx[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.665 ns" { Fx {} Fx~combout {} cnt_Fx[2] {} } { 0.000ns 0.000ns 4.615ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.398 ns + Longest register pin " "Info: + Longest register to pin delay is 11.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt_Fx\[2\] 1 REG LC_X2_Y2_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y2_N6; Fanout = 4; REG Node = 'cnt_Fx\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt_Fx[2] } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.140 ns) + CELL(0.914 ns) 3.054 ns Mux5~2 2 COMB LC_X2_Y3_N1 1 " "Info: 2: + IC(2.140 ns) + CELL(0.914 ns) = 3.054 ns; Loc. = LC_X2_Y3_N1; Fanout = 1; COMB Node = 'Mux5~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.054 ns" { cnt_Fx[2] Mux5~2 } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.701 ns) + CELL(0.740 ns) 5.495 ns Mux5~3 3 COMB LC_X4_Y3_N7 1 " "Info: 3: + IC(1.701 ns) + CELL(0.740 ns) = 5.495 ns; Loc. = LC_X4_Y3_N7; Fanout = 1; COMB Node = 'Mux5~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.441 ns" { Mux5~2 Mux5~3 } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.511 ns) 6.775 ns Mux5~4 4 COMB LC_X4_Y3_N4 1 " "Info: 4: + IC(0.769 ns) + CELL(0.511 ns) = 6.775 ns; Loc. = LC_X4_Y3_N4; Fanout = 1; COMB Node = 'Mux5~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { Mux5~3 Mux5~4 } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.301 ns) + CELL(2.322 ns) 11.398 ns Freq_Data\[2\] 5 PIN PIN_3 0 " "Info: 5: + IC(2.301 ns) + CELL(2.322 ns) = 11.398 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'Freq_Data\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.623 ns" { Mux5~4 Freq_Data[2] } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.487 ns ( 39.37 % ) " "Info: Total cell delay = 4.487 ns ( 39.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.911 ns ( 60.63 % ) " "Info: Total interconnect delay = 6.911 ns ( 60.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.398 ns" { cnt_Fx[2] Mux5~2 Mux5~3 Mux5~4 Freq_Data[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.398 ns" { cnt_Fx[2] {} Mux5~2 {} Mux5~3 {} Mux5~4 {} Freq_Data[2] {} } { 0.000ns 2.140ns 1.701ns 0.769ns 2.301ns } { 0.000ns 0.914ns 0.740ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.665 ns" { Fx cnt_Fx[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.665 ns" { Fx {} Fx~combout {} cnt_Fx[2] {} } { 0.000ns 0.000ns 4.615ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.398 ns" { cnt_Fx[2] Mux5~2 Mux5~3 Mux5~4 Freq_Data[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.398 ns" { cnt_Fx[2] {} Mux5~2 {} Mux5~3 {} Mux5~4 {} Freq_Data[2] {} } { 0.000ns 2.140ns 1.701ns 0.769ns 2.301ns } { 0.000ns 0.914ns 0.740ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Cnt_Sel Freq_Data\[3\] 18.043 ns Longest " "Info: Longest tpd from source pin \"Cnt_Sel\" to destination pin \"Freq_Data\[3\]\" is 18.043 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Cnt_Sel 1 PIN PIN_33 24 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_33; Fanout = 24; PIN Node = 'Cnt_Sel'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cnt_Sel } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.945 ns) + CELL(0.740 ns) 6.817 ns Mux4~0 2 COMB LC_X5_Y1_N9 1 " "Info: 2: + IC(4.945 ns) + CELL(0.740 ns) = 6.817 ns; Loc. = LC_X5_Y1_N9; Fanout = 1; COMB Node = 'Mux4~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.685 ns" { Cnt_Sel Mux4~0 } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.555 ns) + CELL(0.914 ns) 10.286 ns Mux4~1 3 COMB LC_X5_Y2_N7 1 " "Info: 3: + IC(2.555 ns) + CELL(0.914 ns) = 10.286 ns; Loc. = LC_X5_Y2_N7; Fanout = 1; COMB Node = 'Mux4~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.469 ns" { Mux4~0 Mux4~1 } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.425 ns) + CELL(0.740 ns) 13.451 ns Mux4~4 4 COMB LC_X3_Y3_N4 1 " "Info: 4: + IC(2.425 ns) + CELL(0.740 ns) = 13.451 ns; Loc. = LC_X3_Y3_N4; Fanout = 1; COMB Node = 'Mux4~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.165 ns" { Mux4~1 Mux4~4 } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.270 ns) + CELL(2.322 ns) 18.043 ns Freq_Data\[3\] 5 PIN PIN_4 0 " "Info: 5: + IC(2.270 ns) + CELL(2.322 ns) = 18.043 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'Freq_Data\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.592 ns" { Mux4~4 Freq_Data[3] } "NODE_NAME" } } { "Frequency_Control.v" "" { Text "D:/V_Projects/EP2C8Q208C8N/Frequency_Design/EPM240_Frequency_Counter/Frequency_Control.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.848 ns ( 32.41 % ) " "Info: Total cell delay = 5.848 ns ( 32.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.195 ns ( 67.59 % ) " "Info: Total interconnect delay = 12.195 ns ( 67.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.043 ns" { Cnt_Sel Mux4~0 Mux4~1 Mux4~4 Freq_Data[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.043 ns" { Cnt_Sel {} Cnt_Sel~combout {} Mux4~0 {} Mux4~1 {} Mux4~4 {} Freq_Data[3] {} } { 0.000ns 0.000ns 4.945ns 2.555ns 2.425ns 2.270ns } { 0.000ns 1.132ns 0.740ns 0.914ns 0.740ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "126 " "Info: Peak virtual memory: 126 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 10 13:18:18 2010 " "Info: Processing ended: Mon May 10 13:18:18 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 3 s " "Info: Quartus II Full Compilation was successful. 0 errors, 3 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
