{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575447037489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575447037502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 00:10:37 2019 " "Processing started: Wed Dec 04 00:10:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575447037502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447037502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vending_machine -c vending_machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off vending_machine -c vending_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447037502 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575447038570 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575447038570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vending_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file vending_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 vending_machine " "Found entity 1: vending_machine" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575447056600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447056600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/seven_segment.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575447056608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447056608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binary2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2bcd " "Found entity 1: binary2bcd" {  } { { "binary2bcd.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/binary2bcd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575447056616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447056616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/debounce.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575447056624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447056624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce4bit " "Found entity 1: debounce4bit" {  } { { "debounce4bit.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/debounce4bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575447056628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447056628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575447056636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447056636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad " "Found entity 1: keypad" {  } { { "keypad.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/keypad.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575447056644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447056644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/fsm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575447056652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447056652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_count.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_count " "Found entity 1: keypad_count" {  } { { "keypad_count.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/keypad_count.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575447056660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447056660 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "shift_col packed keypad.v(11) " "Verilog HDL Port Declaration warning at keypad.v(11): data type declaration for \"shift_col\" declares packed dimensions but the port declaration declaration does not" {  } { { "keypad.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/keypad.v" 11 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1575447056660 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "shift_col keypad.v(8) " "HDL info at keypad.v(8): see declaration for object \"shift_col\"" {  } { { "keypad.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/keypad.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575447056660 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "count packed counter.v(9) " "Verilog HDL Port Declaration warning at counter.v(9): data type declaration for \"count\" declares packed dimensions but the port declaration declaration does not" {  } { { "counter.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/counter.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1575447056660 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "count counter.v(7) " "HDL info at counter.v(7): see declaration for object \"count\"" {  } { { "counter.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/counter.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575447056664 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "h packed binary2bcd.v(9) " "Verilog HDL Port Declaration warning at binary2bcd.v(9): data type declaration for \"h\" declares packed dimensions but the port declaration declaration does not" {  } { { "binary2bcd.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/binary2bcd.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1575447056664 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "h binary2bcd.v(7) " "HDL info at binary2bcd.v(7): see declaration for object \"h\"" {  } { { "binary2bcd.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/binary2bcd.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575447056664 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t packed binary2bcd.v(9) " "Verilog HDL Port Declaration warning at binary2bcd.v(9): data type declaration for \"t\" declares packed dimensions but the port declaration declaration does not" {  } { { "binary2bcd.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/binary2bcd.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1575447056664 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t binary2bcd.v(7) " "HDL info at binary2bcd.v(7): see declaration for object \"t\"" {  } { { "binary2bcd.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/binary2bcd.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575447056664 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "o packed binary2bcd.v(9) " "Verilog HDL Port Declaration warning at binary2bcd.v(9): data type declaration for \"o\" declares packed dimensions but the port declaration declaration does not" {  } { { "binary2bcd.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/binary2bcd.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1575447056664 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "o binary2bcd.v(7) " "HDL info at binary2bcd.v(7): see declaration for object \"o\"" {  } { { "binary2bcd.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/binary2bcd.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575447056664 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "display packed seven_segment.v(8) " "Verilog HDL Port Declaration warning at seven_segment.v(8): data type declaration for \"display\" declares packed dimensions but the port declaration declaration does not" {  } { { "seven_segment.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/seven_segment.v" 8 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1575447056664 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "display seven_segment.v(6) " "HDL info at seven_segment.v(6): see declaration for object \"display\"" {  } { { "seven_segment.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/seven_segment.v" 6 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575447056664 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vending_machine " "Elaborating entity \"vending_machine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575447056983 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "product_taken vending_machine.v(50) " "Verilog HDL or VHDL warning at vending_machine.v(50): object \"product_taken\" assigned a value but never read" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575447056983 "|vending_machine"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "entered_amount_2 vending_machine.v(52) " "Verilog HDL or VHDL warning at vending_machine.v(52): object \"entered_amount_2\" assigned a value but never read" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575447056983 "|vending_machine"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "entered_amount_5 vending_machine.v(53) " "Verilog HDL or VHDL warning at vending_machine.v(53): object \"entered_amount_5\" assigned a value but never read" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575447056983 "|vending_machine"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "entered_amount_10 vending_machine.v(54) " "Verilog HDL or VHDL warning at vending_machine.v(54): object \"entered_amount_10\" assigned a value but never read" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575447056983 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vending_machine.v(125) " "Verilog HDL Case Statement warning at vending_machine.v(125): incomplete case statement has no default case item" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 125 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1575447056987 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "view_price vending_machine.v(88) " "Verilog HDL Always Construct warning at vending_machine.v(88): inferring latch(es) for variable \"view_price\", which holds its previous value in one or more paths through the always construct" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575447056991 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "view_quantity vending_machine.v(88) " "Verilog HDL Always Construct warning at vending_machine.v(88): inferring latch(es) for variable \"view_quantity\", which holds its previous value in one or more paths through the always construct" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575447056995 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "view_price_q vending_machine.v(88) " "Verilog HDL Always Construct warning at vending_machine.v(88): inferring latch(es) for variable \"view_price_q\", which holds its previous value in one or more paths through the always construct" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575447056995 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "entered_amount vending_machine.v(88) " "Verilog HDL Always Construct warning at vending_machine.v(88): inferring latch(es) for variable \"entered_amount\", which holds its previous value in one or more paths through the always construct" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575447056995 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "product_select vending_machine.v(88) " "Verilog HDL Always Construct warning at vending_machine.v(88): inferring latch(es) for variable \"product_select\", which holds its previous value in one or more paths through the always construct" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575447056995 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display_this vending_machine.v(88) " "Verilog HDL Always Construct warning at vending_machine.v(88): inferring latch(es) for variable \"display_this\", which holds its previous value in one or more paths through the always construct" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575447056995 "|vending_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nstate vending_machine.v(88) " "Verilog HDL Always Construct warning at vending_machine.v(88): inferring latch(es) for variable \"nstate\", which holds its previous value in one or more paths through the always construct" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575447056995 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s6 vending_machine.v(88) " "Inferred latch for \"nstate.s6\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447056999 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s5 vending_machine.v(88) " "Inferred latch for \"nstate.s5\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447056999 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s4 vending_machine.v(88) " "Inferred latch for \"nstate.s4\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447056999 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s3 vending_machine.v(88) " "Inferred latch for \"nstate.s3\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447056999 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s2 vending_machine.v(88) " "Inferred latch for \"nstate.s2\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447056999 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s1 vending_machine.v(88) " "Inferred latch for \"nstate.s1\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447056999 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.s0 vending_machine.v(88) " "Inferred latch for \"nstate.s0\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447056999 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_this\[0\] vending_machine.v(88) " "Inferred latch for \"display_this\[0\]\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447056999 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_this\[1\] vending_machine.v(88) " "Inferred latch for \"display_this\[1\]\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447056999 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_this\[2\] vending_machine.v(88) " "Inferred latch for \"display_this\[2\]\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447056999 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_this\[3\] vending_machine.v(88) " "Inferred latch for \"display_this\[3\]\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447056999 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_this\[4\] vending_machine.v(88) " "Inferred latch for \"display_this\[4\]\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447056999 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_this\[5\] vending_machine.v(88) " "Inferred latch for \"display_this\[5\]\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447056999 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_this\[6\] vending_machine.v(88) " "Inferred latch for \"display_this\[6\]\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447056999 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_this\[7\] vending_machine.v(88) " "Inferred latch for \"display_this\[7\]\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447056999 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entered_amount\[0\] vending_machine.v(88) " "Inferred latch for \"entered_amount\[0\]\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447056999 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entered_amount\[1\] vending_machine.v(88) " "Inferred latch for \"entered_amount\[1\]\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447056999 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entered_amount\[2\] vending_machine.v(88) " "Inferred latch for \"entered_amount\[2\]\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447057003 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entered_amount\[3\] vending_machine.v(88) " "Inferred latch for \"entered_amount\[3\]\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447057003 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entered_amount\[4\] vending_machine.v(88) " "Inferred latch for \"entered_amount\[4\]\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447057003 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entered_amount\[5\] vending_machine.v(88) " "Inferred latch for \"entered_amount\[5\]\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447057003 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entered_amount\[6\] vending_machine.v(88) " "Inferred latch for \"entered_amount\[6\]\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447057003 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entered_amount\[7\] vending_machine.v(88) " "Inferred latch for \"entered_amount\[7\]\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447057003 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_quantity\[0\] vending_machine.v(88) " "Inferred latch for \"view_quantity\[0\]\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447057003 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_quantity\[1\] vending_machine.v(88) " "Inferred latch for \"view_quantity\[1\]\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447057003 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_quantity\[2\] vending_machine.v(88) " "Inferred latch for \"view_quantity\[2\]\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447057003 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_quantity\[3\] vending_machine.v(88) " "Inferred latch for \"view_quantity\[3\]\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447057003 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_quantity\[4\] vending_machine.v(88) " "Inferred latch for \"view_quantity\[4\]\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447057003 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_quantity\[5\] vending_machine.v(88) " "Inferred latch for \"view_quantity\[5\]\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447057003 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_quantity\[6\] vending_machine.v(88) " "Inferred latch for \"view_quantity\[6\]\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447057003 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_quantity\[7\] vending_machine.v(88) " "Inferred latch for \"view_quantity\[7\]\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447057003 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_price\[0\] vending_machine.v(88) " "Inferred latch for \"view_price\[0\]\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447057003 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_price\[1\] vending_machine.v(88) " "Inferred latch for \"view_price\[1\]\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447057003 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_price\[2\] vending_machine.v(88) " "Inferred latch for \"view_price\[2\]\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447057003 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_price\[3\] vending_machine.v(88) " "Inferred latch for \"view_price\[3\]\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447057003 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_price\[4\] vending_machine.v(88) " "Inferred latch for \"view_price\[4\]\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447057003 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_price\[5\] vending_machine.v(88) " "Inferred latch for \"view_price\[5\]\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447057003 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_price\[6\] vending_machine.v(88) " "Inferred latch for \"view_price\[6\]\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447057003 "|vending_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "view_price\[7\] vending_machine.v(88) " "Inferred latch for \"view_price\[7\]\" at vending_machine.v(88)" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447057003 "|vending_machine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad keypad:key " "Elaborating entity \"keypad\" for hierarchy \"keypad:key\"" {  } { { "vending_machine.v" "key" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575447057080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce4bit debounce4bit:bits " "Elaborating entity \"debounce4bit\" for hierarchy \"debounce4bit:bits\"" {  } { { "vending_machine.v" "bits" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575447057088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce4bit:bits\|debounce:bit0 " "Elaborating entity \"debounce\" for hierarchy \"debounce4bit:bits\|debounce:bit0\"" {  } { { "debounce4bit.v" "bit0" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/debounce4bit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575447057088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_count keypad_count:keycount " "Elaborating entity \"keypad_count\" for hierarchy \"keypad_count:keycount\"" {  } { { "vending_machine.v" "keycount" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575447057100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:sum " "Elaborating entity \"counter\" for hierarchy \"counter:sum\"" {  } { { "vending_machine.v" "sum" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575447057107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2bcd binary2bcd:B2D1 " "Elaborating entity \"binary2bcd\" for hierarchy \"binary2bcd:B2D1\"" {  } { { "vending_machine.v" "B2D1" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575447057111 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary2bcd.v(19) " "Verilog HDL assignment warning at binary2bcd.v(19): truncated value with size 32 to match size of target (4)" {  } { { "binary2bcd.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/binary2bcd.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575447057115 "|vending_machine|binary2bcd:B2D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment seven_segment:segment0 " "Elaborating entity \"seven_segment\" for hierarchy \"seven_segment:segment0\"" {  } { { "vending_machine.v" "segment0" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575447057115 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1575447058124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_this\[0\] " "Latch display_this\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce4bit:bits\|debounce:bit0\|debounced " "Ports D and ENA on the latch are fed by the same signal debounce4bit:bits\|debounce:bit0\|debounced" {  } { { "debounce.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/debounce.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058168 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_this\[1\] " "Latch display_this\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce4bit:bits\|debounce:bit2\|debounced " "Ports D and ENA on the latch are fed by the same signal debounce4bit:bits\|debounce:bit2\|debounced" {  } { { "debounce.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/debounce.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058168 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_this\[2\] " "Latch display_this\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce4bit:bits\|debounce:bit2\|debounced " "Ports D and ENA on the latch are fed by the same signal debounce4bit:bits\|debounce:bit2\|debounced" {  } { { "debounce.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/debounce.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058168 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_this\[3\] " "Latch display_this\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce4bit:bits\|debounce:bit2\|debounced " "Ports D and ENA on the latch are fed by the same signal debounce4bit:bits\|debounce:bit2\|debounced" {  } { { "debounce.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/debounce.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058168 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_this\[4\] " "Latch display_this\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s6 " "Ports D and ENA on the latch are fed by the same signal state.s6" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058168 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_this\[5\] " "Latch display_this\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce4bit:bits\|debounce:bit2\|debounced " "Ports D and ENA on the latch are fed by the same signal debounce4bit:bits\|debounce:bit2\|debounced" {  } { { "debounce.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/debounce.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058168 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_this\[7\] " "Latch display_this\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s6 " "Ports D and ENA on the latch are fed by the same signal state.s6" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058172 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058172 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_this\[6\] " "Latch display_this\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce4bit:bits\|debounce:bit2\|debounced " "Ports D and ENA on the latch are fed by the same signal debounce4bit:bits\|debounce:bit2\|debounced" {  } { { "debounce.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/debounce.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058180 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_price\[0\] " "Latch view_price\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce4bit:bits\|debounce:bit1\|debounced " "Ports D and ENA on the latch are fed by the same signal debounce4bit:bits\|debounce:bit1\|debounced" {  } { { "debounce.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/debounce.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058204 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_quantity\[0\] " "Latch view_quantity\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s3 " "Ports D and ENA on the latch are fed by the same signal state.s3" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058204 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "entered_amount\[0\] " "Latch entered_amount\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce4bit:bits\|debounce:bit0\|debounced " "Ports D and ENA on the latch are fed by the same signal debounce4bit:bits\|debounce:bit0\|debounced" {  } { { "debounce.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/debounce.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058220 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_price\[1\] " "Latch view_price\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce4bit:bits\|debounce:bit0\|debounced " "Ports D and ENA on the latch are fed by the same signal debounce4bit:bits\|debounce:bit0\|debounced" {  } { { "debounce.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/debounce.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058228 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_quantity\[1\] " "Latch view_quantity\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s3 " "Ports D and ENA on the latch are fed by the same signal state.s3" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058244 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "entered_amount\[1\] " "Latch entered_amount\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s5 " "Ports D and ENA on the latch are fed by the same signal state.s5" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058244 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_price\[2\] " "Latch view_price\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s1 " "Ports D and ENA on the latch are fed by the same signal state.s1" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058252 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_quantity\[2\] " "Latch view_quantity\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s3 " "Ports D and ENA on the latch are fed by the same signal state.s3" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058268 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "entered_amount\[2\] " "Latch entered_amount\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s5 " "Ports D and ENA on the latch are fed by the same signal state.s5" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058268 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_price\[3\] " "Latch view_price\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce4bit:bits\|debounce:bit2\|debounced " "Ports D and ENA on the latch are fed by the same signal debounce4bit:bits\|debounce:bit2\|debounced" {  } { { "debounce.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/debounce.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058268 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_quantity\[3\] " "Latch view_quantity\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s3 " "Ports D and ENA on the latch are fed by the same signal state.s3" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058272 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "entered_amount\[3\] " "Latch entered_amount\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s5 " "Ports D and ENA on the latch are fed by the same signal state.s5" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058276 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_quantity\[4\] " "Latch view_quantity\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s3 " "Ports D and ENA on the latch are fed by the same signal state.s3" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058276 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "entered_amount\[4\] " "Latch entered_amount\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s5 " "Ports D and ENA on the latch are fed by the same signal state.s5" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058280 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_quantity\[5\] " "Latch view_quantity\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s3 " "Ports D and ENA on the latch are fed by the same signal state.s3" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058288 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "entered_amount\[5\] " "Latch entered_amount\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s5 " "Ports D and ENA on the latch are fed by the same signal state.s5" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058288 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_quantity\[7\] " "Latch view_quantity\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s3 " "Ports D and ENA on the latch are fed by the same signal state.s3" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058288 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "entered_amount\[7\] " "Latch entered_amount\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s5 " "Ports D and ENA on the latch are fed by the same signal state.s5" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058292 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "entered_amount\[6\] " "Latch entered_amount\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s5 " "Ports D and ENA on the latch are fed by the same signal state.s5" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058296 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "view_quantity\[6\] " "Latch view_quantity\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s3 " "Ports D and ENA on the latch are fed by the same signal state.s3" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058296 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nstate.s2_601 " "Latch nstate.s2_601 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce4bit:bits\|debounce:bit0\|debounced " "Ports D and ENA on the latch are fed by the same signal debounce4bit:bits\|debounce:bit0\|debounced" {  } { { "debounce.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/debounce.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058300 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nstate.s3_591 " "Latch nstate.s3_591 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s3 " "Ports D and ENA on the latch are fed by the same signal state.s3" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058300 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nstate.s6_561 " "Latch nstate.s6_561 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce4bit:bits\|debounce:bit0\|debounced " "Ports D and ENA on the latch are fed by the same signal debounce4bit:bits\|debounce:bit0\|debounced" {  } { { "debounce.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/debounce.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058300 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nstate.s4_581 " "Latch nstate.s4_581 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s3 " "Ports D and ENA on the latch are fed by the same signal state.s3" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058300 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nstate.s5_571 " "Latch nstate.s5_571 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce4bit:bits\|debounce:bit0\|debounced " "Ports D and ENA on the latch are fed by the same signal debounce4bit:bits\|debounce:bit0\|debounced" {  } { { "debounce.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/debounce.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058300 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nstate.s1_611 " "Latch nstate.s1_611 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce4bit:bits\|debounce:bit0\|debounced " "Ports D and ENA on the latch are fed by the same signal debounce4bit:bits\|debounce:bit0\|debounced" {  } { { "debounce.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/debounce.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058300 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nstate.s0_621 " "Latch nstate.s0_621 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s3 " "Ports D and ENA on the latch are fed by the same signal state.s3" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575447058304 ""}  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575447058304 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "D2\[1\] GND " "Pin \"D2\[1\]\" is stuck at GND" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575447059475 "|vending_machine|D2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D3\[0\] GND " "Pin \"D3\[0\]\" is stuck at GND" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575447059475 "|vending_machine|D3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D3\[1\] GND " "Pin \"D3\[1\]\" is stuck at GND" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575447059475 "|vending_machine|D3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D3\[2\] GND " "Pin \"D3\[2\]\" is stuck at GND" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575447059475 "|vending_machine|D3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D3\[3\] GND " "Pin \"D3\[3\]\" is stuck at GND" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575447059475 "|vending_machine|D3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D3\[4\] GND " "Pin \"D3\[4\]\" is stuck at GND" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575447059475 "|vending_machine|D3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D3\[5\] GND " "Pin \"D3\[5\]\" is stuck at GND" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575447059475 "|vending_machine|D3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D3\[6\] VCC " "Pin \"D3\[6\]\" is stuck at VCC" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575447059475 "|vending_machine|D3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D4\[0\] GND " "Pin \"D4\[0\]\" is stuck at GND" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575447059475 "|vending_machine|D4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D4\[1\] GND " "Pin \"D4\[1\]\" is stuck at GND" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575447059475 "|vending_machine|D4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D4\[2\] GND " "Pin \"D4\[2\]\" is stuck at GND" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575447059475 "|vending_machine|D4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D4\[3\] GND " "Pin \"D4\[3\]\" is stuck at GND" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575447059475 "|vending_machine|D4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D4\[4\] GND " "Pin \"D4\[4\]\" is stuck at GND" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575447059475 "|vending_machine|D4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D4\[5\] GND " "Pin \"D4\[5\]\" is stuck at GND" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575447059475 "|vending_machine|D4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D4\[6\] VCC " "Pin \"D4\[6\]\" is stuck at VCC" {  } { { "vending_machine.v" "" { Text "C:/Users/Psichico/Desktop/Vending_Machine_FPGA/Quartus/vending_machine.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575447059475 "|vending_machine|D4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575447059475 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575447059606 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575447060455 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575447060856 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575447060856 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "317 " "Implemented 317 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575447061056 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575447061056 ""} { "Info" "ICUT_CUT_TM_LCELLS" "265 " "Implemented 265 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575447061056 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575447061056 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575447061139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 00:11:01 2019 " "Processing ended: Wed Dec 04 00:11:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575447061139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575447061139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575447061139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575447061139 ""}
