// Seed: 3708930852
macromodule module_0 (
    output tri id_0,
    input wire id_1,
    output uwire id_2,
    input uwire id_3,
    output wire id_4,
    output wor id_5,
    input uwire id_6,
    output wor id_7,
    output supply0 id_8
);
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd10
) (
    input tri1 _id_0,
    output logic id_1,
    input supply1 id_2,
    output tri id_3
);
  uwire id_5;
  assign id_5 = 1;
  assign id_3 = -1;
  parameter time id_6 = 1;
  always id_1 = @(id_6[id_0 : id_0]) id_6;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3
  );
endmodule
