<stg><name>nondf_kernel_cov_x0</name>


<trans_list>

<trans id="359" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="71" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="71" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="72" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="72" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="74" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="75" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="75" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="76" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="76" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="78" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="79" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="79" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="80" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="80" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="83" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="84" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="84" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="85" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="85" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="86" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="86" to="94">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="93" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="99" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="100" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="101" to="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="101" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="103" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %xout_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %xout

]]></Node>
<StgValue><ssdm name="xout_read"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="118" op_0_bw="64">
<![CDATA[
:2 %mean_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="mean_V"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="128" op_0_bw="64">
<![CDATA[
:3 %data_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="119" op_0_bw="64">
<![CDATA[
:4 %cov_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="cov_V"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %xout_read, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="58">
<![CDATA[
:6 %sext_ln24 = sext i58 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln24"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:7 %gmem_A_addr = getelementptr i512 %gmem_A, i64 %sext_ln24

]]></Node>
<StgValue><ssdm name="gmem_A_addr"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="70" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="112" st_id="2" stage="69" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="113" st_id="3" stage="68" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="114" st_id="4" stage="67" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="115" st_id="5" stage="66" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="116" st_id="6" stage="65" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="117" st_id="7" stage="64" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="118" st_id="8" stage="63" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="119" st_id="9" stage="62" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="120" st_id="10" stage="61" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="121" st_id="11" stage="60" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="122" st_id="12" stage="59" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="123" st_id="13" stage="58" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="124" st_id="14" stage="57" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="125" st_id="15" stage="56" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="126" st_id="16" stage="55" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="127" st_id="17" stage="54" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="128" st_id="18" stage="53" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="129" st_id="19" stage="52" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="130" st_id="20" stage="51" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="131" st_id="21" stage="50" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="132" st_id="22" stage="49" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="133" st_id="23" stage="48" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="134" st_id="24" stage="47" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="135" st_id="25" stage="46" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="136" st_id="26" stage="45" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="137" st_id="27" stage="44" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="138" st_id="28" stage="43" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="139" st_id="29" stage="42" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="140" st_id="30" stage="41" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="141" st_id="31" stage="40" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="142" st_id="32" stage="39" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="143" st_id="33" stage="38" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="144" st_id="34" stage="37" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="145" st_id="35" stage="36" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="146" st_id="36" stage="35" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="147" st_id="37" stage="34" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="148" st_id="38" stage="33" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="149" st_id="39" stage="32" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="150" st_id="40" stage="31" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="151" st_id="41" stage="30" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="152" st_id="42" stage="29" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="153" st_id="43" stage="28" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="154" st_id="44" stage="27" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="155" st_id="45" stage="26" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="156" st_id="46" stage="25" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="157" st_id="47" stage="24" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="158" st_id="48" stage="23" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="159" st_id="49" stage="22" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="160" st_id="50" stage="21" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="161" st_id="51" stage="20" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="162" st_id="52" stage="19" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="163" st_id="53" stage="18" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="164" st_id="54" stage="17" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="165" st_id="55" stage="16" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="166" st_id="56" stage="15" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="167" st_id="57" stage="14" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="168" st_id="58" stage="13" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="169" st_id="59" stage="12" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="170" st_id="60" stage="11" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="171" st_id="61" stage="10" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="172" st_id="62" stage="9" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="173" st_id="63" stage="8" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="174" st_id="64" stage="7" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="175" st_id="65" stage="6" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="176" st_id="66" stage="5" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="177" st_id="67" stage="4" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="178" st_id="68" stage="3" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="179" st_id="69" stage="2" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="180" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_A, void @empty_246, i32 0, i32 0, void @empty_1068, i32 64, i32 0, void @empty_251, void @empty_245, void @empty_1068, i32 16, i32 16, i32 16, i32 16, void @empty_1068, void @empty_1068

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="181" st_id="70" stage="1" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:8 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="182" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln24 = br void

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="183" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %i = phi i7 %add_ln24, void, i7 0, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="184" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %add_ln24 = add i7 %i, i7 1

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="185" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="7">
<![CDATA[
:2 %trunc_ln26 = trunc i7 %i

]]></Node>
<StgValue><ssdm name="trunc_ln26"/></StgValue>
</operation>

<operation id="186" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
:3 %tmp_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln26, i6 0

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="187" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln24 = icmp_eq  i7 %i, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="188" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="189" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln24 = br i1 %icmp_ln24, void %.split20, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="190" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split20:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_261

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="191" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
.split20:1 %br_ln25 = br void

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="192" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0 %br_ln30 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="193" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %j_5 = phi i7 %add_ln25, void %.split18, i7 0, void %.split20

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="194" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %add_ln25 = add i7 %j_5, i7 1

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="195" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="7">
<![CDATA[
:2 %zext_ln26 = zext i7 %j_5

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="196" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3 %add_ln26 = add i12 %tmp_cast, i12 %zext_ln26

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="197" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="12">
<![CDATA[
:4 %zext_ln26_1 = zext i12 %add_ln26

]]></Node>
<StgValue><ssdm name="zext_ln26_1"/></StgValue>
</operation>

<operation id="198" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %data_V_addr = getelementptr i128 %data_V, i64 0, i64 %zext_ln26_1

]]></Node>
<StgValue><ssdm name="data_V_addr"/></StgValue>
</operation>

<operation id="199" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6 %icmp_ln25 = icmp_eq  i7 %j_5, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="200" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="201" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln25 = br i1 %icmp_ln25, void %.split18, void

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="202" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="203" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split18:1 %gmem_A_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem_A_addr

]]></Node>
<StgValue><ssdm name="gmem_A_addr_read"/></StgValue>
</operation>

<operation id="204" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="128" op_0_bw="512">
<![CDATA[
.split18:2 %trunc_ln208 = trunc i512 %gmem_A_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln208"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="205" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_622

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="206" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="128" op_1_bw="12">
<![CDATA[
.split18:3 %store_ln26 = store i128 %trunc_ln208, i12 %data_V_addr

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="207" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
.split18:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="208" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader2:0 %j = phi i7 %add_ln30, void, i7 0, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="209" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:1 %add_ln30 = add i7 %j, i7 1

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="210" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="7">
<![CDATA[
.preheader2:2 %zext_ln30 = zext i7 %j

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="211" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="7">
<![CDATA[
.preheader2:3 %zext_ln30_1 = zext i7 %j

]]></Node>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</operation>

<operation id="212" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:4 %icmp_ln30 = icmp_eq  i7 %j, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="213" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="214" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:6 %br_ln30 = br i1 %icmp_ln30, void %.split16, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="215" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_234

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="216" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="118" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:1 %mean_V_addr = getelementptr i118 %mean_V, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="mean_V_addr"/></StgValue>
</operation>

<operation id="217" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
.split16:2 %br_ln33 = br void

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="218" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0 %br_ln692 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln692"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="219" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %i_6 = phi i7 %add_ln33, void %.split14, i7 0, void %.split16

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="220" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="128" op_0_bw="128" op_1_bw="0" op_2_bw="128" op_3_bw="0">
<![CDATA[
:1 %add_i3114 = phi i128 %add_ln691, void %.split14, i128 0, void %.split16

]]></Node>
<StgValue><ssdm name="add_i3114"/></StgValue>
</operation>

<operation id="221" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln33 = add i7 %i_6, i7 1

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="222" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="7">
<![CDATA[
:3 %trunc_ln691 = trunc i7 %i_6

]]></Node>
<StgValue><ssdm name="trunc_ln691"/></StgValue>
</operation>

<operation id="223" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
:4 %tmp_10_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln691, i6 0

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="224" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5 %add_ln691_3 = add i12 %tmp_10_cast, i12 %zext_ln30_1

]]></Node>
<StgValue><ssdm name="add_ln691_3"/></StgValue>
</operation>

<operation id="225" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="12">
<![CDATA[
:6 %zext_ln691 = zext i12 %add_ln691_3

]]></Node>
<StgValue><ssdm name="zext_ln691"/></StgValue>
</operation>

<operation id="226" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %data_V_addr_5 = getelementptr i128 %data_V, i64 0, i64 %zext_ln691

]]></Node>
<StgValue><ssdm name="data_V_addr_5"/></StgValue>
</operation>

<operation id="227" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:8 %icmp_ln33 = icmp_eq  i7 %i_6, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="228" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="229" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln33 = br i1 %icmp_ln33, void %.split14, void

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="230" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="128" op_0_bw="12">
<![CDATA[
.split14:1 %data_V_load = load i12 %data_V_addr_5

]]></Node>
<StgValue><ssdm name="data_V_load"/></StgValue>
</operation>

<operation id="231" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="118" op_0_bw="118" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln4 = partselect i118 @_ssdm_op_PartSelect.i118.i128.i32.i32, i128 %add_i3114, i32 10, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="232" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="118" op_1_bw="6">
<![CDATA[
:1 %store_ln693 = store i118 %trunc_ln4, i6 %mean_V_addr

]]></Node>
<StgValue><ssdm name="store_ln693"/></StgValue>
</operation>

<operation id="233" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="234" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="128" op_0_bw="12">
<![CDATA[
.split14:1 %data_V_load = load i12 %data_V_addr_5

]]></Node>
<StgValue><ssdm name="data_V_load"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="235" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split14:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_717

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="236" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split14:2 %add_ln691 = add i128 %data_V_load, i128 %add_i3114

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="237" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
.split14:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="238" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader1:0 %i_5 = phi i7 %add_ln38, void, i7 0, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="239" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:1 %add_ln38 = add i7 %i_5, i7 1

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="240" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="7">
<![CDATA[
.preheader1:2 %trunc_ln692 = trunc i7 %i_5

]]></Node>
<StgValue><ssdm name="trunc_ln692"/></StgValue>
</operation>

<operation id="241" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1:3 %tmp_9_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln692, i6 0

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="242" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:4 %icmp_ln38 = icmp_eq  i7 %i_5, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="243" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="244" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:6 %br_ln38 = br i1 %icmp_ln38, void %.split12, void %.preheader20.preheader

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="245" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split12:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_332

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="246" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
.split12:1 %br_ln39 = br void

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="247" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
.preheader20.preheader:0 %br_ln45 = br void %.preheader20

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="248" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %j_6 = phi i7 %add_ln39, void %.split10, i7 0, void %.split12

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="249" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %add_ln39 = add i7 %j_6, i7 1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="250" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="7">
<![CDATA[
:2 %zext_ln39 = zext i7 %j_6

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="251" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="7">
<![CDATA[
:3 %zext_ln692 = zext i7 %j_6

]]></Node>
<StgValue><ssdm name="zext_ln692"/></StgValue>
</operation>

<operation id="252" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4 %add_ln692 = add i12 %tmp_9_cast, i12 %zext_ln692

]]></Node>
<StgValue><ssdm name="add_ln692"/></StgValue>
</operation>

<operation id="253" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="12">
<![CDATA[
:5 %zext_ln692_2 = zext i12 %add_ln692

]]></Node>
<StgValue><ssdm name="zext_ln692_2"/></StgValue>
</operation>

<operation id="254" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %data_V_addr_6 = getelementptr i128 %data_V, i64 0, i64 %zext_ln692_2

]]></Node>
<StgValue><ssdm name="data_V_addr_6"/></StgValue>
</operation>

<operation id="255" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:7 %icmp_ln39 = icmp_eq  i7 %j_6, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="256" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:8 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="257" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln39 = br i1 %icmp_ln39, void %.split10, void

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="258" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="128" op_0_bw="12">
<![CDATA[
.split10:4 %data_V_load_4 = load i12 %data_V_addr_6

]]></Node>
<StgValue><ssdm name="data_V_load_4"/></StgValue>
</operation>

<operation id="259" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="260" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="118" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:1 %mean_V_addr_2 = getelementptr i118 %mean_V, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="mean_V_addr_2"/></StgValue>
</operation>

<operation id="261" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="118" op_0_bw="6">
<![CDATA[
.split10:2 %mean_V_load = load i6 %mean_V_addr_2

]]></Node>
<StgValue><ssdm name="mean_V_load"/></StgValue>
</operation>

<operation id="262" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="128" op_0_bw="12">
<![CDATA[
.split10:4 %data_V_load_4 = load i12 %data_V_addr_6

]]></Node>
<StgValue><ssdm name="data_V_load_4"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="263" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="118" op_0_bw="6">
<![CDATA[
.split10:2 %mean_V_load = load i6 %mean_V_addr_2

]]></Node>
<StgValue><ssdm name="mean_V_load"/></StgValue>
</operation>

<operation id="264" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="128" op_0_bw="118">
<![CDATA[
.split10:3 %mean_V_load_cast = zext i118 %mean_V_load

]]></Node>
<StgValue><ssdm name="mean_V_load_cast"/></StgValue>
</operation>

<operation id="265" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split10:5 %sub_ln692 = sub i128 %data_V_load_4, i128 %mean_V_load_cast

]]></Node>
<StgValue><ssdm name="sub_ln692"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="266" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_544

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="267" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="128" op_1_bw="12" op_2_bw="0">
<![CDATA[
.split10:6 %store_ln692 = store i128 %sub_ln692, i12 %data_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln692"/></StgValue>
</operation>

<operation id="268" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
.split10:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="269" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader20:0 %i_7 = phi i7 %add_ln42, void, i7 0, void %.preheader20.preheader

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="270" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader20:1 %add_ln42 = add i7 %i_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="271" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="7">
<![CDATA[
.preheader20:2 %zext_ln45 = zext i7 %i_7

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="272" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="7">
<![CDATA[
.preheader20:3 %trunc_ln45 = trunc i7 %i_7

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>

<operation id="273" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader20:4 %tmp_11_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln45, i6 0

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="274" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader20:5 %icmp_ln42 = icmp_eq  i7 %i_7, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="275" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader20:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="276" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader20:7 %br_ln42 = br i1 %icmp_ln42, void %.split8, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="277" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_543

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="278" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
.split8:1 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="279" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln208 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="280" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %j_7 = phi i7 %add_ln43, void, i7 0, void %.split8

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="281" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %add_ln43 = add i7 %j_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="282" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="7">
<![CDATA[
:2 %zext_ln45_1 = zext i7 %j_7

]]></Node>
<StgValue><ssdm name="zext_ln45_1"/></StgValue>
</operation>

<operation id="283" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3 %add_ln45 = add i12 %tmp_11_cast, i12 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="284" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="12">
<![CDATA[
:4 %zext_ln45_2 = zext i12 %add_ln45

]]></Node>
<StgValue><ssdm name="zext_ln45_2"/></StgValue>
</operation>

<operation id="285" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="119" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %cov_V_addr = getelementptr i119 %cov_V, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="cov_V_addr"/></StgValue>
</operation>

<operation id="286" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="7">
<![CDATA[
:6 %trunc_ln49 = trunc i7 %j_7

]]></Node>
<StgValue><ssdm name="trunc_ln49"/></StgValue>
</operation>

<operation id="287" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
:7 %tmp_13_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln49, i6 0

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="288" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8 %add_ln49 = add i12 %tmp_13_cast, i12 %zext_ln45

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="289" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="12">
<![CDATA[
:9 %zext_ln49 = zext i12 %add_ln49

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="290" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="119" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %cov_V_addr_4 = getelementptr i119 %cov_V, i64 0, i64 %zext_ln49

]]></Node>
<StgValue><ssdm name="cov_V_addr_4"/></StgValue>
</operation>

<operation id="291" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:11 %icmp_ln43 = icmp_eq  i7 %j_7, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="292" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:12 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="293" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13 %br_ln43 = br i1 %icmp_ln43, void %.split6, void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="294" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_548

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="295" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
.split6:1 %br_ln46 = br void

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="296" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="297" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %k = phi i7 %add_ln46, void %.split4, i7 0, void %.split6

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="298" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="128" op_0_bw="128" op_1_bw="0" op_2_bw="128" op_3_bw="0">
<![CDATA[
:1 %conv3_i2113 = phi i128 %add_ln691_2, void %.split4, i128 0, void %.split6

]]></Node>
<StgValue><ssdm name="conv3_i2113"/></StgValue>
</operation>

<operation id="299" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln46 = add i7 %k, i7 1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="300" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="7">
<![CDATA[
:3 %trunc_ln215 = trunc i7 %k

]]></Node>
<StgValue><ssdm name="trunc_ln215"/></StgValue>
</operation>

<operation id="301" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
:4 %tmp_16_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln215, i6 0

]]></Node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="302" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5 %add_ln215 = add i12 %tmp_16_cast, i12 %zext_ln45

]]></Node>
<StgValue><ssdm name="add_ln215"/></StgValue>
</operation>

<operation id="303" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="12">
<![CDATA[
:6 %zext_ln215 = zext i12 %add_ln215

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="304" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %data_V_addr_7 = getelementptr i128 %data_V, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="data_V_addr_7"/></StgValue>
</operation>

<operation id="305" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8 %add_ln215_2 = add i12 %tmp_16_cast, i12 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="add_ln215_2"/></StgValue>
</operation>

<operation id="306" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="12">
<![CDATA[
:9 %zext_ln215_2 = zext i12 %add_ln215_2

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="307" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %data_V_addr_8 = getelementptr i128 %data_V, i64 0, i64 %zext_ln215_2

]]></Node>
<StgValue><ssdm name="data_V_addr_8"/></StgValue>
</operation>

<operation id="308" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:11 %icmp_ln46 = icmp_eq  i7 %k, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="309" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:12 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="310" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13 %br_ln46 = br i1 %icmp_ln46, void %.split4, void

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="311" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="128" op_0_bw="12">
<![CDATA[
.split4:1 %data_V_load_5 = load i12 %data_V_addr_7

]]></Node>
<StgValue><ssdm name="data_V_load_5"/></StgValue>
</operation>

<operation id="312" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="128" op_0_bw="12">
<![CDATA[
.split4:2 %data_V_load_6 = load i12 %data_V_addr_8

]]></Node>
<StgValue><ssdm name="data_V_load_6"/></StgValue>
</operation>

<operation id="313" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="257" op_0_bw="128">
<![CDATA[
:0 %zext_ln693 = zext i128 %conv3_i2113

]]></Node>
<StgValue><ssdm name="zext_ln693"/></StgValue>
</operation>

<operation id="314" st_id="86" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="257" op_0_bw="257" op_1_bw="257">
<![CDATA[
:1 %mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857

]]></Node>
<StgValue><ssdm name="mul_ln693"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="315" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="128" op_0_bw="12">
<![CDATA[
.split4:1 %data_V_load_5 = load i12 %data_V_addr_7

]]></Node>
<StgValue><ssdm name="data_V_load_5"/></StgValue>
</operation>

<operation id="316" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="128" op_0_bw="12">
<![CDATA[
.split4:2 %data_V_load_6 = load i12 %data_V_addr_8

]]></Node>
<StgValue><ssdm name="data_V_load_6"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="317" st_id="88" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:3 %mul_ln691 = mul i128 %data_V_load_6, i128 %data_V_load_5

]]></Node>
<StgValue><ssdm name="mul_ln691"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="318" st_id="89" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:3 %mul_ln691 = mul i128 %data_V_load_6, i128 %data_V_load_5

]]></Node>
<StgValue><ssdm name="mul_ln691"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="319" st_id="90" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:3 %mul_ln691 = mul i128 %data_V_load_6, i128 %data_V_load_5

]]></Node>
<StgValue><ssdm name="mul_ln691"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="320" st_id="91" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:3 %mul_ln691 = mul i128 %data_V_load_6, i128 %data_V_load_5

]]></Node>
<StgValue><ssdm name="mul_ln691"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="321" st_id="92" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:3 %mul_ln691 = mul i128 %data_V_load_6, i128 %data_V_load_5

]]></Node>
<StgValue><ssdm name="mul_ln691"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="322" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_556

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="323" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split4:4 %add_ln691_2 = add i128 %mul_ln691, i128 %conv3_i2113

]]></Node>
<StgValue><ssdm name="add_ln691_2"/></StgValue>
</operation>

<operation id="324" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
.split4:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="325" st_id="94" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="257" op_0_bw="257" op_1_bw="257">
<![CDATA[
:1 %mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857

]]></Node>
<StgValue><ssdm name="mul_ln693"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="326" st_id="95" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="257" op_0_bw="257" op_1_bw="257">
<![CDATA[
:1 %mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857

]]></Node>
<StgValue><ssdm name="mul_ln693"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="327" st_id="96" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="257" op_0_bw="257" op_1_bw="257">
<![CDATA[
:1 %mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857

]]></Node>
<StgValue><ssdm name="mul_ln693"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="328" st_id="97" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="257" op_0_bw="257" op_1_bw="257">
<![CDATA[
:1 %mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857

]]></Node>
<StgValue><ssdm name="mul_ln693"/></StgValue>
</operation>

<operation id="329" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="119" op_0_bw="119" op_1_bw="257" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %trunc_ln693_2 = partselect i119 @_ssdm_op_PartSelect.i119.i257.i32.i32, i257 %mul_ln693, i32 138, i32 256

]]></Node>
<StgValue><ssdm name="trunc_ln693_2"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="330" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="119" op_1_bw="12">
<![CDATA[
:3 %store_ln693 = store i119 %trunc_ln693_2, i12 %cov_V_addr

]]></Node>
<StgValue><ssdm name="store_ln693"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="331" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="119" op_1_bw="12" op_2_bw="0">
<![CDATA[
:4 %store_ln49 = store i119 %trunc_ln693_2, i12 %cov_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="332" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="333" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0 %i_8 = phi i7 %add_ln52, void, i7 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="334" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1 %add_ln52 = add i7 %i_8, i7 1

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="335" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="7">
<![CDATA[
.preheader:2 %trunc_ln208_2 = trunc i7 %i_8

]]></Node>
<StgValue><ssdm name="trunc_ln208_2"/></StgValue>
</operation>

<operation id="336" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:3 %tmp_12_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln208_2, i6 0

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="337" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:4 %icmp_ln52 = icmp_eq  i7 %i_8, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="338" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="339" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6 %br_ln52 = br i1 %icmp_ln52, void %.split2, void

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="340" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_557

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="341" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
.split2:1 %br_ln53 = br void

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="342" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0">
<![CDATA[
:0 %ret_ln57 = ret

]]></Node>
<StgValue><ssdm name="ret_ln57"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="343" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %j_8 = phi i7 %add_ln53, void %.split, i7 0, void %.split2

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="344" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %add_ln53 = add i7 %j_8, i7 1

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="345" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="7">
<![CDATA[
:2 %zext_ln208 = zext i7 %j_8

]]></Node>
<StgValue><ssdm name="zext_ln208"/></StgValue>
</operation>

<operation id="346" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3 %add_ln208 = add i12 %tmp_12_cast, i12 %zext_ln208

]]></Node>
<StgValue><ssdm name="add_ln208"/></StgValue>
</operation>

<operation id="347" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="12">
<![CDATA[
:4 %zext_ln208_2 = zext i12 %add_ln208

]]></Node>
<StgValue><ssdm name="zext_ln208_2"/></StgValue>
</operation>

<operation id="348" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="119" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %cov_V_addr_3 = getelementptr i119 %cov_V, i64 0, i64 %zext_ln208_2

]]></Node>
<StgValue><ssdm name="cov_V_addr_3"/></StgValue>
</operation>

<operation id="349" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6 %icmp_ln53 = icmp_eq  i7 %j_8, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="350" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="351" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln53 = br i1 %icmp_ln53, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="352" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="119" op_0_bw="12">
<![CDATA[
.split:1 %cov_V_load = load i12 %cov_V_addr_3

]]></Node>
<StgValue><ssdm name="cov_V_load"/></StgValue>
</operation>

<operation id="353" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="354" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="119" op_0_bw="12">
<![CDATA[
.split:1 %cov_V_load = load i12 %cov_V_addr_3

]]></Node>
<StgValue><ssdm name="cov_V_load"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="355" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_201

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="356" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="119" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %xin_addr = getelementptr i119 %xin, i64 0, i64 %zext_ln208_2

]]></Node>
<StgValue><ssdm name="xin_addr"/></StgValue>
</operation>

<operation id="357" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="119" op_1_bw="12">
<![CDATA[
.split:3 %store_ln54 = store i119 %cov_V_load, i12 %xin_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="358" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
.split:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
