{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 04 21:31:42 2009 " "Info: Processing started: Wed Nov 04 21:31:42 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divider -c divider " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off divider -c divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Info: Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Info: Found entity 2: counter" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 MUX_4X1 " "Info: Found entity 3: MUX_4X1" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 69 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i70 divider.v(16) " "Warning (10236): Verilog HDL Implicit Net warning at divider.v(16): created implicit net for \"i70\"" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i60 divider.v(16) " "Warning (10236): Verilog HDL Implicit Net warning at divider.v(16): created implicit net for \"i60\"" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i50 divider.v(16) " "Warning (10236): Verilog HDL Implicit Net warning at divider.v(16): created implicit net for \"i50\"" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i40 divider.v(16) " "Warning (10236): Verilog HDL Implicit Net warning at divider.v(16): created implicit net for \"i40\"" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i30 divider.v(16) " "Warning (10236): Verilog HDL Implicit Net warning at divider.v(16): created implicit net for \"i30\"" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i20 divider.v(16) " "Warning (10236): Verilog HDL Implicit Net warning at divider.v(16): created implicit net for \"i20\"" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i10 divider.v(16) " "Warning (10236): Verilog HDL Implicit Net warning at divider.v(16): created implicit net for \"i10\"" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i00 divider.v(16) " "Warning (10236): Verilog HDL Implicit Net warning at divider.v(16): created implicit net for \"i00\"" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i71 divider.v(17) " "Warning (10236): Verilog HDL Implicit Net warning at divider.v(17): created implicit net for \"i71\"" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i61 divider.v(17) " "Warning (10236): Verilog HDL Implicit Net warning at divider.v(17): created implicit net for \"i61\"" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i51 divider.v(17) " "Warning (10236): Verilog HDL Implicit Net warning at divider.v(17): created implicit net for \"i51\"" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i41 divider.v(17) " "Warning (10236): Verilog HDL Implicit Net warning at divider.v(17): created implicit net for \"i41\"" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i31 divider.v(17) " "Warning (10236): Verilog HDL Implicit Net warning at divider.v(17): created implicit net for \"i31\"" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i21 divider.v(17) " "Warning (10236): Verilog HDL Implicit Net warning at divider.v(17): created implicit net for \"i21\"" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i11 divider.v(17) " "Warning (10236): Verilog HDL Implicit Net warning at divider.v(17): created implicit net for \"i11\"" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i01 divider.v(17) " "Warning (10236): Verilog HDL Implicit Net warning at divider.v(17): created implicit net for \"i01\"" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i72 divider.v(18) " "Warning (10236): Verilog HDL Implicit Net warning at divider.v(18): created implicit net for \"i72\"" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i62 divider.v(18) " "Warning (10236): Verilog HDL Implicit Net warning at divider.v(18): created implicit net for \"i62\"" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i52 divider.v(18) " "Warning (10236): Verilog HDL Implicit Net warning at divider.v(18): created implicit net for \"i52\"" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i42 divider.v(18) " "Warning (10236): Verilog HDL Implicit Net warning at divider.v(18): created implicit net for \"i42\"" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i32 divider.v(18) " "Warning (10236): Verilog HDL Implicit Net warning at divider.v(18): created implicit net for \"i32\"" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i22 divider.v(18) " "Warning (10236): Verilog HDL Implicit Net warning at divider.v(18): created implicit net for \"i22\"" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i12 divider.v(18) " "Warning (10236): Verilog HDL Implicit Net warning at divider.v(18): created implicit net for \"i12\"" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i02 divider.v(18) " "Warning (10236): Verilog HDL Implicit Net warning at divider.v(18): created implicit net for \"i02\"" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i73 divider.v(19) " "Warning (10236): Verilog HDL Implicit Net warning at divider.v(19): created implicit net for \"i73\"" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i63 divider.v(19) " "Warning (10236): Verilog HDL Implicit Net warning at divider.v(19): created implicit net for \"i63\"" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i53 divider.v(19) " "Warning (10236): Verilog HDL Implicit Net warning at divider.v(19): created implicit net for \"i53\"" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i43 divider.v(19) " "Warning (10236): Verilog HDL Implicit Net warning at divider.v(19): created implicit net for \"i43\"" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i33 divider.v(19) " "Warning (10236): Verilog HDL Implicit Net warning at divider.v(19): created implicit net for \"i33\"" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i23 divider.v(19) " "Warning (10236): Verilog HDL Implicit Net warning at divider.v(19): created implicit net for \"i23\"" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i13 divider.v(19) " "Warning (10236): Verilog HDL Implicit Net warning at divider.v(19): created implicit net for \"i13\"" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i03 divider.v(19) " "Warning (10236): Verilog HDL Implicit Net warning at divider.v(19): created implicit net for \"i03\"" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "divider " "Info: Elaborating entity \"divider\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 divider.v(16) " "Warning (10230): Verilog HDL assignment warning at divider.v(16): truncated value with size 32 to match size of target (8)" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 divider.v(17) " "Warning (10230): Verilog HDL assignment warning at divider.v(17): truncated value with size 32 to match size of target (8)" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 divider.v(18) " "Warning (10230): Verilog HDL assignment warning at divider.v(18): truncated value with size 32 to match size of target (8)" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 divider.v(19) " "Warning (10230): Verilog HDL assignment warning at divider.v(19): truncated value with size 32 to match size of target (8)" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VERI_UNNAMED_PORT_NOT_CONNECTED" "1 c2 divider.v(34) " "Info (10266): Verilog HDL Module Instantiation information at divider.v(34): instance \"c2\" connects port 1 to an empty expression" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 34 0 0 } }  } 0 10266 "Verilog HDL Module Instantiation information at %3!s!: instance \"%2!s!\" connects port %1!d! to an empty expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "f_out divider.v(3) " "Warning (10034): Output port \"f_out\" at divider.v(3) has no driver" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4X1 MUX_4X1:mux0 " "Info: Elaborating entity \"MUX_4X1\" for hierarchy \"MUX_4X1:mux0\"" {  } { { "divider.v" "mux0" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:c1 " "Info: Elaborating entity \"counter\" for hierarchy \"counter:c1\"" {  } { { "divider.v" "c1" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 divider.v(62) " "Warning (10230): Verilog HDL assignment warning at divider.v(62): truncated value with size 32 to match size of target (5)" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "f_out GND " "Warning (13410): Pin \"f_out\" is stuck at GND" {  } { { "divider.v" "" { Text "C:/altera/90sp2/quartus/hw1/divider.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Info: Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Info: Implemented 14 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 04 21:31:43 2009 " "Info: Processing ended: Wed Nov 04 21:31:43 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
