#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Tue Mar 20 15:32:23 2018
# Process ID: 4212
# Log file: E:/Labo2/vivado.log
# Journal file: E:/Labo2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:\Labo2\Labo2.xpr}
open_bd_design {E:/Labo2/Labo2.srcs/sources_1/bd/System/System.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
set_property NAME sw_8bit [get_bd_cells axi_gpio_0]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells sw_8bit]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins sw_8bit/S_AXI]
set_property location {3 896 609} [get_bd_cells axi_gpio_1]
set_property NAME btns_5bit [get_bd_cells axi_gpio_1]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {5} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells btns_5bit]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins btns_5bit/S_AXI]
startgroup
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO
connect_bd_intf_net [get_bd_intf_pins sw_8bit/GPIO] [get_bd_intf_ports GPIO]
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO_1
connect_bd_intf_net [get_bd_intf_pins btns_5bit/GPIO] [get_bd_intf_ports GPIO_1]
endgroup
set_property name sw_8bit [get_bd_intf_ports GPIO]
set_property name btns_5bit [get_bd_intf_ports GPIO_1]
delete_bd_objs [get_bd_intf_nets btns_5bit_GPIO] [get_bd_intf_ports btns_5bit]
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins btns_5bit/GPIO]
set_property NAME btns_5bit [get_bd_intf_ports gpio_rtl]
validate_bd_design
make_wrapper -files [get_files E:/Labo2/Labo2.srcs/sources_1/bd/System/System.bd] -top
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
open_run synth_1 -name netlist_1
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
close_design
open_run impl_1
file mkdir E:/Labo2/Labo2.sdk
file copy -force E:/Labo2/Labo2.runs/impl_1/System_wrapper.sysdef E:/Labo2/Labo2.sdk/System_wrapper.hdf

launch_sdk -workspace E:/Labo2/Labo2.sdk -hwspec E:/Labo2/Labo2.sdk/System_wrapper.hdf
