{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668723100403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668723100416 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 16:11:40 2022 " "Processing started: Thu Nov 17 16:11:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668723100416 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1668723100416 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta OutputUnit -c OutputUnit " "Command: quartus_sta OutputUnit -c OutputUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1668723100416 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1668723100611 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1668723101060 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1668723101060 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668723101152 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668723101152 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1668723101500 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "OutputUnit.sdc " "Synopsys Design Constraints File file not found: 'OutputUnit.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1668723101793 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1668723101793 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name in\[0\] in\[0\] " "create_clock -period 1.000 -name in\[0\] in\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668723101801 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OnesPlace\|WideOr1~0  from: datac  to: combout " "Cell: OnesPlace\|WideOr1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OnesPlace\|WideOr1~0  from: datad  to: combout " "Cell: OnesPlace\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m2\|WideOr0~2  from: datad  to: combout " "Cell: binary2BCD\|m2\|WideOr0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~0  from: datad  to: combout " "Cell: binary2BCD\|m3\|Decoder0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~1  from: datab  to: combout " "Cell: binary2BCD\|m3\|Decoder0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~1  from: datac  to: combout " "Cell: binary2BCD\|m3\|Decoder0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~1  from: datad  to: combout " "Cell: binary2BCD\|m3\|Decoder0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~2  from: datab  to: combout " "Cell: binary2BCD\|m3\|Decoder0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~2  from: datad  to: combout " "Cell: binary2BCD\|m3\|Decoder0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~3  from: dataa  to: combout " "Cell: binary2BCD\|m3\|Decoder0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~4  from: dataa  to: combout " "Cell: binary2BCD\|m3\|Decoder0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~5  from: dataa  to: combout " "Cell: binary2BCD\|m3\|Decoder0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~5  from: datab  to: combout " "Cell: binary2BCD\|m3\|Decoder0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~5  from: datad  to: combout " "Cell: binary2BCD\|m3\|Decoder0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~6  from: datab  to: combout " "Cell: binary2BCD\|m3\|Decoder0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~6  from: datac  to: combout " "Cell: binary2BCD\|m3\|Decoder0~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|WideOr2~0  from: datac  to: combout " "Cell: binary2BCD\|m3\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr1~0  from: dataa  to: combout " "Cell: binary2BCD\|m4\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr1~0  from: datab  to: combout " "Cell: binary2BCD\|m4\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr1~0  from: datad  to: combout " "Cell: binary2BCD\|m4\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout " "Cell: binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr2~0  from: datab  to: combout " "Cell: binary2BCD\|m4\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr2~0  from: datac  to: combout " "Cell: binary2BCD\|m4\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr2~0  from: datad  to: combout " "Cell: binary2BCD\|m4\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|out\[2\]~0  from: dataa  to: combout " "Cell: binary2BCD\|m4\|out\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout " "Cell: binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|out\[2\]~0  from: datad  to: combout " "Cell: binary2BCD\|m4\|out\[2\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr1~0  from: dataa  to: combout " "Cell: binary2BCD\|m5\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr1~0  from: datab  to: combout " "Cell: binary2BCD\|m5\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr1~0  from: datad  to: combout " "Cell: binary2BCD\|m5\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout " "Cell: binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr2~0  from: datab  to: combout " "Cell: binary2BCD\|m5\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr2~0  from: datac  to: combout " "Cell: binary2BCD\|m5\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr2~0  from: datad  to: combout " "Cell: binary2BCD\|m5\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|out\[2\]~0  from: dataa  to: combout " "Cell: binary2BCD\|m5\|out\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout " "Cell: binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|out\[2\]~0  from: datad  to: combout " "Cell: binary2BCD\|m5\|out\[2\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s1\|si~0  from: datad  to: combout " "Cell: twoscomplement\|s1\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s2\|si~0  from: datad  to: combout " "Cell: twoscomplement\|s2\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s3\|si~2  from: datad  to: combout " "Cell: twoscomplement\|s3\|si~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s4\|si~8  from: datad  to: combout " "Cell: twoscomplement\|s4\|si~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s5\|si~0  from: datad  to: combout " "Cell: twoscomplement\|s5\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s6\|si~0  from: datad  to: combout " "Cell: twoscomplement\|s6\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723101801 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1668723101801 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1668723101817 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668723101827 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1668723101828 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1668723101989 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1668723102044 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668723102065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.743 " "Worst-case setup slack is -8.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723102127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723102127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.743             -59.058 in\[0\]  " "   -8.743             -59.058 in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723102127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668723102127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.798 " "Worst-case hold slack is -1.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723102205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723102205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.798             -10.069 in\[0\]  " "   -1.798             -10.069 in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723102205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668723102205 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668723102257 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668723102313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723102369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723102369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -279.309 in\[0\]  " "   -3.000            -279.309 in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723102369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668723102369 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1668723102465 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1668723102532 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1668723105193 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OnesPlace\|WideOr1~0  from: datac  to: combout " "Cell: OnesPlace\|WideOr1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OnesPlace\|WideOr1~0  from: datad  to: combout " "Cell: OnesPlace\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m2\|WideOr0~2  from: datad  to: combout " "Cell: binary2BCD\|m2\|WideOr0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~0  from: datad  to: combout " "Cell: binary2BCD\|m3\|Decoder0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~1  from: datab  to: combout " "Cell: binary2BCD\|m3\|Decoder0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~1  from: datac  to: combout " "Cell: binary2BCD\|m3\|Decoder0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~1  from: datad  to: combout " "Cell: binary2BCD\|m3\|Decoder0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~2  from: datab  to: combout " "Cell: binary2BCD\|m3\|Decoder0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~2  from: datad  to: combout " "Cell: binary2BCD\|m3\|Decoder0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~3  from: dataa  to: combout " "Cell: binary2BCD\|m3\|Decoder0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~4  from: dataa  to: combout " "Cell: binary2BCD\|m3\|Decoder0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~5  from: dataa  to: combout " "Cell: binary2BCD\|m3\|Decoder0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~5  from: datab  to: combout " "Cell: binary2BCD\|m3\|Decoder0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~5  from: datad  to: combout " "Cell: binary2BCD\|m3\|Decoder0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~6  from: datab  to: combout " "Cell: binary2BCD\|m3\|Decoder0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~6  from: datac  to: combout " "Cell: binary2BCD\|m3\|Decoder0~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|WideOr2~0  from: datac  to: combout " "Cell: binary2BCD\|m3\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr1~0  from: dataa  to: combout " "Cell: binary2BCD\|m4\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr1~0  from: datab  to: combout " "Cell: binary2BCD\|m4\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr1~0  from: datad  to: combout " "Cell: binary2BCD\|m4\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout " "Cell: binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr2~0  from: datab  to: combout " "Cell: binary2BCD\|m4\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr2~0  from: datac  to: combout " "Cell: binary2BCD\|m4\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr2~0  from: datad  to: combout " "Cell: binary2BCD\|m4\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|out\[2\]~0  from: dataa  to: combout " "Cell: binary2BCD\|m4\|out\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout " "Cell: binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|out\[2\]~0  from: datad  to: combout " "Cell: binary2BCD\|m4\|out\[2\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr1~0  from: dataa  to: combout " "Cell: binary2BCD\|m5\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr1~0  from: datab  to: combout " "Cell: binary2BCD\|m5\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr1~0  from: datad  to: combout " "Cell: binary2BCD\|m5\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout " "Cell: binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr2~0  from: datab  to: combout " "Cell: binary2BCD\|m5\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr2~0  from: datac  to: combout " "Cell: binary2BCD\|m5\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr2~0  from: datad  to: combout " "Cell: binary2BCD\|m5\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|out\[2\]~0  from: dataa  to: combout " "Cell: binary2BCD\|m5\|out\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout " "Cell: binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|out\[2\]~0  from: datad  to: combout " "Cell: binary2BCD\|m5\|out\[2\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s1\|si~0  from: datad  to: combout " "Cell: twoscomplement\|s1\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s2\|si~0  from: datad  to: combout " "Cell: twoscomplement\|s2\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s3\|si~2  from: datad  to: combout " "Cell: twoscomplement\|s3\|si~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s4\|si~8  from: datad  to: combout " "Cell: twoscomplement\|s4\|si~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s5\|si~0  from: datad  to: combout " "Cell: twoscomplement\|s5\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s6\|si~0  from: datad  to: combout " "Cell: twoscomplement\|s6\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723109448 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1668723109448 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668723109474 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668723109544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.090 " "Worst-case setup slack is -8.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723109609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723109609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.090             -54.229 in\[0\]  " "   -8.090             -54.229 in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723109609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668723109609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.753 " "Worst-case hold slack is -1.753" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723109671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723109671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.753              -9.542 in\[0\]  " "   -1.753              -9.542 in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723109671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668723109671 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668723109730 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668723109776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723109831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723109831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -250.803 in\[0\]  " "   -3.000            -250.803 in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723109831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668723109831 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1668723109907 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OnesPlace\|WideOr1~0  from: datac  to: combout " "Cell: OnesPlace\|WideOr1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: OnesPlace\|WideOr1~0  from: datad  to: combout " "Cell: OnesPlace\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m2\|WideOr0~2  from: datad  to: combout " "Cell: binary2BCD\|m2\|WideOr0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~0  from: datad  to: combout " "Cell: binary2BCD\|m3\|Decoder0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~1  from: datab  to: combout " "Cell: binary2BCD\|m3\|Decoder0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~1  from: datac  to: combout " "Cell: binary2BCD\|m3\|Decoder0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~1  from: datad  to: combout " "Cell: binary2BCD\|m3\|Decoder0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~2  from: datab  to: combout " "Cell: binary2BCD\|m3\|Decoder0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~2  from: datad  to: combout " "Cell: binary2BCD\|m3\|Decoder0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~3  from: dataa  to: combout " "Cell: binary2BCD\|m3\|Decoder0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~4  from: dataa  to: combout " "Cell: binary2BCD\|m3\|Decoder0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~5  from: dataa  to: combout " "Cell: binary2BCD\|m3\|Decoder0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~5  from: datab  to: combout " "Cell: binary2BCD\|m3\|Decoder0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~5  from: datad  to: combout " "Cell: binary2BCD\|m3\|Decoder0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~6  from: datab  to: combout " "Cell: binary2BCD\|m3\|Decoder0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|Decoder0~6  from: datac  to: combout " "Cell: binary2BCD\|m3\|Decoder0~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m3\|WideOr2~0  from: datac  to: combout " "Cell: binary2BCD\|m3\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr1~0  from: dataa  to: combout " "Cell: binary2BCD\|m4\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr1~0  from: datab  to: combout " "Cell: binary2BCD\|m4\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr1~0  from: datad  to: combout " "Cell: binary2BCD\|m4\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout " "Cell: binary2BCD\|m4\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr2~0  from: datab  to: combout " "Cell: binary2BCD\|m4\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr2~0  from: datac  to: combout " "Cell: binary2BCD\|m4\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|WideOr2~0  from: datad  to: combout " "Cell: binary2BCD\|m4\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|out\[2\]~0  from: dataa  to: combout " "Cell: binary2BCD\|m4\|out\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout " "Cell: binary2BCD\|m4\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m4\|out\[2\]~0  from: datad  to: combout " "Cell: binary2BCD\|m4\|out\[2\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr1~0  from: dataa  to: combout " "Cell: binary2BCD\|m5\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr1~0  from: datab  to: combout " "Cell: binary2BCD\|m5\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr1~0  from: datad  to: combout " "Cell: binary2BCD\|m5\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout " "Cell: binary2BCD\|m5\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr2~0  from: datab  to: combout " "Cell: binary2BCD\|m5\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr2~0  from: datac  to: combout " "Cell: binary2BCD\|m5\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|WideOr2~0  from: datad  to: combout " "Cell: binary2BCD\|m5\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|out\[2\]~0  from: dataa  to: combout " "Cell: binary2BCD\|m5\|out\[2\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout " "Cell: binary2BCD\|m5\|out\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: binary2BCD\|m5\|out\[2\]~0  from: datad  to: combout " "Cell: binary2BCD\|m5\|out\[2\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s1\|si~0  from: datad  to: combout " "Cell: twoscomplement\|s1\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s2\|si~0  from: datad  to: combout " "Cell: twoscomplement\|s2\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s3\|si~2  from: datad  to: combout " "Cell: twoscomplement\|s3\|si~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s4\|si~8  from: datad  to: combout " "Cell: twoscomplement\|s4\|si~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s5\|si~0  from: datad  to: combout " "Cell: twoscomplement\|s5\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: twoscomplement\|s6\|si~0  from: datad  to: combout " "Cell: twoscomplement\|s6\|si~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668723112390 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1668723112390 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668723112419 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668723112421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.137 " "Worst-case setup slack is -4.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723112470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723112470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.137             -28.154 in\[0\]  " "   -4.137             -28.154 in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723112470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668723112470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.538 " "Worst-case hold slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723112520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723112520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -3.562 in\[0\]  " "   -0.538              -3.562 in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723112520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668723112520 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668723112574 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668723112637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723112694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723112694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -76.294 in\[0\]  " "   -3.000             -76.294 in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668723112694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668723112694 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668723116693 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668723116695 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668723121178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 17 16:12:01 2022 " "Processing ended: Thu Nov 17 16:12:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668723121178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668723121178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668723121178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1668723121178 ""}
