INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Wed Jul 24 11:29:08 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : sumi3_mem
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 oehb4/data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mux2/tehb1/data_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.574ns (18.458%)  route 2.536ns (81.542%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 5.266 - 4.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=472, unset)          1.404     1.404    oehb4/clk
    SLICE_X46Y90         FDCE                                         r  oehb4/data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.236     1.640 f  oehb4/data_reg_reg[7]/Q
                         net (fo=4, routed)           0.438     2.078    oehb4/Q[7]
    SLICE_X45Y90         LUT6 (Prop_lut6_I1_O)        0.123     2.201 r  oehb4/Memory_reg_0_3_0_0_i_5/O
                         net (fo=5, routed)           0.310     2.510    oehb4/data_reg_reg[6]_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.043     2.553 r  oehb4/full_reg_i_2__4/O
                         net (fo=7, routed)           0.395     2.948    control_merge2/oehb1/cmpi1_dataOutArray_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I0_O)        0.043     2.991 f  control_merge2/oehb1/reg_value_i_2__3/O
                         net (fo=4, routed)           0.248     3.240    control_merge2/oehb1/branchReady
    SLICE_X43Y88         LUT3 (Prop_lut3_I0_O)        0.043     3.283 r  control_merge2/oehb1/reg_value_i_2__2/O
                         net (fo=3, routed)           0.502     3.785    oehb4/data_reg_reg[0]_1
    SLICE_X45Y91         LUT6 (Prop_lut6_I2_O)        0.043     3.828 f  oehb4/full_reg_i_2__2/O
                         net (fo=9, routed)           0.338     4.166    fork2/generateBlocks[0].regblock/data_reg_reg[0]
    SLICE_X48Y91         LUT6 (Prop_lut6_I2_O)        0.043     4.209 r  fork2/generateBlocks[0].regblock/data_reg[10]_i_1__0/O
                         net (fo=11, routed)          0.305     4.514    mux2/tehb1/E[0]
    SLICE_X51Y91         FDCE                                         r  mux2/tehb1/data_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=472, unset)          1.266     5.266    mux2/tehb1/clk
    SLICE_X51Y91         FDCE                                         r  mux2/tehb1/data_reg_reg[2]/C
                         clock pessimism              0.087     5.353    
                         clock uncertainty           -0.035     5.318    
    SLICE_X51Y91         FDCE (Setup_fdce_C_CE)      -0.201     5.117    mux2/tehb1/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.117    
                         arrival time                          -4.514    
  -------------------------------------------------------------------
                         slack                                  0.603    




