`timescale 1ns/1ps
module tb_bcdsd;
  reg clk = 0, rst;
  wire [3:0] q;

  
  bcd_sd uut (
    .clk(clk),
    .rst(rst),
    .q(q)
  );

 
  always #5 clk = ~clk;

  
  initial begin
    rst = 1;
    #10 rst = 0;
  end
 
  
  initial begin
    $dumpfile("bcd_dc.vcd");
    $dumpvars(0, tb_bcdsd);
    #200;
    $finish;
  end
endmodule
