Release 14.6 - xst P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/pcores/" "/remote/Xilinx/14.6/EDK/hw/XilinxBFMinterface/pcores/" "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/" "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/hdl/verilog/" }

---- Target Parameters
Target Device                      : xc7z020clg484-1
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" into library work
Parsing entity <system>.
Parsing architecture <STRUCTURE> of entity <system>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system> (architecture <STRUCTURE>) from library <work>.
WARNING:HDLCompiler:89 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" Line 1413: <iobuf> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:634 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" Line 1452: Net <axi4lite_0_S_ARLEN[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" Line 1463: Net <axi4lite_0_S_AWLEN[7]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <axi4lite_0>.
    Set property "BOX_TYPE = user_black_box" for instance <SWs_8Bits>.
    Set property "BOX_TYPE = user_black_box" for instance <LEDs_8Bits>.
    Set property "BOX_TYPE = user_black_box" for instance <BTNs_5Bits>.
    Set property "BOX_TYPE = user_black_box" for instance <processing_system7_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_interconnect_1>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_vdma_0>.
    Set property "BOX_TYPE = user_black_box" for instance <v_axi4s_vid_out_0>.
    Set property "BOX_TYPE = user_black_box" for instance <v_tc_0>.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <S_AXI_ARESET_OUT_N> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <S_AXI_BUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <S_AXI_RUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <M_AXI_AWID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <M_AXI_AWLEN> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <M_AXI_AWSIZE> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <M_AXI_AWBURST> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <M_AXI_AWLOCK> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <M_AXI_AWCACHE> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <M_AXI_AWPROT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <M_AXI_AWREGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <M_AXI_AWQOS> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <M_AXI_AWUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <M_AXI_WID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <M_AXI_WLAST> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <M_AXI_WUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <M_AXI_ARID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <M_AXI_ARLEN> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <M_AXI_ARSIZE> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <M_AXI_ARBURST> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <M_AXI_ARLOCK> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <M_AXI_ARCACHE> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <M_AXI_ARPROT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <M_AXI_ARREGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <M_AXI_ARQOS> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <M_AXI_ARUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <S_AXI_CTRL_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <S_AXI_CTRL_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <S_AXI_CTRL_RRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_AW_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_AW_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_AR_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_AR_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_R_BEAT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_W_BEAT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_BID_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_RID_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_SR_SC_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_SR_SC_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_SR_SC_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_SC_SF_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_SC_SF_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_SC_SF_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_SF_CB_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_SF_CB_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_SF_CB_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_CB_MF_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_CB_MF_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_CB_MF_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_MF_MC_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_MF_MC_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_MF_MC_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_MC_MP_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_MC_MP_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_MC_MP_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_MP_MR_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_MP_MR_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_MP_MR_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <IRQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <S_AXI_CTRL_AWREADY> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <S_AXI_CTRL_WREADY> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <S_AXI_CTRL_BVALID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <S_AXI_CTRL_ARREADY> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <S_AXI_CTRL_RVALID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_BID_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1613: Output port <DEBUG_RID_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1821: Output port <GPIO2_IO_O> of the instance <SWs_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1821: Output port <GPIO2_IO_T> of the instance <SWs_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1821: Output port <IP2INTC_Irpt> of the instance <SWs_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1851: Output port <GPIO_IO_T> of the instance <LEDs_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1851: Output port <GPIO2_IO_O> of the instance <LEDs_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1851: Output port <GPIO2_IO_T> of the instance <LEDs_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1851: Output port <IP2INTC_Irpt> of the instance <LEDs_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1881: Output port <GPIO2_IO_O> of the instance <BTNs_5Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1881: Output port <GPIO2_IO_T> of the instance <BTNs_5Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1881: Output port <IP2INTC_Irpt> of the instance <BTNs_5Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <ENET0_GMII_TXD> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <ENET1_GMII_TXD> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <GPIO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <GPIO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SDIO0_DATA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SDIO0_DATA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SDIO0_BUSVOLT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SDIO1_DATA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SDIO1_DATA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SDIO1_BUSVOLT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <TRACE_DATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <USB0_PORT_INDCTL> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <USB1_PORT_INDCTL> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <M_AXI_GP1_ARID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <M_AXI_GP1_AWID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <M_AXI_GP1_WID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <M_AXI_GP1_ARBURST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <M_AXI_GP1_ARLOCK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <M_AXI_GP1_ARSIZE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <M_AXI_GP1_AWBURST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <M_AXI_GP1_AWLOCK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <M_AXI_GP1_AWSIZE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <M_AXI_GP1_ARPROT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <M_AXI_GP1_AWPROT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <M_AXI_GP1_ARADDR> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <M_AXI_GP1_AWADDR> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <M_AXI_GP1_WDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <M_AXI_GP1_ARCACHE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <M_AXI_GP1_ARLEN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <M_AXI_GP1_ARQOS> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <M_AXI_GP1_AWCACHE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <M_AXI_GP1_AWLEN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <M_AXI_GP1_AWQOS> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <M_AXI_GP1_WSTRB> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_GP0_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_GP0_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_GP0_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_GP0_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_GP0_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_GP1_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_GP1_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_GP1_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_GP1_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_GP1_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_ACP_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_ACP_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_ACP_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_ACP_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_ACP_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP0_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP0_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP0_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP0_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP1_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP1_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP1_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP1_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP1_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP1_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP1_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP1_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP1_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP2_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP2_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP2_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP2_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP2_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP2_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP2_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP2_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP2_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP3_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP3_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP3_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP3_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP3_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP3_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP3_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP3_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP3_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <DMA0_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <DMA1_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <DMA2_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <DMA3_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <FTMT_F2P_TRIGACK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <FTMT_P2F_TRIG> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <FTMT_P2F_DEBUG> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <EVENT_STANDBYWFE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <EVENT_STANDBYWFI> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <CAN0_PHY_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <CAN1_PHY_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <ENET0_GMII_TX_EN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <ENET0_GMII_TX_ER> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <ENET0_MDIO_MDC> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <ENET0_MDIO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <ENET0_MDIO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <ENET0_PTP_DELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <ENET0_PTP_DELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <ENET0_PTP_PDELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <ENET0_PTP_PDELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <ENET0_PTP_PDELAY_RESP_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <ENET0_PTP_PDELAY_RESP_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <ENET0_PTP_SYNC_FRAME_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <ENET0_PTP_SYNC_FRAME_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <ENET0_SOF_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <ENET0_SOF_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <ENET1_GMII_TX_EN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <ENET1_GMII_TX_ER> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <ENET1_MDIO_MDC> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <ENET1_MDIO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <ENET1_MDIO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <ENET1_PTP_DELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <ENET1_PTP_DELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <ENET1_PTP_PDELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <ENET1_PTP_PDELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <ENET1_PTP_PDELAY_RESP_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <ENET1_PTP_PDELAY_RESP_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <ENET1_PTP_SYNC_FRAME_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <ENET1_PTP_SYNC_FRAME_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <ENET1_SOF_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <ENET1_SOF_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <I2C0_SDA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <I2C0_SDA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <I2C0_SCL_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <I2C0_SCL_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <I2C1_SDA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <I2C1_SDA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <I2C1_SCL_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <I2C1_SCL_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <PJTAG_TD_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <PJTAG_TD_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SDIO0_CLK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SDIO0_CMD_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SDIO0_CMD_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SDIO0_LED> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SDIO0_BUSPOW> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SDIO1_CLK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SDIO1_CMD_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SDIO1_CMD_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SDIO1_LED> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SDIO1_BUSPOW> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SPI0_SCLK_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SPI0_SCLK_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SPI0_MOSI_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SPI0_MOSI_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SPI0_MISO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SPI0_MISO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SPI0_SS_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SPI0_SS1_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SPI0_SS2_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SPI0_SS_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SPI1_SCLK_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SPI1_SCLK_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SPI1_MOSI_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SPI1_MOSI_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SPI1_MISO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SPI1_MISO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SPI1_SS_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SPI1_SS1_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SPI1_SS2_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <SPI1_SS_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <UART0_DTRN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <UART0_RTSN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <UART0_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <UART1_DTRN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <UART1_RTSN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <UART1_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <TTC0_WAVE0_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <TTC0_WAVE1_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <TTC0_WAVE2_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <TTC1_WAVE0_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <TTC1_WAVE1_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <TTC1_WAVE2_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <WDT_RST_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <TRACE_CTL> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <USB0_VBUS_PWRSELECT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <USB1_VBUS_PWRSELECT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <M_AXI_GP0_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <M_AXI_GP1_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <M_AXI_GP1_ARVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <M_AXI_GP1_AWVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <M_AXI_GP1_BREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <M_AXI_GP1_RREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <M_AXI_GP1_WLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <M_AXI_GP1_WVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_GP0_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_GP0_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_GP0_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_GP0_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_GP0_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_GP0_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_GP0_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_GP1_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_GP1_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_GP1_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_GP1_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_GP1_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_GP1_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_GP1_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_ACP_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_ACP_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_ACP_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_ACP_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_ACP_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_ACP_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_ACP_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP0_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP1_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP1_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP1_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP1_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP1_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP1_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP1_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP2_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP2_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP2_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP2_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP2_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP2_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP2_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP3_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP3_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP3_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP3_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP3_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP3_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <S_AXI_HP3_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <DMA0_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <DMA0_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <DMA0_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <DMA1_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <DMA1_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <DMA1_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <DMA2_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <DMA2_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <DMA2_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <DMA3_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <DMA3_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <DMA3_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <FCLK_CLK3> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <FCLK_CLK2> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <FCLK_RESET3_N> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <FCLK_RESET2_N> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <FCLK_RESET1_N> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <EVENT_EVENTO> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <IRQ_P2F_DMAC_ABORT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <IRQ_P2F_DMAC0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <IRQ_P2F_DMAC1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <IRQ_P2F_DMAC2> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <IRQ_P2F_DMAC3> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <IRQ_P2F_DMAC4> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <IRQ_P2F_DMAC5> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <IRQ_P2F_DMAC6> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <IRQ_P2F_DMAC7> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <IRQ_P2F_SMC> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <IRQ_P2F_QSPI> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <IRQ_P2F_CTI> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <IRQ_P2F_GPIO> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <IRQ_P2F_USB0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <IRQ_P2F_ENET0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <IRQ_P2F_ENET_WAKE0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <IRQ_P2F_SDIO0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <IRQ_P2F_I2C0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <IRQ_P2F_SPI0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <IRQ_P2F_UART0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <IRQ_P2F_CAN0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <IRQ_P2F_USB1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <IRQ_P2F_ENET1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <IRQ_P2F_ENET_WAKE1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <IRQ_P2F_SDIO1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <IRQ_P2F_I2C1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <IRQ_P2F_SPI1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <IRQ_P2F_UART1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 1911: Output port <IRQ_P2F_CAN1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <S_AXI_ARESET_OUT_N> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <M_AXI_ARESET_OUT_N> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <S_AXI_AWREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <S_AXI_WREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <S_AXI_BID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <S_AXI_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <S_AXI_BUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <S_AXI_BVALID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <S_AXI_RID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <S_AXI_RUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <M_AXI_AWREGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <M_AXI_AWUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <M_AXI_WUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <M_AXI_ARREGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <M_AXI_ARUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <S_AXI_CTRL_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <S_AXI_CTRL_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <S_AXI_CTRL_RRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_AW_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_AW_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_AR_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_AR_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_R_BEAT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_W_BEAT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_BID_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_RID_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_SR_SC_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_SR_SC_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_SR_SC_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_SC_SF_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_SC_SF_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_SC_SF_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_SF_CB_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_SF_CB_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_SF_CB_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_CB_MF_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_CB_MF_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_CB_MF_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_MF_MC_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_MF_MC_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_MF_MC_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_MC_MP_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_MC_MP_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_MC_MP_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_MP_MR_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_MP_MR_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_MP_MR_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <IRQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <S_AXI_CTRL_AWREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <S_AXI_CTRL_WREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <S_AXI_CTRL_BVALID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <S_AXI_CTRL_ARREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <S_AXI_CTRL_RVALID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_BID_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2588: Output port <DEBUG_RID_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <m_axi_sg_araddr> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <m_axi_sg_arlen> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <m_axi_sg_arsize> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <m_axi_sg_arburst> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <m_axi_sg_arprot> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <m_axi_sg_arcache> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <m_axis_mm2s_tkeep> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <m_axi_s2mm_awaddr> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <m_axi_s2mm_awlen> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <m_axi_s2mm_awsize> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <m_axi_s2mm_awburst> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <m_axi_s2mm_awprot> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <m_axi_s2mm_awcache> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <m_axi_s2mm_wdata> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <m_axi_s2mm_wstrb> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <mm2s_frame_ptr_out> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <s2mm_frame_ptr_out> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <axi_vdma_tstvec> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <m_axi_sg_arvalid> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <m_axi_sg_rready> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <mm2s_prmry_reset_out_n> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <m_axi_s2mm_awvalid> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <m_axi_s2mm_wlast> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <m_axi_s2mm_wvalid> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <m_axi_s2mm_bready> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <s2mm_prmry_reset_out_n> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <s_axis_s2mm_tready> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <mm2s_fsync_out> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <mm2s_prmtr_update> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <mm2s_buffer_empty> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <mm2s_buffer_almost_empty> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <s2mm_fsync_out> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <s2mm_buffer_full> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <s2mm_buffer_almost_full> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <s2mm_prmtr_update> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <mm2s_introut> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2796: Output port <s2mm_introut> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2896: Output port <video_de> of the instance <v_axi4s_vid_out_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2896: Output port <vtg_ce> of the instance <v_axi4s_vid_out_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2896: Output port <vtg_fsync> of the instance <v_axi4s_vid_out_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2896: Output port <locked> of the instance <v_axi4s_vid_out_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2896: Output port <wr_error> of the instance <v_axi4s_vid_out_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2896: Output port <empty> of the instance <v_axi4s_vid_out_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2926: Output port <intc_if> of the instance <v_tc_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2926: Output port <fsync_out> of the instance <v_tc_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2926: Output port <irq> of the instance <v_tc_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/mp0/MP-0/system/hdl/system.vhd" line 2926: Output port <active_chroma_out> of the instance <v_tc_0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <axi4lite_0_S_ARLEN<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4lite_0_S_AWLEN<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <system> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_processing_system7_0_wrapper.ngc>.
Reading core <../implementation/system_axi4lite_0_wrapper.ngc>.
Reading core <../implementation/system_axi_interconnect_1_wrapper.ngc>.
Reading core <../implementation/system_axi_vdma_0_wrapper.ngc>.
Reading core <../implementation/system_v_axi4s_vid_out_0_wrapper.ngc>.
Reading core <../implementation/system_v_tc_0_wrapper.ngc>.
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Reading Secure Unit <v_tc_0>.
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Reading core <../implementation/system_sws_8bits_wrapper.ngc>.
Reading core <../implementation/system_leds_8bits_wrapper.ngc>.
Reading core <../implementation/system_btns_5bits_wrapper.ngc>.
Loading core <system_processing_system7_0_wrapper> for timing and area information for instance <processing_system7_0>.
Loading core <system_axi4lite_0_wrapper> for timing and area information for instance <axi4lite_0>.
Loading core <system_axi_interconnect_1_wrapper> for timing and area information for instance <axi_interconnect_1>.
Loading core <system_axi_vdma_0_wrapper> for timing and area information for instance <axi_vdma_0>.
Loading core <system_v_axi4s_vid_out_0_wrapper> for timing and area information for instance <v_axi4s_vid_out_0>.
Loading core <system_v_tc_0_wrapper> for timing and area information for instance <v_tc_0>.
Loading core <system_sws_8bits_wrapper> for timing and area information for instance <SWs_8Bits>.
Loading core <system_leds_8bits_wrapper> for timing and area information for instance <LEDs_8Bits>.
Loading core <system_btns_5bits_wrapper> for timing and area information for instance <BTNs_5Bits>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

WARNING:Xst:528 - Multi-source in Unit <system_processing_system7_0_wrapper> on signal <PS_SRSTB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_SRSTB>
   Output port PS7:PSSRSTB of instance <processing_system7_0/processing_system7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <system_processing_system7_0_wrapper> on signal <PS_CLK>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_CLK>
   Output port PS7:PSCLK of instance <processing_system7_0/processing_system7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <system_processing_system7_0_wrapper> on signal <PS_PORB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_PORB>
   Output port PS7:PSPORB of instance <processing_system7_0/processing_system7_0/PS7_i>

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 5.
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5308
#      GND                         : 17
#      INV                         : 215
#      LUT1                        : 81
#      LUT2                        : 412
#      LUT3                        : 517
#      LUT4                        : 847
#      LUT5                        : 826
#      LUT6                        : 1464
#      LUT6_2                      : 11
#      MUXCY                       : 379
#      MUXCY_L                     : 15
#      MUXF7                       : 127
#      MUXF8                       : 24
#      VCC                         : 9
#      XORCY                       : 364
# FlipFlops/Latches                : 4686
#      FD                          : 549
#      FDC                         : 51
#      FDCE                        : 54
#      FDE                         : 1053
#      FDP                         : 39
#      FDR                         : 1084
#      FDRE                        : 1661
#      FDS                         : 147
#      FDSE                        : 48
# RAMS                             : 6
#      RAM32M                      : 2
#      RAM32X1D                    : 1
#      RAMB18E1                    : 2
#      RAMB36E1                    : 1
# Shift Registers                  : 226
#      SRLC16E                     : 196
#      SRLC32E                     : 30
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 52
#      IBUF                        : 3
#      IOBUF                       : 13
#      OBUF                        : 36
# Others                           : 6
#      AND2B1L                     : 4
#      OR2L                        : 1
#      PS7                         : 1

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:            4686  out of  106400     4%  
 Number of Slice LUTs:                 4609  out of  53200     8%  
    Number used as Logic:              4373  out of  53200     8%  
    Number used as Memory:              236  out of  17400     1%  
       Number used as RAM:               10
       Number used as SRL:              226

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   8021
   Number with an unused Flip Flop:    3335  out of   8021    41%  
   Number with an unused LUT:          3412  out of   8021    42%  
   Number of fully used LUT-FF pairs:  1274  out of   8021    15%  
   Number of unique control sets:       207

IO Utilization: 
 Number of IOs:                         179
 Number of bonded IOBs:                  52  out of    200    26%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of    140     1%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                    | Clock buffer(FF name)                                                                                          | Load  |
----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------+
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1>| BUFG                                                                                                           | 4259  |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>| BUFG                                                                                                           | 659   |
v_axi4s_vid_out_0/vtg_fsync                                     | NONE(v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/Mram_fifo_ram)| 1     |
----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                          | Buffer(FF name)                                                                                                | Load  |
--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------+
v_axi4s_vid_out_0/N1(v_axi4s_vid_out_0/XST_VCC:P)       | NONE(v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/Mram_fifo_ram)| 124   |
v_axi4s_vid_out_0/vtg_fsync(v_axi4s_vid_out_0/XST_GND:G)| NONE(v_axi4s_vid_out_0/v_axi4s_vid_out_0/axi4s_vid_out_top_i/out_coupler_i/bridge_async_fifo_2_i/Mram_fifo_ram)| 72    |
--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.203ns (Maximum Frequency: 237.925MHz)
   Minimum input arrival time before clock: 2.278ns
   Maximum output required time after clock: 3.394ns
   Maximum combinational path delay: 0.989ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1>'
  Clock period: 4.006ns (frequency: 249.626MHz)
  Total number of paths / destination ports: 79145 / 9588
-------------------------------------------------------------------------
Delay:               4.006ns (Levels of Logic = 15)
  Source:            axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_full (FF)
  Destination:       axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[7].FDRE_inst (FF)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1> rising
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1> rising

  Data Path: axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_full to axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[7].FDRE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.282   0.739  axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_full (axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_dqual_reg_full)
     LUT5:I0->O            6   0.053   0.446  axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_advance_pipe11 (axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_advance_pipe1)
     LUT4:I3->O           24   0.053   0.631  axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_data2mmap_ready1 (m_axi_mm2s_rready)
     end scope: 'axi_vdma_0:m_axi_mm2s_rready'
     begin scope: 'axi_interconnect_1:S_AXI_RREADY<0>'
     LUT2:I0->O            1   0.053   0.000  axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_WORD_COMPLETED.sel_m_axi_rready1_1 (axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_WORD_COMPLETED.sel_m_axi_rready1_1)
     MUXCY:S->O            4   0.291   0.000  axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst/USE_FPGA.and_inst (axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/word_complete_rest_ready)
     MUXCY:CI->O           9   0.178   0.452  axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst/USE_FPGA.and_inst (axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/word_complete_rest_pop)
     LUT6_2:I3->O5         0   0.129   0.000  axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[0].LUT6_2_inst (axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_di<0>)
     MUXCY:DI->O           1   0.278   0.000  axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[0].and_inst (axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_local_carry<1>)
     MUXCY:CI->O           1   0.015   0.000  axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[1].and_inst (axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_local_carry<2>)
     MUXCY:CI->O           1   0.015   0.000  axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[2].and_inst (axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_local_carry<3>)
     MUXCY:CI->O           1   0.015   0.000  axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[3].and_inst (axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_local_carry<4>)
     MUXCY:CI->O           1   0.015   0.000  axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[4].and_inst (axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_local_carry<5>)
     MUXCY:CI->O           1   0.015   0.000  axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[5].and_inst (axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_local_carry<6>)
     MUXCY:CI->O           1   0.015   0.000  axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[6].and_inst (axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_local_carry<7>)
     XORCY:CI->O           1   0.320   0.000  axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[7].xorcy_inst (axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.length_counter_i<7>)
     FDRE:D                    0.011          axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/USE_FPGA_LENGTH.BIT_LANE[7].FDRE_inst
    ----------------------------------------
    Total                      4.006ns (1.738ns logic, 2.268ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Clock period: 4.203ns (frequency: 237.925MHz)
  Total number of paths / destination ports: 8598 / 1257
-------------------------------------------------------------------------
Delay:               4.203ns (Levels of Logic = 8)
  Source:            SWs_8Bits/SWs_8Bits/ip2bus_rdack_i_D1 (FF)
  Destination:       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: SWs_8Bits/SWs_8Bits/ip2bus_rdack_i_D1 to axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.282   0.505  SWs_8Bits/ip2bus_rdack_i_D1 (SWs_8Bits/ip2bus_rdack_i_D1)
     LUT2:I0->O            2   0.053   0.491  SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1 (S_AXI_ARREADY)
     end scope: 'SWs_8Bits:S_AXI_ARREADY'
     begin scope: 'axi4lite_0:M_AXI_ARREADY<0>'
     LUT4:I2->O            1   0.053   0.739  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1_SW0 (N39)
     LUT6:I0->O            1   0.053   0.725  axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_ARREADY1 (DEBUG_MC_MP_ARADDRCONTROL<1>)
     LUT6:I1->O            1   0.053   0.000  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/gen_fpga.l (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/gen_fpga.l)
     MUXF7:I0->O           3   0.214   0.427  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/o_i)
     LUT6:I5->O            2   0.053   0.491  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1 (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_arready)
     LUT5:I3->O            1   0.053   0.000  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set)
     FDR:D                     0.011          axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    ----------------------------------------
    Total                      4.203ns (0.825ns logic, 3.378ns route)
                                       (19.6% logic, 80.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Total number of paths / destination ports: 491 / 263
-------------------------------------------------------------------------
Offset:              2.278ns (Levels of Logic = 5)
  Source:            processing_system7_0/processing_system7_0/PS7_i:SAXIHP0RLAST (PAD)
  Destination:       axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (FF)
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: processing_system7_0/processing_system7_0/PS7_i:SAXIHP0RLAST to axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PS7:SAXIHP0RLAST       3   0.000   0.000  processing_system7_0/PS7_i (S_AXI_HP0_RLAST)
     end scope: 'processing_system7_0:S_AXI_HP0_RLAST'
     begin scope: 'axi_interconnect_1:M_AXI_RLAST<0>'
     LUT4:I0->O            5   0.053   0.662  axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_data_inst/cmd_ready_i1 (axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.rd_cmd_ready)
     begin scope: 'axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst:RD_EN'
     LUT4:I0->O           12   0.053   0.797  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i)
     LUT6:I1->O            2   0.053   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb3 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb)
     FDP:D                     0.011          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    ----------------------------------------
    Total                      2.278ns (0.819ns logic, 1.459ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1>'
  Total number of paths / destination ports: 286 / 261
-------------------------------------------------------------------------
Offset:              1.472ns (Levels of Logic = 6)
  Source:            axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.new_write_inst/USE_FPGA.or2l_inst1:O (PAD)
  Destination:       axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[4].FDRE_inst (FF)
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1> rising

  Data Path: axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.new_write_inst/USE_FPGA.or2l_inst1:O to axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[4].FDRE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OR2L:O                 5   0.000   0.752  axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.new_write_inst/USE_FPGA.or2l_inst1 (axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/new_write)
     LUT5:I0->O            1   0.053   0.000  axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/hsum_A<0>1 (axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/hsum_A<0>)
     MUXCY:S->O            1   0.291   0.000  axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[0].USE_MUXCY.MUXCY_inst (axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/addr_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[1].USE_MUXCY.MUXCY_inst (axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/addr_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[2].USE_MUXCY.MUXCY_inst (axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/addr_cy<3>)
     MUXCY:CI->O           0   0.015   0.000  axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[3].USE_MUXCY.MUXCY_inst (axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/addr_cy<4>)
     XORCY:CI->O           1   0.320   0.000  axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[4].XORCY_inst (axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/sum_A<4>)
     FDRE:D                    0.011          axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[4].FDRE_inst
    ----------------------------------------
    Total                      1.472ns (0.720ns logic, 0.752ns route)
                                       (48.9% logic, 51.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Total number of paths / destination ports: 516 / 144
-------------------------------------------------------------------------
Offset:              3.394ns (Levels of Logic = 7)
  Source:            SWs_8Bits/SWs_8Bits/ip2bus_wrack_i_D1 (FF)
  Destination:       processing_system7_0/processing_system7_0/PS7_i:MAXIGP0WREADY (PAD)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: SWs_8Bits/SWs_8Bits/ip2bus_wrack_i_D1 to processing_system7_0/processing_system7_0/PS7_i:MAXIGP0WREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.282   0.505  SWs_8Bits/ip2bus_wrack_i_D1 (SWs_8Bits/ip2bus_wrack_i_D1)
     LUT2:I0->O            3   0.053   0.616  SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1 (S_AXI_WREADY)
     end scope: 'SWs_8Bits:S_AXI_WREADY'
     begin scope: 'axi4lite_0:M_AXI_WREADY<0>'
     LUT3:I0->O            1   0.053   0.739  axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1 (DEBUG_MC_MP_WDATACONTROL<1>)
     LUT6:I0->O            1   0.053   0.000  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3 (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l)
     MUXF7:I0->O           3   0.214   0.427  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i)
     LUT5:I4->O            1   0.053   0.399  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1 (DEBUG_SF_CB_WDATACONTROL<1>)
     end scope: 'axi4lite_0:S_AXI_WREADY<0>'
     begin scope: 'processing_system7_0:M_AXI_GP0_WREADY'
    PS7:MAXIGP0WREADY          0.000          processing_system7_0/PS7_i
    ----------------------------------------
    Total                      3.394ns (0.708ns logic, 2.686ns route)
                                       (20.9% logic, 79.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1>'
  Total number of paths / destination ports: 297 / 74
-------------------------------------------------------------------------
Offset:              2.982ns (Levels of Logic = 4)
  Source:            axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/si_register_slice_inst/ar_pipe/storage_data1_25 (FF)
  Destination:       axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst/USE_FPGA.and2b1l_inst:SRI (PAD)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1> rising

  Data Path: axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/si_register_slice_inst/ar_pipe/storage_data1_25 to axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst/USE_FPGA.and2b1l_inst:SRI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.282   0.785  axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/si_register_slice_inst/ar_pipe/storage_data1_25 (axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/si_register_slice_inst/ar_pipe/storage_data1<25>)
     LUT6:I0->O            1   0.053   0.413  axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/n002712_SW0 (N36)
     LUT6:I5->O           12   0.053   0.485  axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/n002713 (axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/n0027)
     LUT3:I2->O           11   0.053   0.805  axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/Mmux_cmd_mask_i111 (axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/Mmux_cmd_mask_i11)
     LUT6:I0->O            0   0.053   0.000  axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst/USE_FPGA.I_n1 (axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst/USE_FPGA.I_n)
    AND2B1L:SRI                0.000          axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst/USE_FPGA.and2b1l_inst
    ----------------------------------------
    Total                      2.982ns (0.494ns logic, 2.488ns route)
                                       (16.6% logic, 83.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 129 / 129
-------------------------------------------------------------------------
Delay:               0.989ns (Levels of Logic = 3)
  Source:            processing_system7_0/processing_system7_0/PS7_i:SAXIHP0BVALID (PAD)
  Destination:       processing_system7_0/processing_system7_0/PS7_i:SAXIHP0BREADY (PAD)

  Data Path: processing_system7_0/processing_system7_0/PS7_i:SAXIHP0BVALID to processing_system7_0/processing_system7_0/PS7_i:SAXIHP0BREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PS7:SAXIHP0BVALID      2   0.000   0.000  processing_system7_0/PS7_i (S_AXI_HP0_BVALID)
     end scope: 'processing_system7_0:S_AXI_HP0_BVALID'
     begin scope: 'axi_interconnect_1:M_AXI_BVALID<0>'
     LUT2:I0->O            8   0.053   0.445  axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT.write_resp_inst/M_AXI_BREADY_I1 (DEBUG_MP_MR_BRESP<1>)
     end scope: 'axi_interconnect_1:M_AXI_BREADY<0>'
     begin scope: 'processing_system7_0:S_AXI_HP0_BREADY'
    PS7:SAXIHP0BREADY          0.000          processing_system7_0/PS7_i
    ----------------------------------------
    Total                      0.989ns (0.544ns logic, 0.445ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>|    4.203|         |         |         |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1>|    1.662|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1>
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>|    1.858|         |         |         |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<1>|    4.006|         |         |         |
v_axi4s_vid_out_0/vtg_fsync                                     |    2.864|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 75.00 secs
Total CPU time to Xst completion: 32.15 secs
 
--> 


Total memory usage is 698420 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :  632 (   0 filtered)

