__design_bin_path=C:/Users/yangz/Desktop/SystemVerilog/top_seg_595
opt_data_elab=C:/Users/yangz/Desktop/SystemVerilog/top_seg_595/work/@_opt2
