INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jzmoolman/project_1/project_1.srcs/sources_1/new/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jzmoolman/project_1/project_1.srcs/sources_1/new/ff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jzmoolman/project_1/project_1.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jzmoolman/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jzmoolman/project_1/project_1.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
