<profile>

<section name = "Vitis HLS Report for 'Block_entry_xb_0_wr_proc'" level="0">
<item name = "Date">Thu Oct  2 21:26:47 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">mhsa_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">versalhbm</item>
<item name = "Target device">xcv80-lsva4737-2MHP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.920 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Block_entry_xb_0_wr_proc_Pipeline_XB_INIT_fu_1236">Block_entry_xb_0_wr_proc_Pipeline_XB_INIT, 770, 770, 3.080 us, 3.080 us, 769, 769, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3_fu_1272">Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3, ?, ?, ?, ?, 0, 0, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1289">Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC, 38, 16390, 0.152 us, 65.560 us, 34, 16386, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK_fu_1391">Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK, 18, 18, 72.000 ns, 72.000 ns, 17, 17, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- HEAD_STREAM">?, ?, ?, -, -, 12, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 86, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 8, 3248, 9246, -</column>
<column name="Memory">0, -, 0, 0, 8</column>
<column name="Multiplexer">-, -, 0, 2879, -</column>
<column name="Register">-, -, 2270, -, -</column>
<specialColumn name="Available SLR">2494, 3616, 1716138, 858069, 641</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, 1, 1</specialColumn>
<specialColumn name="Available">7482, 10848, 5148416, 2574208, 1925</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK_fu_1391">Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK, 0, 0, 9, 2713, 0</column>
<column name="grp_Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3_fu_1272">Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3, 0, 0, 379, 783, 0</column>
<column name="grp_Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1289">Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC, 0, 8, 2848, 5703, 0</column>
<column name="grp_Block_entry_xb_0_wr_proc_Pipeline_XB_INIT_fu_1236">Block_entry_xb_0_wr_proc_Pipeline_XB_INIT, 0, 0, 12, 47, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="v_cache_local_7_i_i_U">Block_entry_xb_0_wr_proc_v_cache_local_7_i_i_RAM_AUTO_1R1W, 0, 0, 0, 1, 4096, 32, 1, 131072</column>
<column name="v_cache_local_6_i_i_U">Block_entry_xb_0_wr_proc_v_cache_local_7_i_i_RAM_AUTO_1R1W, 0, 0, 0, 1, 4096, 32, 1, 131072</column>
<column name="v_cache_local_5_i_i_U">Block_entry_xb_0_wr_proc_v_cache_local_7_i_i_RAM_AUTO_1R1W, 0, 0, 0, 1, 4096, 32, 1, 131072</column>
<column name="v_cache_local_4_i_i_U">Block_entry_xb_0_wr_proc_v_cache_local_7_i_i_RAM_AUTO_1R1W, 0, 0, 0, 1, 4096, 32, 1, 131072</column>
<column name="v_cache_local_3_i_i_U">Block_entry_xb_0_wr_proc_v_cache_local_7_i_i_RAM_AUTO_1R1W, 0, 0, 0, 1, 4096, 32, 1, 131072</column>
<column name="v_cache_local_2_i_i_U">Block_entry_xb_0_wr_proc_v_cache_local_7_i_i_RAM_AUTO_1R1W, 0, 0, 0, 1, 4096, 32, 1, 131072</column>
<column name="v_cache_local_1_i_i_U">Block_entry_xb_0_wr_proc_v_cache_local_7_i_i_RAM_AUTO_1R1W, 0, 0, 0, 1, 4096, 32, 1, 131072</column>
<column name="v_cache_local_0_i_i_U">Block_entry_xb_0_wr_proc_v_cache_local_7_i_i_RAM_AUTO_1R1W, 0, 0, 0, 1, 4096, 32, 1, 131072</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln123_fu_1618_p2">+, 0, 0, 6, 4, 1</column>
<column name="add_ln125_fu_1642_p2">+, 0, 0, 33, 33, 33</column>
<column name="icmp_fu_1585_p2">icmp, 0, 0, 13, 32, 1</column>
<column name="icmp_ln123_fu_1624_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="umax_fu_1591_p3">select, 0, 0, 30, 1, 33</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">5, 9, 1, 9</column>
<column name="ap_done">1, 2, 1, 2</column>
<column name="h_fu_152">8, 2, 4, 8</column>
<column name="mux_case_0288951_i_i_i_reg_1224">32, 2, 32, 64</column>
<column name="mux_case_103321019_i_i_i_reg_816">32, 2, 32, 64</column>
<column name="mux_case_113521051_i_i_i_reg_624">32, 2, 32, 64</column>
<column name="mux_case_12294957_i_i_i_reg_1188">32, 2, 32, 64</column>
<column name="mux_case_1308983_i_i_i_reg_1032">32, 2, 32, 64</column>
<column name="mux_case_13314989_i_i_i_reg_996">32, 2, 32, 64</column>
<column name="mux_case_143341021_i_i_i_reg_804">32, 2, 32, 64</column>
<column name="mux_case_153541053_i_i_i_reg_612">32, 2, 32, 64</column>
<column name="mux_case_16959_i_i_i_reg_1176">32, 2, 32, 64</column>
<column name="mux_case_17991_i_i_i_reg_984">32, 2, 32, 64</column>
<column name="mux_case_181023_i_i_i_reg_792">32, 2, 32, 64</column>
<column name="mux_case_191055_i_i_i_reg_600">32, 2, 32, 64</column>
<column name="mux_case_20961_i_i_i_reg_1164">32, 2, 32, 64</column>
<column name="mux_case_21993_i_i_i_reg_972">32, 2, 32, 64</column>
<column name="mux_case_221025_i_i_i_reg_780">32, 2, 32, 64</column>
<column name="mux_case_231057_i_i_i_reg_588">32, 2, 32, 64</column>
<column name="mux_case_23281015_i_i_i_reg_840">32, 2, 32, 64</column>
<column name="mux_case_24963_i_i_i_reg_1152">32, 2, 32, 64</column>
<column name="mux_case_25995_i_i_i_reg_960">32, 2, 32, 64</column>
<column name="mux_case_261027_i_i_i_reg_768">32, 2, 32, 64</column>
<column name="mux_case_271059_i_i_i_reg_576">32, 2, 32, 64</column>
<column name="mux_case_28965_i_i_i_reg_1140">32, 2, 32, 64</column>
<column name="mux_case_29997_i_i_i_reg_948">32, 2, 32, 64</column>
<column name="mux_case_301029_i_i_i_reg_756">32, 2, 32, 64</column>
<column name="mux_case_311061_i_i_i_reg_564">32, 2, 32, 64</column>
<column name="mux_case_32967_i_i_i_reg_1128">32, 2, 32, 64</column>
<column name="mux_case_33481047_i_i_i_reg_648">32, 2, 32, 64</column>
<column name="mux_case_33999_i_i_i_reg_936">32, 2, 32, 64</column>
<column name="mux_case_341031_i_i_i_reg_744">32, 2, 32, 64</column>
<column name="mux_case_351063_i_i_i_reg_552">32, 2, 32, 64</column>
<column name="mux_case_36969_i_i_i_reg_1116">32, 2, 32, 64</column>
<column name="mux_case_371001_i_i_i_reg_924">32, 2, 32, 64</column>
<column name="mux_case_381033_i_i_i_reg_732">32, 2, 32, 64</column>
<column name="mux_case_391065_i_i_i_reg_540">32, 2, 32, 64</column>
<column name="mux_case_40971_i_i_i_reg_1104">32, 2, 32, 64</column>
<column name="mux_case_411003_i_i_i_reg_912">32, 2, 32, 64</column>
<column name="mux_case_421035_i_i_i_reg_720">32, 2, 32, 64</column>
<column name="mux_case_4290953_i_i_i_reg_1212">32, 2, 32, 64</column>
<column name="mux_case_431067_i_i_i_reg_528">32, 2, 32, 64</column>
<column name="mux_case_44973_i_i_i_reg_1092">32, 2, 32, 64</column>
<column name="mux_case_451005_i_i_i_reg_900">32, 2, 32, 64</column>
<column name="mux_case_461037_i_i_i_reg_708">32, 2, 32, 64</column>
<column name="mux_case_471069_i_i_i_reg_516">32, 2, 32, 64</column>
<column name="mux_case_48975_i_i_i_reg_1080">32, 2, 32, 64</column>
<column name="mux_case_491007_i_i_i_reg_888">32, 2, 32, 64</column>
<column name="mux_case_501039_i_i_i_reg_696">32, 2, 32, 64</column>
<column name="mux_case_511071_i_i_i_reg_504">32, 2, 32, 64</column>
<column name="mux_case_52977_i_i_i_reg_1068">32, 2, 32, 64</column>
<column name="mux_case_531009_i_i_i_reg_876">32, 2, 32, 64</column>
<column name="mux_case_5310985_i_i_i_reg_1020">32, 2, 32, 64</column>
<column name="mux_case_541041_i_i_i_reg_684">32, 2, 32, 64</column>
<column name="mux_case_551073_i_i_i_reg_492">32, 2, 32, 64</column>
<column name="mux_case_56979_i_i_i_reg_1056">32, 2, 32, 64</column>
<column name="mux_case_571011_i_i_i_reg_864">32, 2, 32, 64</column>
<column name="mux_case_581043_i_i_i_reg_672">32, 2, 32, 64</column>
<column name="mux_case_591075_i_i_i_reg_480">32, 2, 32, 64</column>
<column name="mux_case_60981_i_i_i_reg_1044">32, 2, 32, 64</column>
<column name="mux_case_611013_i_i_i_reg_852">32, 2, 32, 64</column>
<column name="mux_case_621045_i_i_i_reg_660">32, 2, 32, 64</column>
<column name="mux_case_631077_i_i_i_reg_468">32, 2, 32, 64</column>
<column name="mux_case_63301017_i_i_i_reg_828">32, 2, 32, 64</column>
<column name="mux_case_73501049_i_i_i_reg_636">32, 2, 32, 64</column>
<column name="mux_case_8292955_i_i_i_reg_1200">32, 2, 32, 64</column>
<column name="mux_case_9312987_i_i_i_reg_1008">32, 2, 32, 64</column>
<column name="v_cache_local_0_i_i_address0">16, 3, 12, 36</column>
<column name="v_cache_local_0_i_i_ce0">1, 3, 1, 3</column>
<column name="v_cache_local_0_i_i_we0">1, 2, 1, 2</column>
<column name="v_cache_local_1_i_i_address0">16, 3, 12, 36</column>
<column name="v_cache_local_1_i_i_ce0">1, 3, 1, 3</column>
<column name="v_cache_local_1_i_i_we0">1, 2, 1, 2</column>
<column name="v_cache_local_2_i_i_address0">16, 3, 12, 36</column>
<column name="v_cache_local_2_i_i_ce0">1, 3, 1, 3</column>
<column name="v_cache_local_2_i_i_we0">1, 2, 1, 2</column>
<column name="v_cache_local_3_i_i_address0">16, 3, 12, 36</column>
<column name="v_cache_local_3_i_i_ce0">1, 3, 1, 3</column>
<column name="v_cache_local_3_i_i_we0">1, 2, 1, 2</column>
<column name="v_cache_local_4_i_i_address0">16, 3, 12, 36</column>
<column name="v_cache_local_4_i_i_ce0">1, 3, 1, 3</column>
<column name="v_cache_local_4_i_i_we0">1, 2, 1, 2</column>
<column name="v_cache_local_5_i_i_address0">16, 3, 12, 36</column>
<column name="v_cache_local_5_i_i_ce0">1, 3, 1, 3</column>
<column name="v_cache_local_5_i_i_we0">1, 2, 1, 2</column>
<column name="v_cache_local_6_i_i_address0">16, 3, 12, 36</column>
<column name="v_cache_local_6_i_i_ce0">1, 3, 1, 3</column>
<column name="v_cache_local_6_i_i_we0">1, 2, 1, 2</column>
<column name="v_cache_local_7_i_i_address0">16, 3, 12, 36</column>
<column name="v_cache_local_7_i_i_ce0">1, 3, 1, 3</column>
<column name="v_cache_local_7_i_i_we0">1, 2, 1, 2</column>
<column name="value_cache_blk_n">1, 2, 1, 2</column>
<column name="xb_0_address1">8, 3, 6, 18</column>
<column name="xb_0_ce1">1, 3, 1, 3</column>
<column name="xb_0_d1">32, 3, 32, 96</column>
<column name="xb_0_we1">1, 3, 1, 3</column>
<column name="xb_10_address1">8, 3, 6, 18</column>
<column name="xb_10_ce1">1, 3, 1, 3</column>
<column name="xb_10_d1">32, 3, 32, 96</column>
<column name="xb_10_we1">1, 3, 1, 3</column>
<column name="xb_11_address1">8, 3, 6, 18</column>
<column name="xb_11_ce1">1, 3, 1, 3</column>
<column name="xb_11_d1">32, 3, 32, 96</column>
<column name="xb_11_we1">1, 3, 1, 3</column>
<column name="xb_12_address1">8, 3, 6, 18</column>
<column name="xb_12_ce1">1, 3, 1, 3</column>
<column name="xb_12_d1">32, 3, 32, 96</column>
<column name="xb_12_we1">1, 3, 1, 3</column>
<column name="xb_13_address1">8, 3, 6, 18</column>
<column name="xb_13_ce1">1, 3, 1, 3</column>
<column name="xb_13_d1">32, 3, 32, 96</column>
<column name="xb_13_we1">1, 3, 1, 3</column>
<column name="xb_14_address1">8, 3, 6, 18</column>
<column name="xb_14_ce1">1, 3, 1, 3</column>
<column name="xb_14_d1">32, 3, 32, 96</column>
<column name="xb_14_we1">1, 3, 1, 3</column>
<column name="xb_15_address1">8, 3, 6, 18</column>
<column name="xb_15_ce1">1, 3, 1, 3</column>
<column name="xb_15_d1">32, 3, 32, 96</column>
<column name="xb_15_we1">1, 3, 1, 3</column>
<column name="xb_1_address1">8, 3, 6, 18</column>
<column name="xb_1_ce1">1, 3, 1, 3</column>
<column name="xb_1_d1">32, 3, 32, 96</column>
<column name="xb_1_we1">1, 3, 1, 3</column>
<column name="xb_2_address1">8, 3, 6, 18</column>
<column name="xb_2_ce1">1, 3, 1, 3</column>
<column name="xb_2_d1">32, 3, 32, 96</column>
<column name="xb_2_we1">1, 3, 1, 3</column>
<column name="xb_3_address1">8, 3, 6, 18</column>
<column name="xb_3_ce1">1, 3, 1, 3</column>
<column name="xb_3_d1">32, 3, 32, 96</column>
<column name="xb_3_we1">1, 3, 1, 3</column>
<column name="xb_4_address1">8, 3, 6, 18</column>
<column name="xb_4_ce1">1, 3, 1, 3</column>
<column name="xb_4_d1">32, 3, 32, 96</column>
<column name="xb_4_we1">1, 3, 1, 3</column>
<column name="xb_5_address1">8, 3, 6, 18</column>
<column name="xb_5_ce1">1, 3, 1, 3</column>
<column name="xb_5_d1">32, 3, 32, 96</column>
<column name="xb_5_we1">1, 3, 1, 3</column>
<column name="xb_6_address1">8, 3, 6, 18</column>
<column name="xb_6_ce1">1, 3, 1, 3</column>
<column name="xb_6_d1">32, 3, 32, 96</column>
<column name="xb_6_we1">1, 3, 1, 3</column>
<column name="xb_7_address1">8, 3, 6, 18</column>
<column name="xb_7_ce1">1, 3, 1, 3</column>
<column name="xb_7_d1">32, 3, 32, 96</column>
<column name="xb_7_we1">1, 3, 1, 3</column>
<column name="xb_8_address1">8, 3, 6, 18</column>
<column name="xb_8_ce1">1, 3, 1, 3</column>
<column name="xb_8_d1">32, 3, 32, 96</column>
<column name="xb_8_we1">1, 3, 1, 3</column>
<column name="xb_9_address1">8, 3, 6, 18</column>
<column name="xb_9_ce1">1, 3, 1, 3</column>
<column name="xb_9_d1">32, 3, 32, 96</column>
<column name="xb_9_we1">1, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln123_reg_2328">4, 0, 4, 0</column>
<column name="add_ln125_reg_2336">33, 0, 33, 0</column>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK_fu_1391_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3_fu_1272_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1289_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Block_entry_xb_0_wr_proc_Pipeline_XB_INIT_fu_1236_ap_start_reg">1, 0, 1, 0</column>
<column name="h_1_reg_2323">4, 0, 4, 0</column>
<column name="h_fu_152">4, 0, 4, 0</column>
<column name="mux_case_0288951_i_i_i_reg_1224">32, 0, 32, 0</column>
<column name="mux_case_103321019_i_i_i_reg_816">32, 0, 32, 0</column>
<column name="mux_case_113521051_i_i_i_reg_624">32, 0, 32, 0</column>
<column name="mux_case_12294957_i_i_i_reg_1188">32, 0, 32, 0</column>
<column name="mux_case_1308983_i_i_i_reg_1032">32, 0, 32, 0</column>
<column name="mux_case_13314989_i_i_i_reg_996">32, 0, 32, 0</column>
<column name="mux_case_143341021_i_i_i_reg_804">32, 0, 32, 0</column>
<column name="mux_case_153541053_i_i_i_reg_612">32, 0, 32, 0</column>
<column name="mux_case_16959_i_i_i_reg_1176">32, 0, 32, 0</column>
<column name="mux_case_17991_i_i_i_reg_984">32, 0, 32, 0</column>
<column name="mux_case_181023_i_i_i_reg_792">32, 0, 32, 0</column>
<column name="mux_case_191055_i_i_i_reg_600">32, 0, 32, 0</column>
<column name="mux_case_20961_i_i_i_reg_1164">32, 0, 32, 0</column>
<column name="mux_case_21993_i_i_i_reg_972">32, 0, 32, 0</column>
<column name="mux_case_221025_i_i_i_reg_780">32, 0, 32, 0</column>
<column name="mux_case_231057_i_i_i_reg_588">32, 0, 32, 0</column>
<column name="mux_case_23281015_i_i_i_reg_840">32, 0, 32, 0</column>
<column name="mux_case_24963_i_i_i_reg_1152">32, 0, 32, 0</column>
<column name="mux_case_25995_i_i_i_reg_960">32, 0, 32, 0</column>
<column name="mux_case_261027_i_i_i_reg_768">32, 0, 32, 0</column>
<column name="mux_case_271059_i_i_i_reg_576">32, 0, 32, 0</column>
<column name="mux_case_28965_i_i_i_reg_1140">32, 0, 32, 0</column>
<column name="mux_case_29997_i_i_i_reg_948">32, 0, 32, 0</column>
<column name="mux_case_301029_i_i_i_reg_756">32, 0, 32, 0</column>
<column name="mux_case_311061_i_i_i_reg_564">32, 0, 32, 0</column>
<column name="mux_case_32967_i_i_i_reg_1128">32, 0, 32, 0</column>
<column name="mux_case_33481047_i_i_i_reg_648">32, 0, 32, 0</column>
<column name="mux_case_33999_i_i_i_reg_936">32, 0, 32, 0</column>
<column name="mux_case_341031_i_i_i_reg_744">32, 0, 32, 0</column>
<column name="mux_case_351063_i_i_i_reg_552">32, 0, 32, 0</column>
<column name="mux_case_36969_i_i_i_reg_1116">32, 0, 32, 0</column>
<column name="mux_case_371001_i_i_i_reg_924">32, 0, 32, 0</column>
<column name="mux_case_381033_i_i_i_reg_732">32, 0, 32, 0</column>
<column name="mux_case_391065_i_i_i_reg_540">32, 0, 32, 0</column>
<column name="mux_case_40971_i_i_i_reg_1104">32, 0, 32, 0</column>
<column name="mux_case_411003_i_i_i_reg_912">32, 0, 32, 0</column>
<column name="mux_case_421035_i_i_i_reg_720">32, 0, 32, 0</column>
<column name="mux_case_4290953_i_i_i_reg_1212">32, 0, 32, 0</column>
<column name="mux_case_431067_i_i_i_reg_528">32, 0, 32, 0</column>
<column name="mux_case_44973_i_i_i_reg_1092">32, 0, 32, 0</column>
<column name="mux_case_451005_i_i_i_reg_900">32, 0, 32, 0</column>
<column name="mux_case_461037_i_i_i_reg_708">32, 0, 32, 0</column>
<column name="mux_case_471069_i_i_i_reg_516">32, 0, 32, 0</column>
<column name="mux_case_48975_i_i_i_reg_1080">32, 0, 32, 0</column>
<column name="mux_case_491007_i_i_i_reg_888">32, 0, 32, 0</column>
<column name="mux_case_501039_i_i_i_reg_696">32, 0, 32, 0</column>
<column name="mux_case_511071_i_i_i_reg_504">32, 0, 32, 0</column>
<column name="mux_case_52977_i_i_i_reg_1068">32, 0, 32, 0</column>
<column name="mux_case_531009_i_i_i_reg_876">32, 0, 32, 0</column>
<column name="mux_case_5310985_i_i_i_reg_1020">32, 0, 32, 0</column>
<column name="mux_case_541041_i_i_i_reg_684">32, 0, 32, 0</column>
<column name="mux_case_551073_i_i_i_reg_492">32, 0, 32, 0</column>
<column name="mux_case_56979_i_i_i_reg_1056">32, 0, 32, 0</column>
<column name="mux_case_571011_i_i_i_reg_864">32, 0, 32, 0</column>
<column name="mux_case_581043_i_i_i_reg_672">32, 0, 32, 0</column>
<column name="mux_case_591075_i_i_i_reg_480">32, 0, 32, 0</column>
<column name="mux_case_60981_i_i_i_reg_1044">32, 0, 32, 0</column>
<column name="mux_case_611013_i_i_i_reg_852">32, 0, 32, 0</column>
<column name="mux_case_621045_i_i_i_reg_660">32, 0, 32, 0</column>
<column name="mux_case_631077_i_i_i_reg_468">32, 0, 32, 0</column>
<column name="mux_case_63301017_i_i_i_reg_828">32, 0, 32, 0</column>
<column name="mux_case_73501049_i_i_i_reg_636">32, 0, 32, 0</column>
<column name="mux_case_8292955_i_i_i_reg_1200">32, 0, 32, 0</column>
<column name="mux_case_9312987_i_i_i_reg_1008">32, 0, 32, 0</column>
<column name="sext_ln69_reg_2304">33, 0, 33, 0</column>
<column name="tmp_24_reg_2318">33, 0, 37, 4</column>
<column name="tmp_reg_2309">1, 0, 1, 0</column>
<column name="tmp_s_reg_2313">33, 0, 39, 6</column>
<column name="value_cache_read_reg_2299">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Block_entry_xb_0_wr_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Block_entry_xb_0_wr_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Block_entry_xb_0_wr_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Block_entry_xb_0_wr_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Block_entry_xb_0_wr_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Block_entry_xb_0_wr_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Block_entry_xb_0_wr_proc, return value</column>
<column name="p_read">in, 32, ap_none, p_read, scalar</column>
<column name="p_read1">in, 33, ap_none, p_read1, scalar</column>
<column name="xb_15_address1">out, 6, ap_memory, xb_15, array</column>
<column name="xb_15_ce1">out, 1, ap_memory, xb_15, array</column>
<column name="xb_15_we1">out, 1, ap_memory, xb_15, array</column>
<column name="xb_15_d1">out, 32, ap_memory, xb_15, array</column>
<column name="xb_14_address1">out, 6, ap_memory, xb_14, array</column>
<column name="xb_14_ce1">out, 1, ap_memory, xb_14, array</column>
<column name="xb_14_we1">out, 1, ap_memory, xb_14, array</column>
<column name="xb_14_d1">out, 32, ap_memory, xb_14, array</column>
<column name="xb_13_address1">out, 6, ap_memory, xb_13, array</column>
<column name="xb_13_ce1">out, 1, ap_memory, xb_13, array</column>
<column name="xb_13_we1">out, 1, ap_memory, xb_13, array</column>
<column name="xb_13_d1">out, 32, ap_memory, xb_13, array</column>
<column name="xb_12_address1">out, 6, ap_memory, xb_12, array</column>
<column name="xb_12_ce1">out, 1, ap_memory, xb_12, array</column>
<column name="xb_12_we1">out, 1, ap_memory, xb_12, array</column>
<column name="xb_12_d1">out, 32, ap_memory, xb_12, array</column>
<column name="xb_11_address1">out, 6, ap_memory, xb_11, array</column>
<column name="xb_11_ce1">out, 1, ap_memory, xb_11, array</column>
<column name="xb_11_we1">out, 1, ap_memory, xb_11, array</column>
<column name="xb_11_d1">out, 32, ap_memory, xb_11, array</column>
<column name="xb_10_address1">out, 6, ap_memory, xb_10, array</column>
<column name="xb_10_ce1">out, 1, ap_memory, xb_10, array</column>
<column name="xb_10_we1">out, 1, ap_memory, xb_10, array</column>
<column name="xb_10_d1">out, 32, ap_memory, xb_10, array</column>
<column name="xb_9_address1">out, 6, ap_memory, xb_9, array</column>
<column name="xb_9_ce1">out, 1, ap_memory, xb_9, array</column>
<column name="xb_9_we1">out, 1, ap_memory, xb_9, array</column>
<column name="xb_9_d1">out, 32, ap_memory, xb_9, array</column>
<column name="xb_8_address1">out, 6, ap_memory, xb_8, array</column>
<column name="xb_8_ce1">out, 1, ap_memory, xb_8, array</column>
<column name="xb_8_we1">out, 1, ap_memory, xb_8, array</column>
<column name="xb_8_d1">out, 32, ap_memory, xb_8, array</column>
<column name="xb_7_address1">out, 6, ap_memory, xb_7, array</column>
<column name="xb_7_ce1">out, 1, ap_memory, xb_7, array</column>
<column name="xb_7_we1">out, 1, ap_memory, xb_7, array</column>
<column name="xb_7_d1">out, 32, ap_memory, xb_7, array</column>
<column name="xb_6_address1">out, 6, ap_memory, xb_6, array</column>
<column name="xb_6_ce1">out, 1, ap_memory, xb_6, array</column>
<column name="xb_6_we1">out, 1, ap_memory, xb_6, array</column>
<column name="xb_6_d1">out, 32, ap_memory, xb_6, array</column>
<column name="xb_5_address1">out, 6, ap_memory, xb_5, array</column>
<column name="xb_5_ce1">out, 1, ap_memory, xb_5, array</column>
<column name="xb_5_we1">out, 1, ap_memory, xb_5, array</column>
<column name="xb_5_d1">out, 32, ap_memory, xb_5, array</column>
<column name="xb_4_address1">out, 6, ap_memory, xb_4, array</column>
<column name="xb_4_ce1">out, 1, ap_memory, xb_4, array</column>
<column name="xb_4_we1">out, 1, ap_memory, xb_4, array</column>
<column name="xb_4_d1">out, 32, ap_memory, xb_4, array</column>
<column name="xb_3_address1">out, 6, ap_memory, xb_3, array</column>
<column name="xb_3_ce1">out, 1, ap_memory, xb_3, array</column>
<column name="xb_3_we1">out, 1, ap_memory, xb_3, array</column>
<column name="xb_3_d1">out, 32, ap_memory, xb_3, array</column>
<column name="xb_2_address1">out, 6, ap_memory, xb_2, array</column>
<column name="xb_2_ce1">out, 1, ap_memory, xb_2, array</column>
<column name="xb_2_we1">out, 1, ap_memory, xb_2, array</column>
<column name="xb_2_d1">out, 32, ap_memory, xb_2, array</column>
<column name="xb_1_address1">out, 6, ap_memory, xb_1, array</column>
<column name="xb_1_ce1">out, 1, ap_memory, xb_1, array</column>
<column name="xb_1_we1">out, 1, ap_memory, xb_1, array</column>
<column name="xb_1_d1">out, 32, ap_memory, xb_1, array</column>
<column name="xb_0_address1">out, 6, ap_memory, xb_0, array</column>
<column name="xb_0_ce1">out, 1, ap_memory, xb_0, array</column>
<column name="xb_0_we1">out, 1, ap_memory, xb_0, array</column>
<column name="xb_0_d1">out, 32, ap_memory, xb_0, array</column>
<column name="p_read2">in, 32, ap_none, p_read2, scalar</column>
<column name="att_0_address0">out, 9, ap_memory, att_0, array</column>
<column name="att_0_ce0">out, 1, ap_memory, att_0, array</column>
<column name="att_0_q0">in, 32, ap_memory, att_0, array</column>
<column name="att_1_address0">out, 9, ap_memory, att_1, array</column>
<column name="att_1_ce0">out, 1, ap_memory, att_1, array</column>
<column name="att_1_q0">in, 32, ap_memory, att_1, array</column>
<column name="att_2_address0">out, 9, ap_memory, att_2, array</column>
<column name="att_2_ce0">out, 1, ap_memory, att_2, array</column>
<column name="att_2_q0">in, 32, ap_memory, att_2, array</column>
<column name="att_3_address0">out, 9, ap_memory, att_3, array</column>
<column name="att_3_ce0">out, 1, ap_memory, att_3, array</column>
<column name="att_3_q0">in, 32, ap_memory, att_3, array</column>
<column name="att_4_address0">out, 9, ap_memory, att_4, array</column>
<column name="att_4_ce0">out, 1, ap_memory, att_4, array</column>
<column name="att_4_q0">in, 32, ap_memory, att_4, array</column>
<column name="att_5_address0">out, 9, ap_memory, att_5, array</column>
<column name="att_5_ce0">out, 1, ap_memory, att_5, array</column>
<column name="att_5_q0">in, 32, ap_memory, att_5, array</column>
<column name="att_6_address0">out, 9, ap_memory, att_6, array</column>
<column name="att_6_ce0">out, 1, ap_memory, att_6, array</column>
<column name="att_6_q0">in, 32, ap_memory, att_6, array</column>
<column name="att_7_address0">out, 9, ap_memory, att_7, array</column>
<column name="att_7_ce0">out, 1, ap_memory, att_7, array</column>
<column name="att_7_q0">in, 32, ap_memory, att_7, array</column>
<column name="att_8_address0">out, 9, ap_memory, att_8, array</column>
<column name="att_8_ce0">out, 1, ap_memory, att_8, array</column>
<column name="att_8_q0">in, 32, ap_memory, att_8, array</column>
<column name="att_9_address0">out, 9, ap_memory, att_9, array</column>
<column name="att_9_ce0">out, 1, ap_memory, att_9, array</column>
<column name="att_9_q0">in, 32, ap_memory, att_9, array</column>
<column name="att_10_address0">out, 9, ap_memory, att_10, array</column>
<column name="att_10_ce0">out, 1, ap_memory, att_10, array</column>
<column name="att_10_q0">in, 32, ap_memory, att_10, array</column>
<column name="att_11_address0">out, 9, ap_memory, att_11, array</column>
<column name="att_11_ce0">out, 1, ap_memory, att_11, array</column>
<column name="att_11_q0">in, 32, ap_memory, att_11, array</column>
<column name="value_cache_dout">in, 64, ap_fifo, value_cache, pointer</column>
<column name="value_cache_empty_n">in, 1, ap_fifo, value_cache, pointer</column>
<column name="value_cache_read">out, 1, ap_fifo, value_cache, pointer</column>
<column name="value_cache_num_data_valid">in, 3, ap_fifo, value_cache, pointer</column>
<column name="value_cache_fifo_cap">in, 3, ap_fifo, value_cache, pointer</column>
<column name="m_axi_gmem3_0_AWVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_AWREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_AWADDR">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_AWID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_AWLEN">out, 32, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_AWSIZE">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_AWBURST">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_AWLOCK">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_AWCACHE">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_AWPROT">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_AWQOS">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_AWREGION">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_AWUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_WVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_WREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_WDATA">out, 32, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_WSTRB">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_WLAST">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_WID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_WUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_ARVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_ARREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_ARADDR">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_ARID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_ARLEN">out, 32, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_ARSIZE">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_ARBURST">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_ARLOCK">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_ARCACHE">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_ARPROT">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_ARQOS">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_ARREGION">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_ARUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_RVALID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_RREADY">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_RDATA">in, 32, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_RLAST">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_RID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_RFIFONUM">in, 13, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_RUSER">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_RRESP">in, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_BVALID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_BREADY">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_BRESP">in, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_BID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_0_BUSER">in, 1, m_axi, gmem3, pointer</column>
</table>
</item>
</section>
</profile>
