Determining compilation order of HDL files
Analyzing Verilog file xor_8_1.vf
Analyzing Verilog file mux_8b.vf
Analyzing Verilog file xor_32_1.vf
Analyzing Verilog file mux32b.vf
Analyzing Verilog file alu_1b.vf
Analyzing Verilog file zero.v
Analyzing Verilog file xor_64_1.vf
Analyzing Verilog file shifter.v
Analyzing Verilog file mux64b.vf
Analyzing Verilog file byte_comp_mask.vf
Analyzing Verilog file alu_op.vf
Analyzing Verilog file alu_8_overflow.vf
Analyzing Verilog file alu_8.vf
Analyzing Verilog file alu_64.vf
Analyzing Verilog file alu_64tb.tfw
Analyzing Verilog file C:/Xilinx/10.1/ISE/verilog/src/glbl.v
Saving Verilog parse-tree work.xor_8_1 into
z:/vm_share/533_lab5/alu_64/isim/work/xor_8_1.sdb
Saving Verilog parse-tree work.mux_8b into
z:/vm_share/533_lab5/alu_64/isim/work/mux_8b.sdb
Saving Verilog parse-tree work.xor_32_1 into
z:/vm_share/533_lab5/alu_64/isim/work/xor_32_1.sdb
Saving Verilog parse-tree work.mux32b into
z:/vm_share/533_lab5/alu_64/isim/work/mux32b.sdb
Saving Verilog parse-tree work.alu_1b into
z:/vm_share/533_lab5/alu_64/isim/work/alu_1b.sdb
Saving Verilog parse-tree work.zero into
z:/vm_share/533_lab5/alu_64/isim/work/zero.sdb
Saving Verilog parse-tree work.xor_64_1 into
z:/vm_share/533_lab5/alu_64/isim/work/xor_64_1.sdb
Saving Verilog parse-tree work.shifter into
z:/vm_share/533_lab5/alu_64/isim/work/shifter.sdb
Saving Verilog parse-tree work.mux64b into
z:/vm_share/533_lab5/alu_64/isim/work/mux64b.sdb
Saving Verilog parse-tree work.AND8_MXILINX_byte_comp_mask into
z:/vm_share/533_lab5/alu_64/isim/work/@a@n@d8_@m@x@i@l@i@n@x_byte_comp_mask.sdb
Saving Verilog parse-tree work.byte_comp_mask into
z:/vm_share/533_lab5/alu_64/isim/work/byte_comp_mask.sdb
Saving Verilog parse-tree work.alu_op into
z:/vm_share/533_lab5/alu_64/isim/work/alu_op.sdb
Saving Verilog parse-tree work.alu_8_overflow into
z:/vm_share/533_lab5/alu_64/isim/work/alu_8_overflow.sdb
Saving Verilog parse-tree work.alu_8 into
z:/vm_share/533_lab5/alu_64/isim/work/alu_8.sdb
Saving Verilog parse-tree work.AND8_MXILINX_alu_64 into
z:/vm_share/533_lab5/alu_64/isim/work/@a@n@d8_@m@x@i@l@i@n@x_alu_64.sdb
Saving Verilog parse-tree work.alu_64 into
z:/vm_share/533_lab5/alu_64/isim/work/alu_64.sdb
Saving Verilog parse-tree work.alu_64tb into
z:/vm_share/533_lab5/alu_64/isim/work/alu_64tb.sdb
Saving Verilog parse-tree work.glbl into
z:/vm_share/533_lab5/alu_64/isim/work/glbl.sdb
Starting static elaboration
Restoring Verilog parse-tree unisims_ver.AND2 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.XOR2 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.OR3 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.INV from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.OR2 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.MUXF5 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.AND3B1 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.AND4B3 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.AND4B2 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.GND from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.AND3B2 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.FMAP from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.AND4 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.OR2B1 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Completed static elaboration
Fuse Memory Usage: 54152 Kb
Fuse CPU Usage: 452 ms
Compiling module glbl
Compiling module AND2
Compiling module XOR2
Compiling module OR3
Compiling module INV
Compiling module OR2
Compiling module alu_1b
Compiling module alu_8
Compiling module MUXF5
Compiling module mux_8b
Compiling module mux32b
Compiling module mux64b
Compiling module xor_8_1
Compiling module xor_32_1
Compiling module xor_64_1
Compiling module shifter
Compiling module AND3B1
Compiling module AND4B3
Compiling module AND4B2
Compiling module GND
Compiling module AND3B2
Compiling module alu_op
Compiling module FMAP
Compiling module AND4
Compiling module AND8_MXILINX_byte_comp_mask
Compiling module OR2B1
Compiling module byte_comp_mask
Compiling module AND8_MXILINX_alu_64
Compiling module alu_8_overflow
Compiling module zero
Compiling module alu_64
Compiling module alu_64tb
Compiled 32 Verilog Units
Built simulation executable alu_64tb_isim_beh.exe
Fuse Memory Usage: 55436 Kb
Fuse CPU Usage: 1061 ms
