<?xml version="1.0" encoding="utf-8" ?>
<ftoolRoot version="17">
	<ProgSettings>
		<GenIntermediateFiles value="true"/>
		<BuildOutputFilename value="$DestDir\outimage.bin"/>
		<BuildCompactImage value="false"/>
		<RegionOrder value="3241"/>
		<Platform value="5"/>
	</ProgSettings>
	<Chipset>
		<Region0 name="Descriptor Region">
			<RegionLength value="0x00000000" edit="true" visible="true" name="Descriptor region length" help_text="If non-zero, specifies the length of the Descriptor region."/>
			<Enabled value="true" edit="false" visible="false" name="" help_text=""/>
			<Signature value="0x0FF0A55A" edit="false" visible="false" name="Signature" help_text="Must be 0x0ff0a55a."/>
			<DescriptorMap name="Descriptor Map">
				<NumComponents value="2" edit="true" visible="true" name="Number of Flash Components" help_text="Number Of Components (NC). This field identifies the total number of Flash Components. Each supported Flash Component requires a separate chip select. 00 = 1 Component and GPIO58 defaults as GPO.  01 = 2 Components and GPIO58 defaults as native functionality, SPI_CS1#."/>
				<ComponentBaseAddr value="0x00000001" edit="false" visible="true" name="Component Base Address" help_text="Identifies address bits [11:4] for the Component portion of the Flash Descriptor."/>
				<RegionBaseAddr value="0x00000004" edit="false" visible="true" name="Region base address" help_text="Flash Region Base Address (FRBA). This identifies address bits [11:4] for the Region portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0."/>
				<NumMasters value="2" edit="false" visible="true" name="Number of Masters" help_text="Number Of Masters (NM). This field identifies the total number of Flash Regions. This number is 0's based."/>
				<MasterBaseAddr value="0x00000006" edit="false" visible="true" name="Master base address" help_text="Identifies address bits [11:4] for the Master portion of the Flash Descriptor."/>
				<IchStrapLength value="3" edit="true" visible="true" name="Number of ICH straps" help_text="ICH Strap Length (ISL). Identifies the 1s based number of Dwords of ICH Straps to be read, up to 255 DWs (1KB) max. A setting of all 0's indicates there are no ICH DW straps."/>
				<IchBaseAddr value="0x00000010" edit="false" visible="true" name="ICH straps base address" help_text="Flash ICH Strap Base Address (FISBA). This identifies address bits [11:4] for the ICH Strap portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0. For validation purposes, the recommended FISBA is 0x10."/>
				<MchStrapLength value="1" edit="false" visible="true" name="Number of MCH straps" help_text="The number of MCH straps to be read. Valid values are 0 to 255."/>
				<MchBaseAddr value="0x00000020" edit="false" visible="true" name="MCH straps base address" help_text="Flash Master Base Address (FMBA). This identifies address bits [11:4] for the Master portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0. A recommended FMBA is 06h."/>
			</DescriptorMap>
			<Component name="Component Section">
				<ReadStatusFreq value="20MHz" value_list="20MHz,,33MHz" edit="true" visible="true" name="Read ID and Read Status clock frequency"
					 help_text="If more that one Flash component exists, this field must be the lowest common frequency of the different components."/>
				<WriteEraseFreq value="20MHz" value_list="20MHz,,33MHz" edit="true" visible="true" name="Write and erase clock frequency"
					 help_text="If more that one Flash component exists, this field must be the lowest common frequency of the different components."/>
				<FastReadFreq value="33MHz" value_list="20MHz,,33MHz" edit="true" visible="true" name="Fast read clock frequency"
					 help_text="This field is undefined if the Fast Read Support is set to false."/>
				<FastReadSupport value="true" edit="true" visible="true" name="Fast read support" help_text="Enables/disables Fast Read support."/>
				<ReadFreq value="20MHz" value_list="20MHz" edit="true" visible="true" name="Read clock frequency"
					 help_text="Sets the Flash read frequency"/>
				<DensityComp1 value="2MB" value_list="512KB,,1MB,,2MB,,4MB,,8MB,,16MB" edit="true" visible="true"
					 name="Flash component 1 density" help_text="This field identifies the size of the 1st Flash component."/>
				<DensityComp2 value="2MB" value_list="512KB,,1MB,,2MB,,4MB,,8MB,,16MB" edit="true" visible="true"
					 name="Flash component 2 density" help_text="This field identifies the size of the 2nd Flash component."/>
				<InvalidInst0 value="0" edit="true" visible="true" name="Invalid Instruction 0" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/>
				<InvalidInst1 value="0" edit="true" visible="true" name="Invalid Instruction 1" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/>
				<InvalidInst2 value="0" edit="true" visible="true" name="Invalid Instruction 2" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/>
				<InvalidInst3 value="0" edit="true" visible="true" name="Invalid Instruction 3" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/>
				<FlashPartitionBndry value="0x00000000" edit="false" visible="true" name="Flash Partition Boundary" help_text="The FPBA build settings are configurable in Build -> Build Settings."/>
				<LowerFlashEraseSize value="0x00000" edit="false" visible="false" name="Lower Flash Erase Size" help_text="For Asymmetric flash parts, this is the lower of the two erase sizes."/>
				<UpperFlashEraseSize value="0x00000" edit="false" visible="false" name="Upper Flash Erase Size" help_text="For Asymmetric flash parts, this is the upper of the two erase sizes."/>
			</Component>
			<MasterSection name="Master Access Section">
				<Master name="CPU/BIOS">
					<PciBus value="0" edit="false" visible="true" name="PCI Bus ID" help_text=""/>
					<PciDevice value="0" edit="false" visible="true" name="PCI Device ID" help_text=""/>
					<PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/>
					<ReadAccess value="0x00" edit="true" visible="true" name="Read access" help_text="Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted. Flmstr1[23:16] "/>
					<WriteAccess value="0x00" edit="true" visible="true" name="Write access" help_text="Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted. Flmstr1[31:24] "/>
				</Master>
				<Master name="Manageability Engine (ME)">
					<PciBus value="0" edit="false" visible="true" name="PCI Bus ID" help_text=""/>
					<PciDevice value="0" edit="false" visible="true" name="PCI Device ID" help_text=""/>
					<PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/>
					<ReadAccess value="0x00" edit="true" visible="true" name="Read access" help_text="Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted. Flmstr2[23:16] "/>
					<WriteAccess value="0x00" edit="true" visible="true" name="Write access" help_text="Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted. Flmstr2[31:24] "/>
				</Master>
				<Master name="GbE LAN">
					<PciBus value="2" edit="false" visible="true" name="PCI Bus ID" help_text=""/>
					<PciDevice value="3" edit="false" visible="true" name="PCI Device ID" help_text=""/>
					<PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/>
					<ReadAccess value="0x00" edit="true" visible="true" name="Read access" help_text="Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted. Flmstr3[23:16] "/>
					<WriteAccess value="0x00" edit="true" visible="true" name="Write access" help_text="Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted. Flmstr3[31:24] "/>
				</Master>
			</MasterSection>
			<IchStrap0_Ich10 name="ICH Strap 0">
				<MeSmBus2Addr value="0x00" edit="true" visible="true" name="SmBus 2 address (7-bit)" help_text="The ME SmBus 2 7-bit address."/>
				<DmiReqIdDisable value="false" edit="true" visible="true" name="DMI RequesterID Security Check Disable"
					 help_text="false = DMI RequesterID Security Checks are enabled. true = DMI RequesterID Security Checks are disabled and no Requester ID checking is done on accesses from DMI. The primary purpose of this strap is to support server environments with multiple CPU's that each have a different RequesterID that can each access the Flash."/>
				<MeSmBus2Sel value="1 (SmLink pins)" value_list="0 (SmBus pins),,1 (SmLink pins)" edit="true"
					 visible="true" name="SmBus 2 Select" help_text="Specifies whether the ME SmBus Controller 2 is connected to the SmBus pins or the SmLink pins."/>
				<IntegratedGbeOrPcieSel value="Integrated GbE" value_list="PCI Express,,Integrated GbE" edit="true" visible="true"
					 name="Integrated GbE or PCI Express select" help_text="Defines what PCIe Port 6 is used for."/>
				<BmcMode value="false" edit="true" visible="true" name="BmcMode" help_text="If true, device is in BMC mode.  If IntelÂ® AMT or ASF2 using Intel integrated LAN then this should be false."/>
				<MeSmBusAddr value="0x64" edit="true" visible="true" name="SmBus address (7-bit)" help_text="The ME SmBus 7-bit address."/>
				<MeSmBus2Addr value="0x00" edit="true" visible="true" name="SmBus 2 address (7-bit)" help_text="The ME SmBus 2 7-bit address."/>
				<MeSmBus2Sel value="1 (SmLink pins)" value_list="0 (SmBus pins),,1 (SmLink pins)" edit="true"
					 visible="true" name="SmBus 2 Select" help_text="Specifies whether the ME SmBus Controller 2 is connected to the SmBus pins or the SmLink pins."/>
				<TcoMode value="Advanced TCO Mode (TCO Slave is muxed into SMBus pins)" value_list="Advanced TCO Mode (TCO Slave is muxed into SMBus pins),,Legacy/Compatible Mode (TCO Slave is muxed into SMLink pins)"
					 edit="true" visible="true" name="TCO Mode" help_text="Sets the value in SMBus TCO Mode register in SmBus Auxillary Status."/>
            	<TripPointSelect value="true" edit="true" visible="true" name="Trip Point Select" help_text="false the NJCLK input puffer is matched to 3.3v signal from the external PHY device. true it is matched to 1.8v." />					 
                <MeDisable value="true" edit="true" visible="true" name="ME disable" help_text="If true, ME is disabled. This will automatically be set false when ME region data is specified." />            	
			</IchStrap0_Ich10>
			<IchStrap0 name="ICH Strap 0">
				<CPUPWRGDtoRSTDis value="true" edit="true" visible="true" name="CPU PWRGD-to-RST# WD Timer Disable"
					 help_text="false - The ICH enables the CPUPWRGD-to-CPURST# rising edge watchdog timer. true - The ICH disables the CPUPWRGD-to-CPURST# rising edge watchdog timer."/>
				<CPUPWRGDStretchDis value="true" edit="true" visible="true" name="CPU PWRGD Stretching WD Timer Disable"
					 help_text="false - The ICH enables the CPUPWRGD Deassertion Stretching watchdog timer. true - The ICH disables the CPUPWRGD Deassertion Stretching watchdog timer."/>
				<DmiReqIdDisable value="true" edit="true" visible="true" name="DMI RequesterID Security Check Disable"
					 help_text="false = DMI RequesterID Security Checks are enabled. true = DMI RequesterID Security Checks are disabled and no Requester ID checking is done on accesses from DMI. The primary purpose of this strap is to support server environments with multiple CPU's that each have a different RequesterID that can each access the Flash."/>
				<LanPhyPcGp12Sel value="1 (Native mode)" value_list="0 (General Purpose input),,1 (Native mode)" edit="true"
					 visible="true" name="LANPHYPC_GP12_SEL" help_text="Set to 0 for GP12 to be used as GPIO (General Purpose Input/Output), or 1 for GP12 to be used for native mode as LAN_PHYPC for 82566 LCD device"/>
				<IntegratedGbeOrPcieSel value="Integrated GbE" value_list="PCI Express,,Integrated GbE" edit="true" visible="true"
					 name="Integrated GbE or PCI Express select" help_text="Defines what PCIe Port 6 is used for."/>
				<TcoModeSlave value="Connected to SMBus Pins" value_list="Connected to SMBus Pins,,Connected to SMLink Pins"
					 edit="true" visible="true" name="TCO Slave Select" help_text="Configures whether TCO Slave is connected to SMBus or SMLink pins."/>
				<CLinkVrefSelect value="false" edit="true" visible="true" name="CLINK Vref Select" help_text="false - Use the Internal CLink Vref (default). true - Use External CLink Vref."/>
				<DmiRxEscVoltage value="1.2V" value_list="1.5V,,1.2V" edit="true" visible="true" name="DMI Rx ESD Bias Voltage Default"
					 help_text="This soft strap controls the default value of register 2010[1] in RCBA space"/>
				<DmiForceDetect value="10b (Force DMI to x2 link)" value_list="00b (Do not force detect),,01b (Force DMI to x4 link),,10b (Force DMI to x2 link),,11b (Reserved)"
					 edit="true" visible="true" name="DMI Force Detect" help_text="Sets the strapping options to force the DMI link to be always detected as either a x2 or a x4 link depending upon the soft strap setting."/>
            	<SMT1Select value="Connected to SMBus Pins" value_list="Disconnected,,Reserved,,Connected to SMBus Pins,,Connected to SMLink Pins"
               		 edit="true" visible="true" name="SMT1 Select" help_text="Configures whether SMT1 is connected to SMBus or SMLink pins." />
	            <SMT1Freq value="100Khz" value_list="80Khz,,100Khz,,250Khz,,400Khz" edit="true" visible="true"
                     name="SMT1 Frequency" help_text="The value of these bits determine the physical bus speed supported by the HW." />
            	<SMT2Select value="Connected to SMLink Pins" value_list="Disconnected,,Reserved,,Connected to SMBus Pins,,Connected to SMLink Pins"
               	     edit="true" visible="true" name="SMT2 Select" help_text="Configures whether SMT2 is connected to SMBus or SMLink pins." />
            	<SMT2Freq value="100Khz" value_list="80Khz,,100Khz,,250Khz,,400Khz" edit="true" visible="true"
                     name="SMT2 Frequency" help_text="The value of these bits determine the physical bus speed supported by the HW." />
                <MeDisable value="true" edit="true" visible="true" name="ME disable" help_text="If true, ME is disabled. This will automatically be set false when ME region data is specified." />                     
                <AuxWellSelect value="0 (No control signal)" value_list="0 (No control signal),,1 (SLP_M#),,2 (GPIO9/MGPIO3 OR SLP_M#)" edit="true" visible="true" name="Auxiliary Well Select" help_text="0: Platforms connecting AUX well to Suspend well.  1: Platforms connecting AUX well to Core well.  2: Platforms which control AUX power."/>                                  
			</IchStrap0>
			<IchStrap1_Ich10 name="ICH Strap 1">
				<NorthMLinkClockDis value="true" edit="true" visible="true" name="North MLink Dynamic Clock Gate Enable"
					 help_text="false = North MLink Dynamic Clock Gating is disabled. true = North MLink Dynamic Clock Gating is enabled (default). Sets the dafault value of the North MLink Dynamic Clock Gate Enable registers."/>
				<SouthMLinkClockEn value="true" edit="true" visible="true" name="South MLink Dynamic Clock Gate Enable"
					 help_text="false = South MLink Dynamic Clock Gating is disabled. true = South MLink Dynamic Clock Gating is enabled (default). Sets the default value of the South MLink Dynamic Clock Gate Enable registers."/>
				<MeSmBusDynClockEn value="true" edit="true" visible="true" name="ME SmBus Dynamic Clock Gate Enable"
					 help_text="false = ME SmBus Dynamic Clock Gating is disabled. true = ME SmBus Dynamic Clock Gating is enabled (default). Sets the default value for the ME SmBus Dynamic Clock Gate Enable for both ME SmBus Controllers."/>
				<SstDynClockEn value="true" edit="true" visible="true" name="SST Dynamic Clock Gate Enable" help_text="false = SST Dynamic Clock Gating is disabled. true = SST Dynamic Clock Gating is enabled (default). Sets the default value for the SST Clock Gate Enable registers."/>
				<NorthMLink2NonPostedEn value="true" edit="true" visible="true" name="North MLINK 2 Non-Posted Enable" help_text="false = North MLink supports one downstream non-posted request. true = North MLink supports two downstream non-posted requests."/>
			</IchStrap1_Ich10>
			<IchStrap1 name="ICH Strap 1">
				<NorthMLinkClockDis value="true" edit="true" visible="true" name="North MLink Dynamic Clock Gate Enable"
					 help_text="false = North MLink Dynamic Clock Gating is disabled. true = North MLink Dynamic Clock Gating is enabled (default). Sets the dafault value of the North MLink Dynamic Clock Gate Enable registers."/>
				<SouthMLinkClockEn value="true" edit="true" visible="true" name="South MLink Dynamic Clock Gate Enable"
					 help_text="false = South MLink Dynamic Clock Gating is disabled. true = South MLink Dynamic Clock Gating is enabled (default). Sets the default value of the South MLink Dynamic Clock Gate Enable registers."/>
				<MeSmBusDynClockEn value="true" edit="true" visible="true" name="ME SmBus Dynamic Clock Gate Enable"
					 help_text="false = ME SmBus Dynamic Clock Gating is disabled. true = ME SmBus Dynamic Clock Gating is enabled (default). Sets the default value for the ME SmBus Dynamic Clock Gate Enable for both ME SmBus Controllers."/>
				<SstDynClockEn value="true" edit="true" visible="true" name="SST Dynamic Clock Gate Enable" help_text="false = SST Dynamic Clock Gating is disabled. true = SST Dynamic Clock Gating is enabled (default). Sets the default value for the SST Clock Gate Enable registers."/>
				<NorthMLink2NonPostedEn value="false" edit="true" visible="true" name="North MLINK 2 Non-Posted Enable" help_text="false = North MLink supports one downstream non-posted request. true = North MLink supports two downstream non-posted requests."/>
				<IchDanburyEn value="true" edit="true" visible="true" name="ICH Danbury Enable" help_text="false = Danbury is disabled. true = Danbury is enabled. Allows for indicating that Danbury feature is enabled."/>
			</IchStrap1>
			<IchStrap2 name="ICH Strap 2">
				<Smt1GpAddrEn value="false" edit="true" visible="true" name="SMT1 GP Address Enable" help_text="true: Address is enabled. false: Address is disabled."/>
				<Smt1GpAddr value="0x00" edit="true" visible="true" name="SMT1 GP Address" help_text="SMT1 GP Target Address."/>
				<Smt1AsdAddrEn value="false" edit="true" visible="true" name="SMT1 ASD Address Enable" help_text="true: Address is enabled. false: Address is disabled."/>
				<Smt1AsdAddr value="0x00" edit="true" visible="true" name="SMT1 ASD Address" help_text="SMT1 ASD Target Address."/>
				<Smt1MctpAddrEn value="false" edit="true" visible="true" name="SMT1 MCTP Address Enable" help_text="true: Address is enabled. false: Address is disabled."/>
				<Smt1MctpAddr value="0x00" edit="true" visible="true" name="SMT1 MCTP Address" help_text="SMT1 MCTP Target Address."/>
				<Smt1I2cAddrEn value="false" edit="true" visible="true" name="SMT1 I2C Address Enable" help_text="true: Address is enabled. false: Address is disabled."/>
				<Smt1I2cAddr value="0x00" edit="true" visible="true" name="SMT1 I2C Address" help_text="SMT1 I2C Target Address"/>
			</IchStrap2>
			<IchStrap3 name="ICH Strap 3">
				<Smt2GpAddrEn value="false" edit="true" visible="true" name="SMT2 GP Address Enable" help_text="true: Address is enabled. false: Address is disabled."/>
				<Smt2GpAddr value="0x00" edit="true" visible="true" name="SMT2 GP Address" help_text="SMT2 GP Target Address."/>
				<Smt2AsdAddrEn value="false" edit="true" visible="true" name="SMT2 ASD Address Enable" help_text="true: Address is enabled. false: Address is disabled."/>
				<Smt2AsdAddr value="0x00" edit="true" visible="true" name="SMT2 ASD Address" help_text="SMT2 ASD Target Address."/>
				<Smt2MctpAddrEn value="false" edit="true" visible="true" name="SMT2 MCTP Address Enable" help_text="true: Address is enabled. false: Address is disabled."/>
				<Smt2MctpAddr value="0x00" edit="true" visible="true" name="SMT2 MCTP Address" help_text="SMT2 MCTP Target Address."/>
				<Smt2I2cAddrEn value="false" edit="true" visible="true" name="SMT2 I2C Address Enable" help_text="true: Address is enabled. false: Address is disabled."/>
				<Smt2I2cAddr value="0x00" edit="true" visible="true" name="SMT2 I2C Address" help_text="SMT2 I2C Target Address"/>
			</IchStrap3>
			<IchStrap7 name="ICH Strap 7">
				<Smt1SubVidDid4ASF value="0x00000000" edit="true" visible="true" name="SMT1 Subsystem Vendor and Device ID for ASF2"
					 help_text="[15:0]-Subsystem Vendor ID, [31:16]-Subsystem Device ID. The values are provided as bytes 8-9 and 10-11 of the data payload to an external master when it initiates a    Directed GET UDID Block Read Command to the ME-SMT1 controller's ASF2 address."/>
			</IchStrap7>
			<IchStrap8 name="ICH Strap 8">
				<Smt2SubVidDid4ASF value="0x00000000" edit="true" visible="true" name="SMT2 Subsystem Vendor and Device ID for ASF2"
					 help_text="[15:0]-Subsystem Vendor ID, [31:16]-Subsystem Device ID. The values are provided as bytes 8-9 and 10-11 of the data payload to an external master when it initiates a Directed GET UDID Block Read Command to the ME-SMT2 controller's ASF2 address."/>
			</IchStrap8>
			<IchStrap9 name="ICH Strap 9">
				<PCIePortConf1 value="4x1 Ports 1-4 (x1)" value_list="4x1 Ports 1-4 (x1),,1x2, 2x1Port 1 (x2), Port 2 (disabled), Ports 3, 4 (x1),,2x2 Port 1 (x2), Port 3 (x2), Ports 2, 4 (disabled),,1x4 Port 1 (x4), Ports 2-4 (disabled)"
					 edit="true" visible="true" name="PCIe Port Configuration 1" help_text="These straps set the default value of PCIe Port Configuration 1 register covering PCIe ports 1-4."/>
				<PCIePortConf2 value="4x1 Ports 5-8 (x1)" value_list="4x1 Ports 5-8 (x1),,1x2, Port 5 (x2), Port 6 (disabled)"
					 edit="true" visible="true" name="PCIe Port Configuration 2" help_text="These straps set the default value of the PCIe Port Configuration 2 register covering PCIe ports 5-6. For ICH10, PCIEPCS2[1] is not used as there are no ports 7-8."/>
				<PCIeLaneReversal1 value="true" edit="true" visible="true" name="PCIe Lane Reversal 1" help_text="Sets the default value for the PCIe Port 1, Device 28 Function 0, offset D8[27] register. When false, PCIe Lanes 0-3 are Reversed (for Port 1 when configured as a 1x4). This register has a default value of true (1) (no lane reversal) to maintain polarity with the hard strap that it replaced."/>
			</IchStrap9>
			<MchStrap0_Ich10 name="MCH Strap 0">
				<iTPMDisable value="false" edit="true" visible="true" name="IntelÂ® TPM Disable" help_text="When set true, IntelÂ® TPM Host Interface is disabled and all IntelÂ® TPM cycles are forwarded to the LPC bus. When set false, IntelÂ® TPM is enabled."/>
				<VeEnableDisable value="false" edit="true" visible="true" name="VE Enable" help_text="Indicates whether VE is enabled or disabled. If false (disabled), ME will not fetch VE code from Firmware. "/>
				<VeCodeAuthDis value="false" edit="true" visible="true" name="VE Code Authentication Disable" help_text="Indicates if VE code is signed and should be authenticated."/>
				<VeFwInHdd value="false" edit="true" visible="true" name="VE Firmware in HDD " help_text="This bit indicates where the VE firmware is located. True indicates that VE firmware is located in HDD as part of VE descriptor data (VDD). In this case VE ROM code will send the VE code image to ME UMA for authentication purposes. False indicates that VE firmware is located in flash and ME is responsible for copying the code from flash to SRAM."/>
				<SpiFingerprint value="false" edit="true" visible="true" name="SPI Fingerprint Sensor Present" help_text="Indicates if an SPI Fingerprint sensor is present at CS#1."/>
			</MchStrap0_Ich10>
			<MchStrap0 name="MCH Strap 0">
				<iTPMDisable value="false" edit="true" visible="true" name="IntelÂ® TPM Disable" help_text="When set true, IntelÂ® TPM Host Interface is disabled and all IntelÂ® TPM cycles are forwarded to the LPC bus. When set false, IntelÂ® TPM is enabled."/>
				<VeEnableDisable value="false" edit="true" visible="true" name="VE Enable" help_text="Indicates whether VE is enabled or disabled. If false (disabled), ME will not fetch VE code from Firmware. "/>
				<VeCodeAuthDis value="false" edit="true" visible="true" name="VE Code Authentication Disable" help_text="Indicates if VE code is signed and should be authenticated."/>
				<VeFwInHdd value="false" edit="true" visible="true" name="VE Firmware in HDD " help_text="This bit indicates where the VE firmware is located. True indicates that VE firmware is located in HDD as part of VE descriptor data (VDD). In this case VE ROM code will send the VE code image to ME UMA for authentication purposes. False indicates that VE firmware is located in flash and ME is responsible for copying the code from flash to SRAM."/>
				<SpiFingerprint value="false" edit="true" visible="true" name="SPI Fingerprint Sensor Present" help_text="Indicates if an SPI Fingerprint sensor is present at CS#1."/>
                <MeAuxDisable value="false" edit="true" visible="true" name="ME Alternate Disable" help_text="Setting this bit allows ME to perform critical chipset functions but prevents loading of any ME FW applications. For more details, please refer to Bringup guide." />
                <MeDisable value="true" edit="true" visible="true" name="ME disable" help_text="If true, ME is disabled. This will automatically be set false when ME region data is specified." />                
			</MchStrap0>
			<MeVsccTable name="ME VSCC Table"/>
			<OemSection name="OEM Section">
				<InputFile value="" edit="true" visible="true" name="Binary input file" help_text="The contents of this file (up to 256 bytes) are copied directly into the OEM section of the Flash Descriptor."/>
			</OemSection>
		</Region0>
		<Region1 name="BIOS Region">
			<Enabled value="true" edit="false" visible="false" name="" help_text=""/>
			<RegionLength value="0x00000000" edit="true" visible="true" name="BIOS region length" help_text="This is the size of the BIOS region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/>
			<InputFile value="" edit="true" visible="true" name="Binary input file" help_text="This is the BIOS image binary that will be copied into this region."/>
		</Region1>
		<Region3 name="GbE Region">
			<Enabled value="true" edit="false" visible="false" name="" help_text=""/>
			<RegionLength value="0x00000000" edit="true" visible="true" name="GbE LAN region length" help_text="This is the size of the GbE LAN region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/>
			<InputFile value="" edit="true" visible="true" name="Binary input file" help_text="This is the Gbe image binary that will be copied into this region."/>
			<MacAddress value="00 00 00 00 00 00" edit="true" visible="true" name="MAC address" help_text="This is the 48-bit Ethernet MAC."/>
			<MajorVersion value="0" edit="false" visible="true" name="Major Version" help_text=""/>
			<MinorVersion value="0" edit="false" visible="true" name="Minor Version" help_text=""/>
			<ImageId value="0" edit="false" visible="true" name="Image ID" help_text=""/>
		</Region3>
		<Region4 name="PDR Region">
			<Enabled value="false" edit="false" visible="false" name="" help_text=""/>
			<RegionLength value="0x00000000" edit="true" visible="true" name="PDR region length" help_text="This is the size of the PDR region in bytes. Set this to zero and specify an input file if you want to tool to determing the appropriate size for the region."/>
			<InputFile value="" edit="true" visible="true" name="Binary input file" help_text="This is the PDR image binary that will be copied into this region."/>
		</Region4>
		<Region2 name="ME Region">
			<Enabled value="true" edit="false" visible="false" name="" help_text=""/>
			<InputFile value="" edit="true" visible="true" name="Binary input file" help_text="This is the path to a binary file that will be used for the partitions contents."/>
			<QstConfigurationFile value="" edit="false" visible="true" name="IntelÂ® QST config file" help_text="This is the IntelÂ® Quiet System Technology (QST) configuration binary file."/>
			<PermitFile value="" edit="true" visible="true" name="Permit file" help_text="Adds the permit data to the Datastore."/>
			<RegionOffset value="0x00000000" edit="true" visible="true" name="Region Offset" help_text="The offset from the beginning of flash where the ME region will start. If 0, then ftool will determine where to put it based on the region order."/>
			<RegionLength value="0x00000000" edit="true" visible="false" name="ME region length" help_text="This is the size of the ME region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/>
			<SourcedFromFile value="true" edit="false" visible="false" name="Sourced from file" help_text=""/>
		</Region2>
		<Configuration name="Configuration">
			<Enabled value="true" edit="false" visible="false" name="" help_text=""/>
			<InputFile value="" edit="true" visible="true" name="Text file" help_text="This is the path to a text file that will be used for the configuration paramters."/>
		</Configuration>
	</Chipset>
</ftoolRoot>
