Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Nov 29 09:22:20 2017
| Host         : LAPTOP-4BG5P6QM running 64-bit major release  (build 9200)
| Command      : report_drc -file RAT_wrapper_drc_opted.rpt
| Design       : RAT_wrapper
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| CFGBVS-3    | Warning  | CONFIG_VOLTAGE Design Property                              | 1          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CFGBVS-3#1 Warning
CONFIG_VOLTAGE Design Property  
The CONFIG_VOLTAGE property is not set for current_design. To indicate what the configuration bank VCCO will be, the CONFIG_VOLTAGE property must be set to 1.5, 1.8, 2.5, or 3.3.  Refer to device configuration user guide for more information.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT my_db_L_INT/bounce_counter/s_int_port[2]_i_1 is driving clock pin of 3 cells. This could lead to large hold time violations. First few involved cells are:
    s_int_port_reg[0]_P {FDPE}
    s_int_port_reg[1]_P {FDPE}
    s_int_port_reg[2] {FDCE}

Related violations: <none>


