{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679213108588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679213108589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 19 13:05:08 2023 " "Processing started: Sun Mar 19 13:05:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679213108589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679213108589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679213108589 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "top_extra.qsf " "Tcl Script File top_extra.qsf not found" {  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1679213108675 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1679213108782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_a CHAR_A boot_hex_parser.sv(44) " "Verilog HDL Declaration information at boot_hex_parser.sv(44): object \"CHAR_a\" differs only in case from object \"CHAR_A\" in the same scope" {  } { { "boot_hex_parser.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/boot_hex_parser.sv" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679213118453 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_f CHAR_F boot_hex_parser.sv(45) " "Verilog HDL Declaration information at boot_hex_parser.sv(45): object \"CHAR_f\" differs only in case from object \"CHAR_F\" in the same scope" {  } { { "boot_hex_parser.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/boot_hex_parser.sv" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679213118453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv 11 11 " "Found 11 design units, including 11 entities, in source file /home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yrv_csr " "Found entity 1: yrv_csr" {  } { { "yrv_csr.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_csr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679213118459 ""} { "Info" "ISGN_ENTITY_NAME" "2 yrv_int " "Found entity 2: yrv_int" {  } { { "yrv_int.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_int.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679213118459 ""} { "Info" "ISGN_ENTITY_NAME" "3 yrv_cpu " "Found entity 3: yrv_cpu" {  } { { "yrv_cpu.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679213118459 ""} { "Info" "ISGN_ENTITY_NAME" "4 yrv_top " "Found entity 4: yrv_top" {  } { { "yrv_top.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_top.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679213118459 ""} { "Info" "ISGN_ENTITY_NAME" "5 serial_rx " "Found entity 5: serial_rx" {  } { { "serial_rx.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/serial_rx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679213118459 ""} { "Info" "ISGN_ENTITY_NAME" "6 serial_tx " "Found entity 6: serial_tx" {  } { { "serial_tx.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/serial_tx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679213118459 ""} { "Info" "ISGN_ENTITY_NAME" "7 serial_top " "Found entity 7: serial_top" {  } { { "serial_top.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/serial_top.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679213118459 ""} { "Info" "ISGN_ENTITY_NAME" "8 boot_hex_parser " "Found entity 8: boot_hex_parser" {  } { { "boot_hex_parser.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/boot_hex_parser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679213118459 ""} { "Info" "ISGN_ENTITY_NAME" "9 boot_uart_receiver " "Found entity 9: boot_uart_receiver" {  } { { "boot_uart_receiver.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/boot_uart_receiver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679213118459 ""} { "Info" "ISGN_ENTITY_NAME" "10 yrv_mcu " "Found entity 10: yrv_mcu" {  } { { "yrv_mcu.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_mcu.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679213118459 ""} { "Info" "ISGN_ENTITY_NAME" "11 top " "Found entity 11: top" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679213118459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679213118459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/zlobec/digital/yrv-omdazz/Plus/design/display_dynamic.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/zlobec/digital/yrv-omdazz/Plus/design/display_dynamic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_dynamic " "Found entity 1: display_dynamic" {  } { { "display_dynamic.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/display_dynamic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679213118461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679213118461 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679213118521 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "video_clk top.sv(79) " "Verilog HDL or VHDL warning at top.sv(79): object \"video_clk\" assigned a value but never read" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679213118523 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port4_in top.sv(95) " "Verilog HDL or VHDL warning at top.sv(95): object \"port4_in\" assigned a value but never read" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679213118523 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port5_in top.sv(96) " "Verilog HDL or VHDL warning at top.sv(96): object \"port5_in\" assigned a value but never read" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679213118523 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_wr_byte_1 top.sv(138) " "Verilog HDL or VHDL warning at top.sv(138): object \"vga_wr_byte_1\" assigned a value but never read" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679213118523 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "border_color_reg top.sv(323) " "Verilog HDL or VHDL warning at top.sv(323): object \"border_color_reg\" assigned a value but never read" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 323 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679213118535 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "row top.sv(335) " "Verilog HDL or VHDL warning at top.sv(335): object \"row\" assigned a value but never read" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 335 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679213118535 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(73) " "Verilog HDL assignment warning at top.sv(73): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679213118538 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.sv(74) " "Verilog HDL assignment warning at top.sv(74): truncated value with size 32 to match size of target (8)" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679213118538 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 top.sv(341) " "Verilog HDL assignment warning at top.sv(341): truncated value with size 10 to match size of target (7)" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679213118564 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.sv(369) " "Verilog HDL assignment warning at top.sv(369): truncated value with size 32 to match size of target (1)" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679213118564 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 top.sv(379) " "Verilog HDL assignment warning at top.sv(379): truncated value with size 32 to match size of target (3)" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679213118564 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 top.sv(391) " "Verilog HDL assignment warning at top.sv(391): truncated value with size 32 to match size of target (3)" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679213118565 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vga_wr_reg_1 top.sv(394) " "Verilog HDL Always Construct warning at top.sv(394): inferring latch(es) for variable \"vga_wr_reg_1\", which holds its previous value in one or more paths through the always construct" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 394 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1679213118565 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "char.waddr_a 0 top.sv(141) " "Net \"char.waddr_a\" at top.sv(141) has no driver or initial value, using a default initial value '0'" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 141 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1679213118591 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "char.data_a 0 top.sv(141) " "Net \"char.data_a\" at top.sv(141) has no driver or initial value, using a default initial value '0'" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 141 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1679213118592 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "char.we_a 0 top.sv(141) " "Net \"char.we_a\" at top.sv(141) has no driver or initial value, using a default initial value '0'" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 141 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1679213118592 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sram_a top.sv(23) " "Output port \"sram_a\" at top.sv(23) has no driver" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679213118592 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sram_n_cs1 top.sv(24) " "Output port \"sram_n_cs1\" at top.sv(24) has no driver" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679213118592 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sram_cs2 top.sv(25) " "Output port \"sram_cs2\" at top.sv(25) has no driver" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679213118592 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sram_n_oe top.sv(26) " "Output port \"sram_n_oe\" at top.sv(26) has no driver" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679213118592 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sram_n_we top.sv(27) " "Output port \"sram_n_we\" at top.sv(27) has no driver" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679213118592 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yrv_mcu yrv_mcu:i_yrv_mcu " "Elaborating entity \"yrv_mcu\" for hierarchy \"yrv_mcu:i_yrv_mcu\"" {  } { { "top.sv" "i_yrv_mcu" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679213118632 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ld_wdata yrv_mcu.v(105) " "Verilog HDL or VHDL warning at yrv_mcu.v(105): object \"ld_wdata\" assigned a value but never read" {  } { { "yrv_mcu.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_mcu.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679213118633 "|top|yrv_mcu:i_yrv_mcu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "boot_valid_reg yrv_mcu.v(230) " "Verilog HDL or VHDL warning at yrv_mcu.v(230): object \"boot_valid_reg\" assigned a value but never read" {  } { { "yrv_mcu.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_mcu.v" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679213118714 "|top|yrv_mcu:i_yrv_mcu"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "yrv_mcu.v(276) " "Verilog HDL or VHDL warning at the yrv_mcu.v(276): index expression is not wide enough to address all of the elements in the array" {  } { { "yrv_mcu.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_mcu.v" 276 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1679213118722 "|top|yrv_mcu:i_yrv_mcu"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "yrv_mcu.v(277) " "Verilog HDL or VHDL warning at the yrv_mcu.v(277): index expression is not wide enough to address all of the elements in the array" {  } { { "yrv_mcu.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_mcu.v" 277 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1679213118767 "|top|yrv_mcu:i_yrv_mcu"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "yrv_mcu.v(278) " "Verilog HDL or VHDL warning at the yrv_mcu.v(278): index expression is not wide enough to address all of the elements in the array" {  } { { "yrv_mcu.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_mcu.v" 278 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1679213118804 "|top|yrv_mcu:i_yrv_mcu"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "yrv_mcu.v(279) " "Verilog HDL or VHDL warning at the yrv_mcu.v(279): index expression is not wide enough to address all of the elements in the array" {  } { { "yrv_mcu.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_mcu.v" 279 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1679213118849 "|top|yrv_mcu:i_yrv_mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extra_debug_data yrv_mcu.v(93) " "Output port \"extra_debug_data\" at yrv_mcu.v(93) has no driver" {  } { { "yrv_mcu.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_mcu.v" 93 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679213125893 "|top|yrv_mcu:i_yrv_mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem_lock yrv_mcu.v(86) " "Output port \"mem_lock\" at yrv_mcu.v(86) has no driver" {  } { { "yrv_mcu.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_mcu.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679213125893 "|top|yrv_mcu:i_yrv_mcu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yrv_top yrv_mcu:i_yrv_mcu\|yrv_top:YRV " "Elaborating entity \"yrv_top\" for hierarchy \"yrv_mcu:i_yrv_mcu\|yrv_top:YRV\"" {  } { { "yrv_mcu.v" "YRV" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_mcu.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679213173347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yrv_cpu yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_cpu:CPU " "Elaborating entity \"yrv_cpu\" for hierarchy \"yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_cpu:CPU\"" {  } { { "yrv_top.v" "CPU" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_top.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679213173360 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ldpc_2_reg yrv_cpu.v(208) " "Verilog HDL or VHDL warning at yrv_cpu.v(208): object \"ldpc_2_reg\" assigned a value but never read" {  } { { "yrv_cpu.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_cpu.v" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679213173363 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "63 32 yrv_cpu.v(1357) " "Verilog HDL assignment warning at yrv_cpu.v(1357): truncated value with size 63 to match size of target (32)" {  } { { "yrv_cpu.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_cpu.v" 1357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679213173393 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "yrv_cpu.v(1352) " "Verilog HDL Casex/Casez warning at yrv_cpu.v(1352): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "yrv_cpu.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_cpu.v" 1352 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1679213173393 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "yrv_cpu.v(1353) " "Verilog HDL Casex/Casez warning at yrv_cpu.v(1353): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "yrv_cpu.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_cpu.v" 1353 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1679213173393 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "yrv_cpu.v(1354) " "Verilog HDL Casex/Casez warning at yrv_cpu.v(1354): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "yrv_cpu.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_cpu.v" 1354 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1679213173393 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "yrv_cpu.v(1355) " "Verilog HDL Casex/Casez warning at yrv_cpu.v(1355): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "yrv_cpu.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_cpu.v" 1355 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1679213173393 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "yrv_cpu.v(1356) " "Verilog HDL Casex/Casez warning at yrv_cpu.v(1356): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "yrv_cpu.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_cpu.v" 1356 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1679213173393 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "yrv_cpu.v(1357) " "Verilog HDL Casex/Casez warning at yrv_cpu.v(1357): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "yrv_cpu.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_cpu.v" 1357 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1679213173393 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "yrv_cpu.v(1358) " "Verilog HDL Casex/Casez warning at yrv_cpu.v(1358): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "yrv_cpu.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_cpu.v" 1358 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1679213173393 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_PARALLEL_CASE_DIRECTIVE_EFFECTIVE" "yrv_cpu.v(1349) " "Verilog HDL Case Statement warning at yrv_cpu.v(1349): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "yrv_cpu.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_cpu.v" 1349 0 0 } }  } 0 10209 "Verilog HDL Case Statement warning at %1!s!: honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1679213173393 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yrv_csr yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_csr:CSR " "Elaborating entity \"yrv_csr\" for hierarchy \"yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_csr:CSR\"" {  } { { "yrv_top.v" "CSR" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_top.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679213173555 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ccount_en yrv_csr.v(69) " "Verilog HDL or VHDL warning at yrv_csr.v(69): object \"ccount_en\" assigned a value but never read" {  } { { "yrv_csr.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_csr.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679213173556 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_csr:CSR"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "icount_en yrv_csr.v(71) " "Verilog HDL or VHDL warning at yrv_csr.v(71): object \"icount_en\" assigned a value but never read" {  } { { "yrv_csr.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_csr.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679213173556 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_csr:CSR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yrv_int yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_int:INT " "Elaborating entity \"yrv_int\" for hierarchy \"yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_int:INT\"" {  } { { "yrv_top.v" "INT" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_top.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679213173578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boot_uart_receiver yrv_mcu:i_yrv_mcu\|boot_uart_receiver:BOOT_UART_RECEIVER " "Elaborating entity \"boot_uart_receiver\" for hierarchy \"yrv_mcu:i_yrv_mcu\|boot_uart_receiver:BOOT_UART_RECEIVER\"" {  } { { "yrv_mcu.v" "BOOT_UART_RECEIVER" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_mcu.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679213173584 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 boot_uart_receiver.sv(61) " "Verilog HDL assignment warning at boot_uart_receiver.sv(61): truncated value with size 32 to match size of target (9)" {  } { { "boot_uart_receiver.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/boot_uart_receiver.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679213173585 "|top|yrv_mcu:i_yrv_mcu|boot_uart_receiver:BOOT_UART_RECEIVER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 boot_uart_receiver.sv(111) " "Verilog HDL assignment warning at boot_uart_receiver.sv(111): truncated value with size 32 to match size of target (9)" {  } { { "boot_uart_receiver.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/boot_uart_receiver.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679213173585 "|top|yrv_mcu:i_yrv_mcu|boot_uart_receiver:BOOT_UART_RECEIVER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 boot_uart_receiver.sv(121) " "Verilog HDL assignment warning at boot_uart_receiver.sv(121): truncated value with size 32 to match size of target (9)" {  } { { "boot_uart_receiver.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/boot_uart_receiver.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679213173585 "|top|yrv_mcu:i_yrv_mcu|boot_uart_receiver:BOOT_UART_RECEIVER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boot_hex_parser yrv_mcu:i_yrv_mcu\|boot_hex_parser:BOOT_HEX_PARSER " "Elaborating entity \"boot_hex_parser\" for hierarchy \"yrv_mcu:i_yrv_mcu\|boot_hex_parser:BOOT_HEX_PARSER\"" {  } { { "yrv_mcu.v" "BOOT_HEX_PARSER" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_mcu.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679213173590 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 boot_hex_parser.sv(32) " "Verilog HDL assignment warning at boot_hex_parser.sv(32): truncated value with size 32 to match size of target (25)" {  } { { "boot_hex_parser.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/boot_hex_parser.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679213173591 "|top|yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 boot_hex_parser.sv(61) " "Verilog HDL assignment warning at boot_hex_parser.sv(61): truncated value with size 8 to match size of target (4)" {  } { { "boot_hex_parser.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/boot_hex_parser.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679213173591 "|top|yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 boot_hex_parser.sv(68) " "Verilog HDL assignment warning at boot_hex_parser.sv(68): truncated value with size 32 to match size of target (4)" {  } { { "boot_hex_parser.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/boot_hex_parser.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679213173592 "|top|yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 boot_hex_parser.sv(70) " "Verilog HDL assignment warning at boot_hex_parser.sv(70): truncated value with size 32 to match size of target (4)" {  } { { "boot_hex_parser.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/boot_hex_parser.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679213173592 "|top|yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 boot_hex_parser.sv(127) " "Verilog HDL assignment warning at boot_hex_parser.sv(127): truncated value with size 32 to match size of target (14)" {  } { { "boot_hex_parser.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/boot_hex_parser.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679213173592 "|top|yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_top yrv_mcu:i_yrv_mcu\|serial_top:SERIAL " "Elaborating entity \"serial_top\" for hierarchy \"yrv_mcu:i_yrv_mcu\|serial_top:SERIAL\"" {  } { { "yrv_mcu.v" "SERIAL" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_mcu.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679213173604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_rx yrv_mcu:i_yrv_mcu\|serial_top:SERIAL\|serial_rx:RXCV " "Elaborating entity \"serial_rx\" for hierarchy \"yrv_mcu:i_yrv_mcu\|serial_top:SERIAL\|serial_rx:RXCV\"" {  } { { "serial_top.v" "RXCV" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/serial_top.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679213173609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_tx yrv_mcu:i_yrv_mcu\|serial_top:SERIAL\|serial_tx:XMIT " "Elaborating entity \"serial_tx\" for hierarchy \"yrv_mcu:i_yrv_mcu\|serial_top:SERIAL\|serial_tx:XMIT\"" {  } { { "serial_top.v" "XMIT" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/serial_top.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679213173617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_dynamic display_dynamic:i_display " "Elaborating entity \"display_dynamic\" for hierarchy \"display_dynamic:i_display\"" {  } { { "top.sv" "i_display" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679213173635 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/vga.sv 1 1 " "Using design file /home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/vga.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/vga.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679213173644 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1679213173644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:i_vga " "Elaborating entity \"vga\" for hierarchy \"vga:i_vga\"" {  } { { "top.sv" "i_vga" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679213173645 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga.sv(91) " "Verilog HDL assignment warning at vga.sv(91): truncated value with size 32 to match size of target (4)" {  } { { "vga.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/vga.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679213173646 "|top|vga:i_vga"}
{ "Warning" "WSGN_SEARCH_FILE" "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/ps2scan.v 1 1 " "Using design file /home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/ps2scan.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ps2scan " "Found entity 1: ps2scan" {  } { { "ps2scan.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/ps2scan.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679213173654 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1679213173654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2scan ps2scan:ps2scan " "Elaborating entity \"ps2scan\" for hierarchy \"ps2scan:ps2scan\"" {  } { { "top.sv" "ps2scan" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679213173655 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "passed ps2scan.v(12) " "Verilog HDL or VHDL warning at ps2scan.v(12): object \"passed\" assigned a value but never read" {  } { { "ps2scan.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/ps2scan.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679213173656 "|top|ps2scan:ps2scan"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "failed ps2scan.v(13) " "Verilog HDL or VHDL warning at ps2scan.v(13): object \"failed\" assigned a value but never read" {  } { { "ps2scan.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/ps2scan.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679213173656 "|top|ps2scan:ps2scan"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parity_good ps2scan.v(21) " "Verilog HDL or VHDL warning at ps2scan.v(21): object \"parity_good\" assigned a value but never read" {  } { { "ps2scan.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/ps2scan.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679213173656 "|top|ps2scan:ps2scan"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_good ps2scan.v(22) " "Verilog HDL or VHDL warning at ps2scan.v(22): object \"start_good\" assigned a value but never read" {  } { { "ps2scan.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/ps2scan.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679213173656 "|top|ps2scan:ps2scan"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stop_good ps2scan.v(23) " "Verilog HDL or VHDL warning at ps2scan.v(23): object \"stop_good\" assigned a value but never read" {  } { { "ps2scan.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/ps2scan.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679213173656 "|top|ps2scan:ps2scan"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "code_3 ps2scan.v(138) " "Verilog HDL or VHDL warning at ps2scan.v(138): object \"code_3\" assigned a value but never read" {  } { { "ps2scan.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/ps2scan.v" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679213173656 "|top|ps2scan:ps2scan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ps2scan.v(189) " "Verilog HDL assignment warning at ps2scan.v(189): truncated value with size 32 to match size of target (8)" {  } { { "ps2scan.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/ps2scan.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679213173658 "|top|ps2scan:ps2scan"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "muxed_clk_raw " "Found clock multiplexer muxed_clk_raw" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 62 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1679213191174 "|top|muxed_clk_raw"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1679213191174 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "yrv_mcu:i_yrv_mcu\|mcu_mem_rtl_0 " "Inferred dual-clock RAM node \"yrv_mcu:i_yrv_mcu\|mcu_mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1679213235427 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "yrv_mcu:i_yrv_mcu\|mcu_mem_rtl_1 " "Inferred dual-clock RAM node \"yrv_mcu:i_yrv_mcu\|mcu_mem_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1679213235483 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "yrv_mcu:i_yrv_mcu\|mcu_mem_rtl_2 " "Inferred dual-clock RAM node \"yrv_mcu:i_yrv_mcu\|mcu_mem_rtl_2\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1679213235535 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "yrv_mcu:i_yrv_mcu\|mcu_mem_rtl_3 " "Inferred dual-clock RAM node \"yrv_mcu:i_yrv_mcu\|mcu_mem_rtl_3\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1679213235587 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "text_mem_rtl_0 " "Inferred RAM node \"text_mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1679213235638 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_cpu:CPU\|regf_mem_rtl_0 " "Inferred dual-clock RAM node \"yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_cpu:CPU\|regf_mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1679213235639 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_cpu:CPU\|regf_mem_rtl_1 " "Inferred dual-clock RAM node \"yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_cpu:CPU\|regf_mem_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1679213235639 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "char " "RAM logic \"char\" is uninferred due to asynchronous read logic" {  } { { "top.sv" "char" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 141 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1679213235639 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1679213235639 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "yrv_mcu:i_yrv_mcu\|mcu_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"yrv_mcu:i_yrv_mcu\|mcu_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "yrv_mcu:i_yrv_mcu\|mcu_mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"yrv_mcu:i_yrv_mcu\|mcu_mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "yrv_mcu:i_yrv_mcu\|mcu_mem_rtl_2 " "Inferred altsyncram megafunction from the following design logic: \"yrv_mcu:i_yrv_mcu\|mcu_mem_rtl_2\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "yrv_mcu:i_yrv_mcu\|mcu_mem_rtl_3 " "Inferred altsyncram megafunction from the following design logic: \"yrv_mcu:i_yrv_mcu\|mcu_mem_rtl_3\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "text_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"text_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4800 " "Parameter NUMWORDS_A set to 4800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4800 " "Parameter NUMWORDS_B set to 4800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_cpu:CPU\|regf_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_cpu:CPU\|regf_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_cpu:CPU\|regf_mem_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_cpu:CPU\|regf_mem_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679213240673 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1679213240673 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1679213240673 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "yrv_mcu:i_yrv_mcu\|altsyncram:mcu_mem_rtl_0 " "Elaborated megafunction instantiation \"yrv_mcu:i_yrv_mcu\|altsyncram:mcu_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679213240836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "yrv_mcu:i_yrv_mcu\|altsyncram:mcu_mem_rtl_0 " "Instantiated megafunction \"yrv_mcu:i_yrv_mcu\|altsyncram:mcu_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213240837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213240837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213240837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213240837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213240837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213240837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213240837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213240837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213240837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213240837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213240837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213240837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213240837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213240837 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679213240837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_20e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_20e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_20e1 " "Found entity 1: altsyncram_20e1" {  } { { "db/altsyncram_20e1.tdf" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/db/altsyncram_20e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679213240878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679213240878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:text_mem_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:text_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679213240927 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:text_mem_rtl_0 " "Instantiated megafunction \"altsyncram:text_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213240927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213240927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213240927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4800 " "Parameter \"NUMWORDS_A\" = \"4800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213240927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213240927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213240927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4800 " "Parameter \"NUMWORDS_B\" = \"4800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213240927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213240927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213240927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213240927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213240927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213240927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213240927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213240927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213240927 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679213240927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_03h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_03h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_03h1 " "Found entity 1: altsyncram_03h1" {  } { { "db/altsyncram_03h1.tdf" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/db/altsyncram_03h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679213240964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679213240964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_cpu:CPU\|altsyncram:regf_mem_rtl_0 " "Elaborated megafunction instantiation \"yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_cpu:CPU\|altsyncram:regf_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679213241002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_cpu:CPU\|altsyncram:regf_mem_rtl_0 " "Instantiated megafunction \"yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_cpu:CPU\|altsyncram:regf_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213241002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213241002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213241002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213241002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213241002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213241002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213241002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213241002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213241002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213241002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213241002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213241002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213241002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679213241002 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679213241002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4pd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4pd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4pd1 " "Found entity 1: altsyncram_4pd1" {  } { { "db/altsyncram_4pd1.tdf" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/db/altsyncram_4pd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679213241056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679213241056 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1679213242763 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_io\[0\] " "bidirectional pin \"sram_io\[0\]\" has no driver" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679213242831 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_io\[1\] " "bidirectional pin \"sram_io\[1\]\" has no driver" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679213242831 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_io\[2\] " "bidirectional pin \"sram_io\[2\]\" has no driver" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679213242831 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_io\[3\] " "bidirectional pin \"sram_io\[3\]\" has no driver" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679213242831 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_io\[4\] " "bidirectional pin \"sram_io\[4\]\" has no driver" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679213242831 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_io\[5\] " "bidirectional pin \"sram_io\[5\]\" has no driver" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679213242831 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_io\[6\] " "bidirectional pin \"sram_io\[6\]\" has no driver" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679213242831 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sram_io\[7\] " "bidirectional pin \"sram_io\[7\]\" has no driver" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679213242831 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1679213242831 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "display_dynamic.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/display_dynamic.sv" 58 -1 0 } } { "yrv_cpu.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_cpu.v" 570 -1 0 } } { "yrv_cpu.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_cpu.v" 403 -1 0 } } { "yrv_cpu.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_cpu.v" 1092 -1 0 } } { "yrv_csr.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_csr.v" 214 -1 0 } } { "yrv_cpu.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_cpu.v" 774 -1 0 } } { "boot_uart_receiver.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/boot_uart_receiver.sv" 96 -1 0 } } { "yrv_csr.v" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/yrv_csr.v" 80 -1 0 } } { "boot_uart_receiver.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/boot_uart_receiver.sv" 18 -1 0 } } { "boot_uart_receiver.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/design/boot_uart_receiver.sv" 36 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1679213242865 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1679213242865 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "buzzer VCC " "Pin \"buzzer\" is stuck at VCC" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679213251600 "|top|buzzer"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_a\[0\] GND " "Pin \"sram_a\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679213251600 "|top|sram_a[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_a\[1\] GND " "Pin \"sram_a\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679213251600 "|top|sram_a[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_a\[2\] GND " "Pin \"sram_a\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679213251600 "|top|sram_a[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_a\[3\] GND " "Pin \"sram_a\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679213251600 "|top|sram_a[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_a\[4\] GND " "Pin \"sram_a\[4\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679213251600 "|top|sram_a[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_a\[5\] GND " "Pin \"sram_a\[5\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679213251600 "|top|sram_a[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_a\[6\] GND " "Pin \"sram_a\[6\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679213251600 "|top|sram_a[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_a\[7\] GND " "Pin \"sram_a\[7\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679213251600 "|top|sram_a[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_a\[8\] GND " "Pin \"sram_a\[8\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679213251600 "|top|sram_a[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_a\[9\] GND " "Pin \"sram_a\[9\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679213251600 "|top|sram_a[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_a\[10\] GND " "Pin \"sram_a\[10\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679213251600 "|top|sram_a[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_a\[11\] GND " "Pin \"sram_a\[11\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679213251600 "|top|sram_a[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_a\[12\] GND " "Pin \"sram_a\[12\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679213251600 "|top|sram_a[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_a\[13\] GND " "Pin \"sram_a\[13\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679213251600 "|top|sram_a[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_a\[14\] GND " "Pin \"sram_a\[14\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679213251600 "|top|sram_a[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_a\[15\] GND " "Pin \"sram_a\[15\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679213251600 "|top|sram_a[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_a\[16\] GND " "Pin \"sram_a\[16\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679213251600 "|top|sram_a[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_n_cs1 GND " "Pin \"sram_n_cs1\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679213251600 "|top|sram_n_cs1"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_cs2 GND " "Pin \"sram_cs2\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679213251600 "|top|sram_cs2"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_n_oe GND " "Pin \"sram_n_oe\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679213251600 "|top|sram_n_oe"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_n_we GND " "Pin \"sram_n_we\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679213251600 "|top|sram_n_we"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1679213251600 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679213251869 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1679213268756 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/top.map.smsg " "Generated suppressed messages file /home/zlobec/digital/yrv-omdazz/Plus/boards/omdazz/run/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679213268947 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679213269423 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679213269423 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6290 " "Implemented 6290 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679213269964 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679213269964 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1679213269964 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6126 " "Implemented 6126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679213269964 ""} { "Info" "ICUT_CUT_TM_RAMS" "104 " "Implemented 104 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1679213269964 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679213269964 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 102 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2379 " "Peak virtual memory: 2379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679213269989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 19 13:07:49 2023 " "Processing ended: Sun Mar 19 13:07:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679213269989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:41 " "Elapsed time: 00:02:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679213269989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:56 " "Total CPU time (on all processors): 00:02:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679213269989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679213269989 ""}
