#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Apr 19 17:31:47 2022
# Process ID: 22605
# Current directory: /home/cdickins/reuse/gyro2tester-main/vivado
# Command line: vivado
# Log file: /home/cdickins/reuse/gyro2tester-main/vivado/vivado.log
# Journal file: /home/cdickins/reuse/gyro2tester-main/vivado/vivado.jou
# Running On: xsjcdickins40x, OS: Linux, CPU Frequency: 2600.248 MHz, CPU Physical cores: 8, Host memory: 33556 MB
#-----------------------------------------------------------
start_gui
open_project /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:axis_stream_fifo:1.0 [get_ips  design_2_RxFIFO_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_2_RxFIFO_0] -no_script -sync -force -quiet
set_property location {6 2072 -514} [get_bd_cells blk_mem_0_even]
set_property location {6 2109 -410} [get_bd_cells blk_mem_2_odd]
set_property location {6 2024 216} [get_bd_cells blk_mem_0_even]
set_property location {6 2092 95} [get_bd_cells blk_mem_0_odd]
undo
redo
set_property location {5 2006 -147} [get_bd_cells blk_mem_1_odd]
set_property location {5 2061 -46} [get_bd_cells blk_mem_1_even]
set_property location {5 2090 212} [get_bd_cells blk_mem_0_odd]
undo
undo
redo
connect_bd_net [get_bd_pins blk_mem_0_even/addra] [get_bd_pins RxFIFO/bram0_even_addr_a]
connect_bd_net [get_bd_pins blk_mem_0_even/dina] [get_bd_pins RxFIFO/bram0_even_data_a]
connect_bd_net [get_bd_pins blk_mem_0_even/ena] [get_bd_pins RxFIFO/bram0_even_en_a]
connect_bd_net [get_bd_pins blk_mem_0_even/wea] [get_bd_pins RxFIFO/bram0_even_we_a]
connect_bd_net [get_bd_pins blk_mem_0_even/addrb] [get_bd_pins RxFIFO/bram0_even_addr_b]
connect_bd_net [get_bd_pins blk_mem_0_even/enb] [get_bd_pins RxFIFO/bram0_even_en_b]
connect_bd_net [get_bd_pins RxFIFO/bram0_odd_addr_a] [get_bd_pins blk_mem_0_odd/addra]
connect_bd_net [get_bd_pins blk_mem_0_odd/dina] [get_bd_pins RxFIFO/bram0_odd_data_a]
connect_bd_net [get_bd_pins RxFIFO/bram0_odd_en_a] [get_bd_pins blk_mem_0_odd/ena]
connect_bd_net [get_bd_pins RxFIFO/bram0_odd_we_a] [get_bd_pins blk_mem_0_odd/wea]
connect_bd_net [get_bd_pins blk_mem_0_odd/addrb] [get_bd_pins RxFIFO/bram0_odd_addr_b]
connect_bd_net [get_bd_pins blk_mem_0_odd/doutb] [get_bd_pins blk_mem_0_odd/enb]
undo
connect_bd_net [get_bd_pins blk_mem_0_odd/enb] [get_bd_pins RxFIFO/bram0_odd_en_b]
connect_bd_net [get_bd_pins blk_mem_1_even/addra] [get_bd_pins RxFIFO/bram1_even_addr_a]
connect_bd_net [get_bd_pins blk_mem_1_even/dina] [get_bd_pins RxFIFO/bram1_even_data_a]
connect_bd_net [get_bd_pins blk_mem_1_even/ena] [get_bd_pins RxFIFO/bram1_even_en_a]
connect_bd_net [get_bd_pins blk_mem_1_even/wea] [get_bd_pins RxFIFO/bram1_even_we_a]
connect_bd_net [get_bd_pins blk_mem_1_even/addrb] [get_bd_pins RxFIFO/bram1_even_addr_b]
connect_bd_net [get_bd_pins blk_mem_1_even/enb] [get_bd_pins RxFIFO/bram1_even_en_b]
connect_bd_net [get_bd_pins blk_mem_1_odd/addra] [get_bd_pins RxFIFO/bram1_odd_addr_a]
connect_bd_net [get_bd_pins blk_mem_1_odd/dina] [get_bd_pins RxFIFO/bram1_odd_data_a]
connect_bd_net [get_bd_pins blk_mem_1_odd/ena] [get_bd_pins RxFIFO/bram1_odd_en_a]
connect_bd_net [get_bd_pins blk_mem_1_odd/wea] [get_bd_pins RxFIFO/bram1_odd_we_a]
connect_bd_net [get_bd_pins blk_mem_1_odd/addrb] [get_bd_pins RxFIFO/bram1_odd_addr_b]
connect_bd_net [get_bd_pins blk_mem_1_odd/enb] [get_bd_pins RxFIFO/bram1_odd_en_b]
connect_bd_net [get_bd_pins blk_mem_2_even/addra] [get_bd_pins RxFIFO/bram2_even_addr_a]
connect_bd_net [get_bd_pins blk_mem_2_even/dina] [get_bd_pins RxFIFO/bram2_even_data_a]
connect_bd_net [get_bd_pins blk_mem_2_even/ena] [get_bd_pins RxFIFO/bram2_even_en_a]
connect_bd_net [get_bd_pins blk_mem_2_even/wea] [get_bd_pins RxFIFO/bram2_even_we_a]
connect_bd_net [get_bd_pins blk_mem_2_even/addrb] [get_bd_pins RxFIFO/bram2_even_addr_b]
connect_bd_net [get_bd_pins blk_mem_2_even/enb] [get_bd_pins RxFIFO/bram2_even_en_b]
connect_bd_net [get_bd_pins blk_mem_2_odd/addra] [get_bd_pins RxFIFO/bram2_odd_addr_a]
connect_bd_net [get_bd_pins blk_mem_2_odd/dina] [get_bd_pins RxFIFO/bram2_odd_data_a]
connect_bd_net [get_bd_pins blk_mem_2_odd/ena] [get_bd_pins RxFIFO/bram2_odd_en_a]
connect_bd_net [get_bd_pins blk_mem_2_odd/wea] [get_bd_pins RxFIFO/bram2_odd_we_a]
connect_bd_net [get_bd_pins blk_mem_2_odd/addrb] [get_bd_pins RxFIFO/bram2_odd_addr_b]
connect_bd_net [get_bd_pins blk_mem_2_odd/enb] [get_bd_pins RxFIFO/bram2_odd_en_b]
connect_bd_net [get_bd_pins blk_mem_2_odd/clkb] [get_bd_pins blk_mem_2_odd/clka]
connect_bd_net [get_bd_pins blk_mem_2_even/clkb] [get_bd_pins blk_mem_2_odd/clkb]
connect_bd_net [get_bd_pins blk_mem_2_even/clka] [get_bd_pins blk_mem_2_odd/clkb]
connect_bd_net [get_bd_pins blk_mem_1_odd/clkb] [get_bd_pins blk_mem_2_odd/clkb]
connect_bd_net [get_bd_pins blk_mem_1_odd/clka] [get_bd_pins blk_mem_2_odd/clkb]
connect_bd_net [get_bd_pins blk_mem_1_even/clkb] [get_bd_pins blk_mem_2_odd/clkb]
connect_bd_net [get_bd_pins blk_mem_1_even/clka] [get_bd_pins blk_mem_2_odd/clkb]
connect_bd_net [get_bd_pins blk_mem_2_odd/doutb] [get_bd_pins RxFIFO/bram2_odd_rdata_b]
connect_bd_net [get_bd_pins blk_mem_2_even/doutb] [get_bd_pins RxFIFO/bram2_even_rdata_b]
connect_bd_net [get_bd_pins blk_mem_1_odd/doutb] [get_bd_pins RxFIFO/bram1_odd_rdata_b]
connect_bd_net [get_bd_pins RxFIFO/bram1_even_rdata_b] [get_bd_pins blk_mem_1_even/doutb]
connect_bd_net [get_bd_pins RxFIFO/bram0_odd_rdata_b] [get_bd_pins blk_mem_0_odd/doutb]
connect_bd_net [get_bd_pins RxFIFO/bram0_even_rdata_b] [get_bd_pins blk_mem_0_even/doutb]
connect_bd_net [get_bd_pins blk_mem_1_even/clka] [get_bd_pins blk_mem_0_odd/clkb]
connect_bd_net [get_bd_pins blk_mem_0_odd/clkb] [get_bd_pins blk_mem_0_odd/clka]
connect_bd_net [get_bd_pins blk_mem_0_even/clkb] [get_bd_pins blk_mem_2_odd/clkb]
connect_bd_net [get_bd_pins blk_mem_0_even/clka] [get_bd_pins blk_mem_2_odd/clkb]
regenerate_bd_layout
save_bd_design
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
ipx::edit_ip_in_project -upgrade true -name axis_stream_fifo_v1_0_project -directory /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.tmp/axis_stream_fifo_v1_0_project /home/cdickins/reuse/gyro2tester-main/vivado/ip_repo/axis_stream_fifo_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 67 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/cdickins/reuse/gyro2tester-main/vivado/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:axis_stream_fifo:1.0 [get_ips  design_2_RxFIFO_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_2_RxFIFO_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run design_2_xbar_0_synth_1
reset_run synth_1
launch_runs synth_1 -cluster_configuration lsf
wait_on_run synth_1
launch_runs impl_1 -cluster_configuration lsf
wait_on_run impl_1
open_run impl_1
report_utilization -name utilization_1
open_bd_design {/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd}
copy_bd_objs /  [get_bd_cells {blk_mem_2_odd}]
set_property name blk_mem_tx_odd [get_bd_cells blk_mem_2_odd1]
set_property -dict [list CONFIG.Write_Depth_A {24576}] [get_bd_cells blk_mem_tx_odd]
delete_bd_objs [get_bd_cells blk_mem_tx_odd]
save_bd_design
ipx::edit_ip_in_project -upgrade true -name axis_stream_fifo_v1_0_project -directory /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.tmp/axis_stream_fifo_v1_0_project /home/cdickins/reuse/gyro2tester-main/vivado/ip_repo/axis_stream_fifo_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to /home/cdickins/reuse/gyro2tester-main/vivado/ip_repo/axis_stream_fifo_1.0/src /home/cdickins/reuse/gyro2tester-main/vivado/ip_repo/common/gen_sync_que_af.sv
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 68 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/cdickins/reuse/gyro2tester-main/vivado/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:axis_stream_fifo:1.0 [get_ips  design_2_RxFIFO_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_2_RxFIFO_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4 -cluster_configuration lsf
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/cdickins/reuse/gyro2tester-main/vivado/project/design_2_wrapper.xsa
open_bd_design {/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd}
connect_bd_net [get_bd_pins blk_mem_0_even/clka] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4 -cluster_configuration lsf
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/cdickins/reuse/gyro2tester-main/vivado/project/design_2_wrapper.xsa
