/* Verilog model created from schematic freqgen.sch -- Sep 20, 2018 00:21 */

module freqgen( o );
output o;



OSCH I1 ( .OSC(o) );

endmodule // freqgen
