{
    "code": "```verilog\nmodule TopModule (\n    input wire in1,    // Single-bit input\n    input wire in2,    // Single-bit input\n    input wire in3,    // Single-bit input\n    output wire out    // Single-bit output\n);\n\n    // Combinational logic for the output\n    assign out = (in1 ~^ in2) ^ in3;\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}