Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.48 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.48 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3sd3400a-4-fg676

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "main.v" in library work
Module <main> compiled
No errors in compilation
Analysis of file <"main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <main> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <main>.
WARNING:Xst:905 - "main.v" line 20: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ent>, <ext>, <t>
Module <main> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <main>.
    Related source file is "main.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 2-bit latch for signal <t>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 4-bit latch for signal <n>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 4-bit addsub for signal <n$share0000>.
    Found 4-bit comparator less for signal <open$cmp_lt0000> created at line 28.
    Found 2-bit adder for signal <t$addsub0000> created at line 31.
    Found 4-bit comparator greatequal for signal <t$cmp_ge0000> created at line 28.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <main> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 2-bit adder                                           : 1
 4-bit addsub                                          : 1
# Latches                                              : 2
 2-bit latch                                           : 1
 4-bit latch                                           : 1
# Comparators                                          : 2
 4-bit comparator greatequal                           : 1
 4-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 2-bit adder                                           : 1
 4-bit addsub                                          : 1
# Latches                                              : 2
 2-bit latch                                           : 1
 4-bit latch                                           : 1
# Comparators                                          : 2
 4-bit comparator greatequal                           : 1
 4-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 5

Cell Usage :
# BELS                             : 19
#      LUT2                        : 3
#      LUT3                        : 4
#      LUT3_L                      : 1
#      LUT4                        : 8
#      LUT4_L                      : 1
#      MUXF5                       : 2
# FlipFlops/Latches                : 6
#      LD                          : 6
# IO Buffers                       : 4
#      IBUF                        : 2
#      OBUF                        : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3sd3400afg676-4 

 Number of Slices:                        9  out of  23872     0%  
 Number of Slice Flip Flops:              6  out of  47744     0%  
 Number of 4 input LUTs:                 17  out of  47744     0%  
 Number of IOs:                           5
 Number of bonded IOBs:                   4  out of    469     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
n_not0001(n_not00011:O)            | NONE(*)(n_0)           | 4     |
t_not0001(t_not00011:O)            | NONE(*)(t_0)           | 2     |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.422ns (Maximum Frequency: 226.142MHz)
   Minimum input arrival time before clock: 4.471ns
   Maximum output required time after clock: 8.638ns
   Maximum combinational path delay: 8.722ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'n_not0001'
  Clock period: 4.422ns (frequency: 226.142MHz)
  Total number of paths / destination ports: 39 / 4
-------------------------------------------------------------------------
Delay:               4.422ns (Levels of Logic = 3)
  Source:            n_3 (LATCH)
  Destination:       n_0 (LATCH)
  Source Clock:      n_not0001 falling
  Destination Clock: n_not0001 falling

  Data Path: n_3 to n_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.728   0.776  n_3 (n_3)
     LUT4:I0->O            4   0.648   0.619  close_cmp_eq00001 (close_cmp_eq0000)
     LUT3_L:I2->LO         1   0.648   0.103  n_mux0001<0>_SW2 (N8)
     LUT4:I3->O            1   0.648   0.000  n_mux0001<0> (n_mux0001<0>)
     LD:D                      0.252          n_0
    ----------------------------------------
    Total                      4.422ns (2.924ns logic, 1.498ns route)
                                       (66.1% logic, 33.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 't_not0001'
  Clock period: 2.358ns (frequency: 424.088MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.358ns (Levels of Logic = 1)
  Source:            t_0 (LATCH)
  Destination:       t_0 (LATCH)
  Source Clock:      t_not0001 falling
  Destination Clock: t_not0001 falling

  Data Path: t_0 to t_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.728   0.730  t_0 (t_0)
     LUT2:I0->O            1   0.648   0.000  t_mux0000<0>1 (t_mux0000<0>)
     LD:D                      0.252          t_0
    ----------------------------------------
    Total                      2.358ns (1.628ns logic, 0.730ns route)
                                       (69.0% logic, 31.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'n_not0001'
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Offset:              4.471ns (Levels of Logic = 4)
  Source:            ext (PAD)
  Destination:       n_3 (LATCH)
  Destination Clock: n_not0001 falling

  Data Path: ext to n_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.849   0.900  ext_IBUF (ext_IBUF)
     LUT3:I0->O            1   0.648   0.423  Maddsub_n_share0000_cy<1>11 (Maddsub_n_share0000_cy<1>)
     LUT4_L:I3->LO         1   0.648   0.103  n_mux0001<3>1_SW0 (N6)
     LUT4:I3->O            1   0.648   0.000  n_mux0001<3>1 (n_mux0001<3>)
     LD:D                      0.252          n_3
    ----------------------------------------
    Total                      4.471ns (3.045ns logic, 1.426ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 't_not0001'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.966ns (Levels of Logic = 3)
  Source:            ent (PAD)
  Destination:       t_0 (LATCH)
  Destination Clock: t_not0001 falling

  Data Path: ent to t_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.849   0.674  ent_IBUF (ent_IBUF)
     LUT4:I0->O            9   0.648   0.900  n_mux0001<0>11 (N11)
     LUT2:I1->O            1   0.643   0.000  t_mux0000<0>1 (t_mux0000<0>)
     LD:D                      0.252          t_0
    ----------------------------------------
    Total                      3.966ns (2.392ns logic, 1.574ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'n_not0001'
  Total number of paths / destination ports: 7 / 2
-------------------------------------------------------------------------
Offset:              8.638ns (Levels of Logic = 3)
  Source:            n_1 (LATCH)
  Destination:       open (PAD)
  Source Clock:      n_not0001 falling

  Data Path: n_1 to open
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               7   0.728   0.711  n_1 (n_1)
     LUT4:I3->O            9   0.648   0.963  n_mux0001<0>11 (N11)
     LUT3:I0->O            1   0.648   0.420  open1 (open_OBUF)
     OBUF:I->O                 4.520          open_OBUF (open)
    ----------------------------------------
    Total                      8.638ns (6.544ns logic, 2.094ns route)
                                       (75.8% logic, 24.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 't_not0001'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              6.978ns (Levels of Logic = 2)
  Source:            t_0 (LATCH)
  Destination:       open (PAD)
  Source Clock:      t_not0001 falling

  Data Path: t_0 to open
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.728   0.667  t_0 (t_0)
     LUT3:I1->O            1   0.643   0.420  open1 (open_OBUF)
     OBUF:I->O                 4.520          open_OBUF (open)
    ----------------------------------------
    Total                      6.978ns (5.891ns logic, 1.087ns route)
                                       (84.4% logic, 15.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               8.722ns (Levels of Logic = 4)
  Source:            ent (PAD)
  Destination:       open (PAD)

  Data Path: ent to open
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.849   0.674  ent_IBUF (ent_IBUF)
     LUT4:I0->O            9   0.648   0.963  n_mux0001<0>11 (N11)
     LUT3:I0->O            1   0.648   0.420  open1 (open_OBUF)
     OBUF:I->O                 4.520          open_OBUF (open)
    ----------------------------------------
    Total                      8.722ns (6.665ns logic, 2.057ns route)
                                       (76.4% logic, 23.6% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.63 secs
 
--> 

Total memory usage is 4514296 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    4 (   0 filtered)

