<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>GICV_BPR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">GICV_BPR, Virtual Machine Binary Point Register</h1><p>The GICV_BPR characteristics are:</p><h2>Purpose</h2>
          <p>Defines the point at which the priority value fields split into two parts, the group priority field and the subpriority field. The group priority field determines Group 0 interrupt preemption.</p>
        
          <p>This register corresponds to <a href="ext-gicc_bpr.html">GICC_BPR</a> in the physical CPU interface.</p>
        
          <div class="note"><span class="note-header">Note</span>
            <p><a href="ext-gich_lrn.html">GICH_LR&lt;n&gt;</a>.Group determines whether a virtual interrupt is Group 0 or Group 1.</p>
          </div>
        <p>This 
        register
       is part of the GIC virtual CPU interface registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Security disabled</th><th>Secure</th><th>Non-secure</th></tr><tr><td>RW</td><td>RW</td><td>RW</td></tr></table>
          <p>This register is used only when System register access is not enabled. When System register access is enabled:</p>
        
          <ul>
            <li>
              For AArch32 implementations, <a href="AArch32-icc_bpr0.html">ICC_BPR0</a> provides equivalent functionality.
            </li>
            <li>
              For AArch64 implementations, <a href="AArch64-icc_bpr0_el1.html">ICC_BPR0_EL1</a> provides equivalent functionality.
            </li>
          </ul>
        <h2>Configuration</h2><p>RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.</p>
          <p>This register is available when the GIC implementation supports interrupt virtualization.</p>
        
          <p>When <a href="ext-gicv_ctlr.html">GICV_CTLR</a>.CBPR == 1, this register determines interrupt preemption for both Group 0 and Group 1 interrupts.</p>
        <h2>Attributes</h2>
          <p>GICV_BPR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The GICV_BPR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3"><a href="#Binary_Point">Binary_Point</a></td></tr></tbody></table><h4 id="0">
                Bits [31:3]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="Binary_Point">Binary_Point, bits [2:0]
                  </h4>
              <p>Controls how the 8-bit interrupt priority field is split into a group priority field, that determines interrupt preemption, and a subpriority field.</p>
            
              <p>For information about how this field determines the interrupt priority bits assigned to the group priority field, see <span class="xref">Priority grouping for Group 0 interrupts, or Group 1 interrupts when CBPR==1</span></p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><div class="text_after_fields">
            <p>The Binary_Point field of this register is aliased to <a href="ext-gich_vmcr.html">GICH_VMCR</a>.VBPR0.</p>
          </div><h2>Accessing the GICV_BPR</h2><p>GICV_BPR can be accessed through its memory-mapped interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>GIC Virtual CPU interface</td><td>
          <span class="hexnumber">0x0008</span>
        </td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
