library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Bin7SegState is
	port(binInput : in std_logic;
		  decOut1 : out std_logic_vector(6 downto 0);
		  decOut2 : out std_logic_vector(6 downto 0);
		  decOut3 : out std_logic_vector(6 downto 0));
end Bin7SegState;

architecture Behavioral of Bin7SegState is 
begin

	if(binInput="000") then
		decOut1<="1000000";
		decOut2<="0001110";
		decOut3<="0001110";
	
	elsif(binInput="010") then
		decOut1<="1000000";
		decOut2<="0101011";
		decOut3<="1111111";
	
	elsif(binInput="011") then
		decOut1<="1000000";
		decOut2<="0101011";
		decOut3<="1001111";
		
	elsif(binInput="100") then
		decOut1<="1000000";		decOut2<="0101011";
		decOut3<="1001001";
		
	end if;
		
	decOut_n <= "1111001" when (binInput = "001") else --1
					"0010101" when (binInput = "010") else --2
					"0110000" when (binInput = "011") else --3
					"0011001" when (binInput = "100") else --4
					"0010010" when (binInput = "101") else --5
					"0000010" when (binInput = "110") else --6
					"1111000" when (binInput = "111") else --7
					"1000000" when (binInput = "000"); --0
					
end Behavioral;