library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity banco is
	
	port(
		clk : in std_logic;
		
		addressA : in std_logic_vector(3 downto 0);
		addressB : in std_logic_vector(3 downto 0);
		
		dataA : out std_logic_vector(7 downto 0);
		dataB : out std_Logic_vector(7 downto 0);
		
		dataC : in std_logic_vector(7 downto 0);
		addressC : in std_logic_vector(3 downto 0);
		writeEnable : in std_logic := '0';
	);
	
end banco;


architecture arc_banco of banco is

	subtype word_t is std_logic_vector((DATA_WIDTH-1) downto 0);
	type memory_t is array(2**ADDR_WIDTH-1 downto 0) of word_t;
	
	signal ram : memory_t;
 
	signal addr_reg : natural range 0 to 2**ADDR_WIDTH-1;


begin
	
	process(clk)
	begin
	if(rising_edge(clk)) then
		if(writeEnable = '1') then
			ram(addressC) <= dataC;
		end if;
	end if;
	end process;

	dataA <= ram(addressA);
	dataB <= ram(addressB);


end arc_banco; 