{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628604238047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628604238057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 10 17:03:57 2021 " "Processing started: Tue Aug 10 17:03:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628604238057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628604238057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off led_case -c led_case " "Command: quartus_map --read_settings_files=on --write_settings_files=off led_case -c led_case" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628604238057 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628604238639 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628604238639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/verilog/altera_virtual_wire.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/verilog/altera_virtual_wire.v" { { "Info" "ISGN_ENTITY_NAME" "1 virtual_wire " "Found entity 1: virtual_wire" {  } { { "hdl/verilog/altera_virtual_wire.v" "" { Text "D:/backup12072021/altera/1/led_EPM240T100C5N/hdl/verilog/altera_virtual_wire.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628604253837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628604253837 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_pll hdl/verilog/altera_pll.v " "Entity \"altera_pll\" obtained from \"hdl/verilog/altera_pll.v\" instead of from Quartus Prime megafunction library" {  } { { "hdl/verilog/altera_pll.v" "" { Text "D:/backup12072021/altera/1/led_EPM240T100C5N/hdl/verilog/altera_pll.v" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1628604253837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/verilog/altera_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/verilog/altera_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll " "Found entity 1: altera_pll" {  } { { "hdl/verilog/altera_pll.v" "" { Text "D:/backup12072021/altera/1/led_EPM240T100C5N/hdl/verilog/altera_pll.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628604253837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628604253837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/verilog/led_case.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/verilog/led_case.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_case " "Found entity 1: led_case" {  } { { "hdl/verilog/led_case.v" "" { Text "D:/backup12072021/altera/1/led_EPM240T100C5N/hdl/verilog/led_case.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628604253847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628604253847 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lck altera_pll.v(48) " "Verilog HDL Implicit Net warning at altera_pll.v(48): created implicit net for \"lck\"" {  } { { "hdl/verilog/altera_pll.v" "" { Text "D:/backup12072021/altera/1/led_EPM240T100C5N/hdl/verilog/altera_pll.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628604253847 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "led_case " "Elaborating entity \"led_case\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628604253877 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "minus " "No output dependent on input pin \"minus\"" {  } { { "hdl/verilog/led_case.v" "" { Text "D:/backup12072021/altera/1/led_EPM240T100C5N/hdl/verilog/led_case.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628604254157 "|led_case|minus"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1628604254157 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1628604254157 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1628604254157 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1628604254157 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1628604254157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628604254187 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 10 17:04:14 2021 " "Processing ended: Tue Aug 10 17:04:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628604254187 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628604254187 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628604254187 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628604254187 ""}
