$date
	Sat Nov 07 13:33:26 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module gg $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 4 $ inp [3:0] $end
$var reg 4 % out [3:0] $end
$var reg 4 & w [3:0] $end
$var integer 32 ' i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
bx &
bx %
b0 $
0#
0"
bx !
$end
#5
b0 !
b0 %
b1 '
b0 &
1"
#10
0"
#15
b1 !
b1 %
b10 '
b1 &
b1 $
1"
#17
1#
#20
0"
#25
b0 !
b0 %
b0 &
b0 $
b1 '
1"
#30
0"
#35
b1 '
1"
#40
0"
#45
b1 !
b1 %
b10 '
b1 &
b1 $
1"
0#
#50
0"
#55
b11 !
b11 %
b11 '
b11 &
b10 $
1"
#60
0"
#65
b10 !
b10 %
b100 '
b10 &
b11 $
1"
#70
0"
#75
b110 !
b110 %
b101 '
b110 &
b100 $
1"
#80
0"
#85
b111 !
b111 %
b110 '
b111 &
b101 $
1"
#90
0"
#95
b101 !
b101 %
b111 '
b101 &
b110 $
1"
#100
0"
#105
b100 !
b100 %
b1000 '
b100 &
b111 $
1"
#110
0"
#115
b1100 !
b1100 %
b1001 '
b1100 &
b1000 $
1"
#120
0"
#125
b1101 !
b1101 %
b1010 '
b1101 &
b1001 $
1"
#130
0"
#135
b1111 !
b1111 %
b1011 '
b1111 &
b1010 $
1"
#140
0"
#145
b1110 !
b1110 %
b1100 '
b1110 &
b1011 $
1"
#150
0"
#155
b1010 !
b1010 %
b1101 '
b1010 &
b1100 $
1"
#160
0"
#165
b1011 !
b1011 %
b1110 '
b1011 &
b1101 $
1"
#170
0"
#175
b1001 !
b1001 %
b1111 '
b1001 &
b1110 $
1"
#180
0"
#185
b1000 !
b1000 %
b0 '
b1000 &
b1111 $
1"
#190
0"
#195
b0 !
b0 %
b1 '
b0 &
b0 $
1"
#200
0"
#205
b1 !
b1 %
b10 '
b1 &
b1 $
1"
#210
0"
#215
b11 !
b11 %
b11 '
b11 &
b10 $
1"
#220
0"
#225
b10 !
b10 %
b100 '
b10 &
b11 $
1"
#230
0"
#235
b110 !
b110 %
b101 '
b110 &
b100 $
1"
#240
0"
#245
b111 !
b111 %
b110 '
b111 &
b101 $
1"
