Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Thu Apr  5 01:31:10 2018
| Host             : DESKTOP-ATANOJF running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 5.848        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 5.752        |
| Device Static (W)        | 0.096        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 55.8         |
| Junction Temperature (C) | 54.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     1.136 |      339 |       --- |             --- |
|   LUT as Logic |     1.096 |      179 |     20800 |            0.86 |
|   CARRY4       |     0.020 |       12 |      8150 |            0.15 |
|   Register     |     0.012 |       91 |     41600 |            0.22 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   F7/F8 Muxes  |     0.001 |        1 |     32600 |           <0.01 |
|   Others       |     0.000 |       18 |       --- |             --- |
| Signals        |     1.304 |      304 |       --- |             --- |
| Block RAM      |     0.474 |        2 |        50 |            4.00 |
| I/O            |     2.838 |       22 |       106 |           20.75 |
| Static Power   |     0.096 |          |           |                 |
| Total          |     5.848 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     2.968 |       2.939 |      0.029 |
| Vccaux    |       1.800 |     0.117 |       0.102 |      0.015 |
| Vcco33    |       3.300 |     0.788 |       0.787 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.032 |       0.031 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| top                                            |     5.752 |
|   design_1_i                                   |     1.275 |
|     blk_mem_gen_0                              |     0.317 |
|       U0                                       |     0.317 |
|         inst_blk_mem_gen                       |     0.317 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.317 |
|             valid.cstr                         |     0.317 |
|               ramloop[0].ram.r                 |     0.317 |
|                 prim_noinit.ram                |     0.317 |
|     blk_mem_gen_1                              |     0.305 |
|       U0                                       |     0.305 |
|         inst_blk_mem_gen                       |     0.305 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.305 |
|             valid.cstr                         |     0.305 |
|               ramloop[0].ram.r                 |     0.305 |
|                 prim_noinit.ram                |     0.305 |
|     blk_mem_gen_2                              |     0.297 |
|       U0                                       |     0.297 |
|         inst_blk_mem_gen                       |     0.297 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.297 |
|             valid.cstr                         |     0.297 |
|               ramloop[0].ram.r                 |     0.297 |
|                 prim_noinit.ram                |     0.297 |
|     blk_mem_gen_3                              |     0.356 |
|       U0                                       |     0.356 |
|         inst_blk_mem_gen                       |     0.356 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.356 |
|             valid.cstr                         |     0.356 |
|               ramloop[0].ram.r                 |     0.356 |
|                 prim_noinit.ram                |     0.356 |
+------------------------------------------------+-----------+


