############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode s_axilite "adder"
set_directive_interface -mode s_axilite -register "adder" B
set_directive_interface -mode s_axilite -register "adder" A
set_directive_interface -mode s_axilite -register "adder" Q
set_directive_interface -mode s_axilite -register "adder" DataInput
set_directive_interface -mode s_axilite -register "adder" DataOutput
set_directive_unroll "adder/SumaElementos"


