Worst +1.0e+30, Best -1.0e+30
Worst   1.052, Best   2.212
Coverage report
  User constraints covered 0 connections out of 79 total, coverage: 0.0%
  Auto constraints covered 47 connections out of 79 total, coverage: 59.5%


Hold   1.052, syn__46_ to syn__46_, clock Internal_generated_clock_Blinky|clk 0.000, Arr   2.883, Req   1.831
Hold   1.052, syn__43_ to syn__43_, clock Internal_generated_clock_Blinky|clk 0.000, Arr   2.883, Req   1.831
Hold   1.052, syn__49_ to syn__49_, clock Internal_generated_clock_Blinky|clk 0.000, Arr   2.883, Req   1.831
Hold   1.052, syn__47_ to syn__47_, clock Internal_generated_clock_Blinky|clk 0.000, Arr   2.883, Req   1.831
Hold   1.052, syn__45_ to syn__45_, clock Internal_generated_clock_Blinky|clk 0.000, Arr   2.883, Req   1.831
Hold   1.052, syn__44_ to syn__44_, clock Internal_generated_clock_Blinky|clk 0.000, Arr   2.883, Req   1.831
Hold   1.052, syn__48_ to syn__48_, clock Internal_generated_clock_Blinky|clk 0.000, Arr   2.883, Req   1.831
Hold   1.245, syn__47_ to syn__49_, clock Internal_generated_clock_Blinky|clk 0.000, Arr   3.347, Req   2.102
Hold   1.245, syn__47_ to syn__48_, clock Internal_generated_clock_Blinky|clk 0.000, Arr   3.347, Req   2.102
Hold   1.246, syn__43_ to syn__45_, clock Internal_generated_clock_Blinky|clk 0.000, Arr   3.348, Req   2.102
Hold   1.246, syn__43_ to syn__44_, clock Internal_generated_clock_Blinky|clk 0.000, Arr   3.348, Req   2.102
Hold   1.246, syn__43_ to syn__46_, clock Internal_generated_clock_Blinky|clk 0.000, Arr   3.348, Req   2.102
Hold   1.332, syn__47_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk 0.000, Arr   3.691, Req   2.359
Hold   1.332, syn__44_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk 0.000, Arr   3.691, Req   2.359
Hold   1.332, syn__43_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk 0.000, Arr   3.691, Req   2.359
Hold   1.592, syn__48_ to syn__49_, clock Internal_generated_clock_Blinky|clk 0.000, Arr   3.346, Req   1.754
Hold   1.593, syn__45_ to syn__46_, clock Internal_generated_clock_Blinky|clk 0.000, Arr   3.347, Req   1.754
Hold   1.611, syn__44_ to syn__45_, clock Internal_generated_clock_Blinky|clk 0.000, Arr   3.348, Req   1.737
Hold   1.611, syn__44_ to syn__46_, clock Internal_generated_clock_Blinky|clk 0.000, Arr   3.348, Req   1.737
Hold   1.703, syn__47_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk 0.000, Arr   4.062, Req   2.359
Hold   1.761, syn__49_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk 0.000, Arr   4.120, Req   2.359
Hold   1.761, syn__45_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk 0.000, Arr   4.120, Req   2.359
Hold   1.761, syn__48_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk 0.000, Arr   4.120, Req   2.359
Hold   1.761, syn__49_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk 0.000, Arr   4.120, Req   2.359
Hold   1.761, syn__48_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk 0.000, Arr   4.120, Req   2.359
Hold   1.761, syn__45_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk 0.000, Arr   4.120, Req   2.359
Hold   1.763, syn__43_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk 0.000, Arr   4.122, Req   2.359
Hold   1.763, syn__44_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk 0.000, Arr   4.122, Req   2.359
Hold   1.792, syn__46_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk 0.000, Arr   4.151, Req   2.359
Hold   1.792, syn__46_ to mem.prom_0_6526DEFE.ram_inst, clock Internal_generated_clock_Blinky|clk 0.000, Arr   4.151, Req   2.359
Hold   2.212, syn__43_ to syn__49_, clock Internal_generated_clock_Blinky|clk 0.000, Arr   3.949, Req   1.737
Hold   2.212, syn__43_ to syn__48_, clock Internal_generated_clock_Blinky|clk 0.000, Arr   3.949, Req   1.737
Hold   2.212, syn__43_ to syn__47_, clock Internal_generated_clock_Blinky|clk 0.000, Arr   3.949, Req   1.737
