

================================================================
== Vitis HLS Report for 'DebayerG'
================================================================
* Date:           Thu May  8 10:10:41 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.888 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |     max    | min |     max    |   Type  |
    +---------+------------+----------+------------+-----+------------+---------+
    |       49|  4296540184|  0.196 us|  17.186 sec|   49|  4296540184|       no|
    +---------+------------+----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                                               |                                    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202  |DebayerG_Pipeline_VITIS_LOOP_273_4  |       21|    65556|  84.000 ns|  0.262 ms|   21|  65556|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        +--------------------+---------+------------+------------+-----------+-----------+-----------+----------+
        |                    |   Latency (cycles)   |  Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |     max    |   Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+------------+------------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_270_3  |       48|  4296540183|  24 ~ 65559|          -|          -|  2 ~ 65537|        no|
        +--------------------+---------+------------+------------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     164|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        6|     8|    3716|    4779|    -|
|Memory           |        8|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|      80|    -|
|Register         |        -|     -|     542|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       14|     8|    4258|    5023|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        4|    ~0|       1|       4|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                    Instance                   |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202  |DebayerG_Pipeline_VITIS_LOOP_273_4  |        6|   8|  3716|  4779|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                          |                                    |        6|   8|  3716|  4779|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory        |                  Module                  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |linebuf_yuv_val_V_U    |DebayerG_linebuf_yuv_val_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1921|   10|     1|        19210|
    |linebuf_yuv_val_V_1_U  |DebayerG_linebuf_yuv_val_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1921|   10|     1|        19210|
    |linebuf_yuv_val_V_2_U  |DebayerG_linebuf_yuv_val_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1921|   10|     1|        19210|
    |linebuf_yuv_val_V_3_U  |DebayerG_linebuf_yuv_val_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1921|   10|     1|        19210|
    +-----------------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                  |                                          |        8|  0|   0|    0|  7684|   40|     4|        76840|
    +-----------------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln270_fu_294_p2   |         +|   0|  0|  24|          17|           2|
    |loopHeight_fu_270_p2  |         +|   0|  0|  24|          17|           2|
    |out_y_fu_392_p2       |         +|   0|  0|  24|          17|           3|
    |y_8_fu_313_p2         |         +|   0|  0|  24|          17|           1|
    |cmp170_fu_414_p2      |      icmp|   0|  0|  13|          17|           1|
    |cmp724_fu_408_p2      |      icmp|   0|  0|  12|          15|          15|
    |cmp84_fu_379_p2       |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln270_fu_308_p2  |      icmp|   0|  0|  13|          17|          17|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    |xor_fu_402_p2         |       xor|   0|  0|  15|          15|          15|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 164|         150|          74|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  26|          5|    1|          5|
    |ap_done              |   9|          2|    1|          2|
    |bayerPhase_c9_blk_n  |   9|          2|    1|          2|
    |imgBayer_read        |   9|          2|    1|          2|
    |imgG_write           |   9|          2|    1|          2|
    |real_start           |   9|          2|    1|          2|
    |y_fu_76              |   9|          2|   17|         34|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  80|         17|   23|         49|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |add_ln270_reg_573                                           |  17|   0|   17|          0|
    |ap_CS_fsm                                                   |   4|   0|    4|          0|
    |ap_done_reg                                                 |   1|   0|    1|          0|
    |cmp170_reg_708                                              |   1|   0|    1|          0|
    |cmp724_reg_703                                              |   1|   0|    1|          0|
    |cmp84_reg_688                                               |   1|   0|    1|          0|
    |grp_DebayerG_Pipeline_VITIS_LOOP_273_4_fu_202_ap_start_reg  |   1|   0|    1|          0|
    |loopHeight_reg_557                                          |  17|   0|   17|          0|
    |out_y_reg_693                                               |  17|   0|   17|          0|
    |p_0_0_03875_46989_lcssa69987018_fu_156                      |  10|   0|   10|          0|
    |p_0_0_03875_46989_lcssa69987018_load_reg_683                |  10|   0|   10|          0|
    |p_0_0_038836808_lcssa6865_fu_80                             |  10|   0|   10|          0|
    |p_0_0_038836808_lcssa6865_load_reg_588                      |  10|   0|   10|          0|
    |p_0_0_03883_167406813_lcssa6867_fu_84                       |  10|   0|   10|          0|
    |p_0_0_03883_167406813_lcssa6867_load_reg_593                |  10|   0|   10|          0|
    |p_0_0_03883_16819_lcssa6871_fu_92                           |  10|   0|   10|          0|
    |p_0_0_03883_16819_lcssa6871_load_reg_603                    |  10|   0|   10|          0|
    |p_0_0_03883_1_16824_lcssa6873_fu_96                         |  10|   0|   10|          0|
    |p_0_0_03883_1_16824_lcssa6873_load_reg_608                  |  10|   0|   10|          0|
    |p_0_0_03883_1_26827_lcssa6875_fu_100                        |  10|   0|   10|          0|
    |p_0_0_03883_1_26827_lcssa6875_load_reg_613                  |  10|   0|   10|          0|
    |p_0_0_03883_267446816_lcssa6869_fu_88                       |  10|   0|   10|          0|
    |p_0_0_03883_267446816_lcssa6869_load_reg_598                |  10|   0|   10|          0|
    |p_0_0_03883_26830_lcssa6877_fu_104                          |  10|   0|   10|          0|
    |p_0_0_03883_26830_lcssa6877_load_reg_618                    |  10|   0|   10|          0|
    |p_0_0_03883_2_16835_lcssa6879_fu_108                        |  10|   0|   10|          0|
    |p_0_0_03883_2_16835_lcssa6879_load_reg_623                  |  10|   0|   10|          0|
    |p_0_0_03883_2_26838_lcssa6881_fu_112                        |  10|   0|   10|          0|
    |p_0_0_03883_2_26838_lcssa6881_load_reg_628                  |  10|   0|   10|          0|
    |p_0_0_03883_36841_lcssa6883_fu_116                          |  10|   0|   10|          0|
    |p_0_0_03883_36841_lcssa6883_load_reg_633                    |  10|   0|   10|          0|
    |p_0_0_03883_3_16846_lcssa6885_fu_120                        |  10|   0|   10|          0|
    |p_0_0_03883_3_16846_lcssa6885_load_reg_638                  |  10|   0|   10|          0|
    |p_0_0_03883_3_26849_lcssa6887_fu_124                        |  10|   0|   10|          0|
    |p_0_0_03883_3_26849_lcssa6887_load_reg_643                  |  10|   0|   10|          0|
    |p_0_0_03883_46852_lcssa6889_fu_128                          |  10|   0|   10|          0|
    |p_0_0_03883_46852_lcssa6889_load_reg_648                    |  10|   0|   10|          0|
    |p_0_0_03883_4_16857_lcssa6891_fu_132                        |  10|   0|   10|          0|
    |p_0_0_03883_4_16857_lcssa6891_load_reg_653                  |  10|   0|   10|          0|
    |p_0_0_03883_4_26860_lcssa6893_fu_136                        |  10|   0|   10|          0|
    |p_0_0_03883_4_26860_lcssa6893_load_reg_658                  |  10|   0|   10|          0|
    |p_lcssa69937010_fu_140                                      |  10|   0|   10|          0|
    |p_lcssa69937010_load_reg_663                                |  10|   0|   10|          0|
    |p_lcssa69947012_fu_144                                      |  10|   0|   10|          0|
    |p_lcssa69947012_load_reg_668                                |  10|   0|   10|          0|
    |p_lcssa69957014_fu_148                                      |  10|   0|   10|          0|
    |p_lcssa69957014_load_reg_673                                |  10|   0|   10|          0|
    |p_lcssa69967016_fu_152                                      |  10|   0|   10|          0|
    |p_lcssa69967016_load_reg_678                                |  10|   0|   10|          0|
    |start_once_reg                                              |   1|   0|    1|          0|
    |trunc_ln248_1_reg_567                                       |  15|   0|   15|          0|
    |x_phase_reg_562                                             |   1|   0|    1|          0|
    |xor_reg_698                                                 |  15|   0|   15|          0|
    |y_7_reg_578                                                 |  17|   0|   17|          0|
    |y_fu_76                                                     |  17|   0|   17|          0|
    |zext_ln229_reg_552                                          |  16|   0|   17|          1|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 542|   0|  543|          1|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|       DebayerG|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|       DebayerG|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|       DebayerG|  return value|
|start_full_n                  |   in|    1|  ap_ctrl_hs|       DebayerG|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|       DebayerG|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|       DebayerG|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|       DebayerG|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|       DebayerG|  return value|
|start_out                     |  out|    1|  ap_ctrl_hs|       DebayerG|  return value|
|start_write                   |  out|    1|  ap_ctrl_hs|       DebayerG|  return value|
|imgBayer_dout                 |   in|   10|     ap_fifo|       imgBayer|       pointer|
|imgBayer_num_data_valid       |   in|    3|     ap_fifo|       imgBayer|       pointer|
|imgBayer_fifo_cap             |   in|    3|     ap_fifo|       imgBayer|       pointer|
|imgBayer_empty_n              |   in|    1|     ap_fifo|       imgBayer|       pointer|
|imgBayer_read                 |  out|    1|     ap_fifo|       imgBayer|       pointer|
|imgG_din                      |  out|   30|     ap_fifo|           imgG|       pointer|
|imgG_num_data_valid           |   in|    2|     ap_fifo|           imgG|       pointer|
|imgG_fifo_cap                 |   in|    2|     ap_fifo|           imgG|       pointer|
|imgG_full_n                   |   in|    1|     ap_fifo|           imgG|       pointer|
|imgG_write                    |  out|    1|     ap_fifo|           imgG|       pointer|
|height                        |   in|   16|   ap_stable|         height|        scalar|
|width                         |   in|   16|   ap_stable|          width|        scalar|
|p_read                        |   in|   16|     ap_none|         p_read|        scalar|
|bayerPhase_c9_din             |  out|   16|     ap_fifo|  bayerPhase_c9|       pointer|
|bayerPhase_c9_num_data_valid  |   in|    2|     ap_fifo|  bayerPhase_c9|       pointer|
|bayerPhase_c9_fifo_cap        |   in|    2|     ap_fifo|  bayerPhase_c9|       pointer|
|bayerPhase_c9_full_n          |   in|    1|     ap_fifo|  bayerPhase_c9|       pointer|
|bayerPhase_c9_write           |  out|    1|     ap_fifo|  bayerPhase_c9|       pointer|
+------------------------------+-----+-----+------------+---------------+--------------+

