#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f8965e2040 .scope module, "Lab3TestBench" "Lab3TestBench" 2 80;
 .timescale 0 0;
v000001f896666120_0 .var "a", 0 0;
v000001f8966661c0_0 .var "b", 0 0;
v000001f896666c60_0 .var "c", 0 0;
v000001f896666260_0 .var "d", 0 0;
v000001f896666620_0 .net "fiveMaxterm", 0 0, L_000001f8966713a0;  1 drivers
v000001f896666300_0 .net "fiveMinterm", 0 0, L_000001f896671100;  1 drivers
v000001f8966663a0_0 .net "oneMaxterm", 0 0, L_000001f896671020;  1 drivers
v000001f896666440_0 .net "oneMinterm", 0 0, L_000001f8966019b0;  1 drivers
S_000001f8965d95d0 .scope module, "P1Max" "part1Maxterm" 2 85, 2 19 0, S_000001f8965e2040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "i";
L_000001f896601a20 .functor NOT 1, v000001f896666120_0, C4<0>, C4<0>, C4<0>;
L_000001f896601cc0 .functor NOT 1, v000001f8966661c0_0, C4<0>, C4<0>, C4<0>;
L_000001f896670ca0 .functor NOT 1, v000001f896666c60_0, C4<0>, C4<0>, C4<0>;
L_000001f896670920 .functor OR 1, L_000001f896601a20, v000001f8966661c0_0, v000001f896666c60_0, C4<0>;
L_000001f896671250 .functor OR 1, L_000001f896601cc0, L_000001f896670ca0, C4<0>, C4<0>;
L_000001f896671020 .functor AND 1, L_000001f896670920, L_000001f896671250, C4<1>, C4<1>;
v000001f8965d8b50_0 .net "a", 0 0, v000001f896666120_0;  1 drivers
v000001f8965d8dd0_0 .net "b", 0 0, v000001f8966661c0_0;  1 drivers
v000001f8965d9370_0 .net "c", 0 0, v000001f896666c60_0;  1 drivers
v000001f8965d9230_0 .net "i", 0 0, L_000001f896671020;  alias, 1 drivers
v000001f8965d92d0_0 .net "notA", 0 0, L_000001f896601a20;  1 drivers
v000001f8965d8470_0 .net "notABC", 0 0, L_000001f896670920;  1 drivers
v000001f8965d8c90_0 .net "notB", 0 0, L_000001f896601cc0;  1 drivers
v000001f8965d86f0_0 .net "notBnotC", 0 0, L_000001f896671250;  1 drivers
v000001f8965d8650_0 .net "notC", 0 0, L_000001f896670ca0;  1 drivers
S_000001f8965e4ba0 .scope module, "P1Min" "part1minterm" 2 84, 2 1 0, S_000001f8965e2040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "i";
L_000001f896601b00 .functor NOT 1, v000001f896666120_0, C4<0>, C4<0>, C4<0>;
L_000001f8966017f0 .functor NOT 1, v000001f8966661c0_0, C4<0>, C4<0>, C4<0>;
L_000001f896601860 .functor NOT 1, v000001f896666c60_0, C4<0>, C4<0>, C4<0>;
L_000001f8966018d0 .functor AND 1, v000001f8966661c0_0, L_000001f896601860, C4<1>, C4<1>;
L_000001f896601a90 .functor AND 1, L_000001f8966017f0, v000001f896666c60_0, C4<1>, C4<1>;
L_000001f896601940 .functor AND 1, L_000001f896601b00, L_000001f8966017f0, C4<1>, C4<1>;
L_000001f8966019b0 .functor OR 1, L_000001f896601940, L_000001f896601a90, L_000001f8966018d0, C4<0>;
v000001f8965d8790_0 .net "BnotC", 0 0, L_000001f8966018d0;  1 drivers
v000001f8965d8830_0 .net "a", 0 0, v000001f896666120_0;  alias, 1 drivers
v000001f896667ac0_0 .net "b", 0 0, v000001f8966661c0_0;  alias, 1 drivers
v000001f896666b20_0 .net "c", 0 0, v000001f896666c60_0;  alias, 1 drivers
v000001f896667b60_0 .net "i", 0 0, L_000001f8966019b0;  alias, 1 drivers
v000001f8966670c0_0 .net "notA", 0 0, L_000001f896601b00;  1 drivers
v000001f896667340_0 .net "notAnotB", 0 0, L_000001f896601940;  1 drivers
v000001f896667c00_0 .net "notB", 0 0, L_000001f8966017f0;  1 drivers
v000001f8966675c0_0 .net "notBC", 0 0, L_000001f896601a90;  1 drivers
v000001f8966669e0_0 .net "notC", 0 0, L_000001f896601860;  1 drivers
S_000001f8965e4d30 .scope module, "P5Max" "part5Maxterm" 2 87, 2 58 0, S_000001f8965e2040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "i";
L_000001f896671170 .functor NOT 1, v000001f896666120_0, C4<0>, C4<0>, C4<0>;
L_000001f896670d80 .functor NOT 1, v000001f8966661c0_0, C4<0>, C4<0>, C4<0>;
L_000001f896670d10 .functor NOT 1, v000001f896666c60_0, C4<0>, C4<0>, C4<0>;
L_000001f896670e60 .functor OR 1, L_000001f896671170, L_000001f896670d80, L_000001f896670d10, C4<0>;
L_000001f8966712c0 .functor OR 1, L_000001f896671170, v000001f8966661c0_0, v000001f896666c60_0, C4<0>;
L_000001f896670fb0 .functor OR 1, v000001f896666120_0, L_000001f896670d80, v000001f896666260_0, C4<0>;
L_000001f896670df0 .functor OR 1, v000001f896666120_0, v000001f8966661c0_0, L_000001f896670d10, C4<0>;
L_000001f896670ed0 .functor OR 1, L_000001f896670d10, v000001f896666260_0, C4<0>, C4<0>;
L_000001f8966713a0/0/0 .functor AND 1, L_000001f896670e60, L_000001f8966712c0, L_000001f896670fb0, L_000001f896670df0;
L_000001f8966713a0/0/4 .functor AND 1, L_000001f896670ed0, C4<1>, C4<1>, C4<1>;
L_000001f8966713a0 .functor AND 1, L_000001f8966713a0/0/0, L_000001f8966713a0/0/4, C4<1>, C4<1>;
v000001f896667660_0 .net "ABnotC", 0 0, L_000001f896670df0;  1 drivers
v000001f896667f20_0 .net "AnotBD", 0 0, L_000001f896670fb0;  1 drivers
v000001f8966678e0_0 .net "a", 0 0, v000001f896666120_0;  alias, 1 drivers
v000001f896667de0_0 .net "b", 0 0, v000001f8966661c0_0;  alias, 1 drivers
v000001f896667160_0 .net "c", 0 0, v000001f896666c60_0;  alias, 1 drivers
v000001f8966677a0_0 .net "d", 0 0, v000001f896666260_0;  1 drivers
v000001f896667840_0 .net "i", 0 0, L_000001f8966713a0;  alias, 1 drivers
v000001f8966664e0_0 .net "notA", 0 0, L_000001f896671170;  1 drivers
v000001f8966673e0_0 .net "notABC", 0 0, L_000001f8966712c0;  1 drivers
v000001f896667480_0 .net "notAnotBnotC", 0 0, L_000001f896670e60;  1 drivers
v000001f896667700_0 .net "notB", 0 0, L_000001f896670d80;  1 drivers
v000001f896666bc0_0 .net "notC", 0 0, L_000001f896670d10;  1 drivers
v000001f896667ca0_0 .net "notCD", 0 0, L_000001f896670ed0;  1 drivers
S_000001f8965dba50 .scope module, "P5Min" "part5Minterm" 2 86, 2 36 0, S_000001f8965e2040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "i";
L_000001f896671090 .functor NOT 1, v000001f896666120_0, C4<0>, C4<0>, C4<0>;
L_000001f8966714f0 .functor NOT 1, v000001f8966661c0_0, C4<0>, C4<0>, C4<0>;
L_000001f896670f40 .functor NOT 1, v000001f896666c60_0, C4<0>, C4<0>, C4<0>;
L_000001f896671330 .functor AND 1, L_000001f896671090, L_000001f896670f40, L_000001f8966714f0, C4<1>;
L_000001f896671790 .functor AND 1, L_000001f896671090, v000001f896666260_0, v000001f8966661c0_0, C4<1>;
L_000001f8966711e0 .functor AND 1, L_000001f896671090, v000001f896666260_0, L_000001f896670f40, C4<1>;
L_000001f896671560 .functor AND 1, v000001f896666120_0, L_000001f8966714f0, v000001f896666c60_0, v000001f896666260_0;
L_000001f896670bc0 .functor AND 1, v000001f896666120_0, v000001f8966661c0_0, L_000001f896670f40, C4<1>;
L_000001f896671100/0/0 .functor OR 1, L_000001f896671330, L_000001f896671790, L_000001f8966711e0, L_000001f896671560;
L_000001f896671100/0/4 .functor OR 1, L_000001f896670bc0, C4<0>, C4<0>, C4<0>;
L_000001f896671100 .functor OR 1, L_000001f896671100/0/0, L_000001f896671100/0/4, C4<0>, C4<0>;
v000001f896666a80_0 .net "ABnotC", 0 0, L_000001f896670bc0;  1 drivers
v000001f896667d40_0 .net "AnotBCD", 0 0, L_000001f896671560;  1 drivers
v000001f896666800_0 .net "a", 0 0, v000001f896666120_0;  alias, 1 drivers
v000001f896667980_0 .net "b", 0 0, v000001f8966661c0_0;  alias, 1 drivers
v000001f896667520_0 .net "c", 0 0, v000001f896666c60_0;  alias, 1 drivers
v000001f896666760_0 .net "d", 0 0, v000001f896666260_0;  alias, 1 drivers
v000001f896667020_0 .net "i", 0 0, L_000001f896671100;  alias, 1 drivers
v000001f896666f80_0 .net "notA", 0 0, L_000001f896671090;  1 drivers
v000001f896667e80_0 .net "notADB", 0 0, L_000001f896671790;  1 drivers
v000001f896666580_0 .net "notADnotC", 0 0, L_000001f8966711e0;  1 drivers
v000001f896666da0_0 .net "notAnotCnotB", 0 0, L_000001f896671330;  1 drivers
v000001f896667a20_0 .net "notB", 0 0, L_000001f8966714f0;  1 drivers
v000001f896666080_0 .net "notC", 0 0, L_000001f896670f40;  1 drivers
    .scope S_000001f8965e2040;
T_0 ;
    %vpi_call 2 91 "$dumpfile", "Lab3-Lalaguna.vcd" {0 0 0};
    %vpi_call 2 92 "$dumpvars", 32'sb11111111111111111111111111111111, S_000001f8965e4ba0, S_000001f8965d95d0, S_000001f8965dba50, S_000001f8965e4d30 {0 0 0};
    %vpi_call 2 93 "$monitor", "%b", v000001f896666440_0, v000001f8966663a0_0, v000001f896666300_0, v000001f896666620_0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001f8965e2040;
T_1 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %vpi_call 2 97 "$display", "part1 minterm: !A!B + !BC + B!C" {0 0 0};
    %vpi_call 2 98 "$monitor", "a=%b, b=%b, c=%b : i=%b", v000001f896666120_0, v000001f8966661c0_0, v000001f896666c60_0, v000001f896666440_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %vpi_call 2 108 "$display", "\012part1 maxterm: (!A+B+C)(!B+!C)" {0 0 0};
    %vpi_call 2 109 "$monitor", "a=%b, b=%b, c=%b : i1=%b", v000001f896666120_0, v000001f8966661c0_0, v000001f896666c60_0, v000001f8966663a0_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666260_0, 0, 1;
    %vpi_call 2 119 "$display", "\012part5 minterm: !A!C!B+!ADB+!AD!C+A!BCD+AB!C" {0 0 0};
    %vpi_call 2 120 "$monitor", "a=%b, b=%b, c=%b, d=%b : i1=%b", v000001f896666120_0, v000001f8966661c0_0, v000001f896666c60_0, v000001f896666260_0, v000001f896666300_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666260_0, 0, 1;
    %vpi_call 2 138 "$display", "\012part5 maxterm: (!A+!B+!C)(!A+B+C)(A+!B+D)(A+B+!C)(!C+D)" {0 0 0};
    %vpi_call 2 139 "$monitor", "a=%b, b=%b, c=%b, d=%b : i1=%b", v000001f896666120_0, v000001f8966661c0_0, v000001f896666c60_0, v000001f896666260_0, v000001f896666620_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f896666260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8966661c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f896666260_0, 0, 1;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Lab3-Lalaguna.v";
