// Seed: 2528275813
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    input wor id_2,
    input supply0 id_3,
    input wire id_4,
    input wire id_5,
    output uwire id_6,
    input supply0 id_7,
    output supply0 id_8,
    output tri id_9
    , id_11
);
  assign id_11 = 1;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    inout wand id_2,
    input supply1 id_3,
    output logic id_4,
    input supply0 id_5,
    output wand id_6,
    output wor id_7,
    output wire id_8
);
  always id_4 = #(1) 1'b0;
  assign id_6 = id_3;
  module_0(
      id_3, id_8, id_1, id_3, id_5, id_3, id_6, id_1, id_0, id_2
  );
  xor (id_2, id_5, id_1, id_3);
  assign id_2 = 1'b0;
endmodule
