;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* I2C */
I2C_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
I2C_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
I2C_SCB__CTRL EQU CYREG_SCB0_CTRL
I2C_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
I2C_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
I2C_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
I2C_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
I2C_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
I2C_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
I2C_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
I2C_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
I2C_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
I2C_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
I2C_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
I2C_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
I2C_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
I2C_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
I2C_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
I2C_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
I2C_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
I2C_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
I2C_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
I2C_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
I2C_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
I2C_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
I2C_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
I2C_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
I2C_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
I2C_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
I2C_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
I2C_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
I2C_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
I2C_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
I2C_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
I2C_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
I2C_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
I2C_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
I2C_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
I2C_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
I2C_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
I2C_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
I2C_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
I2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
I2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
I2C_SCB__INTR_M EQU CYREG_SCB0_INTR_M
I2C_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
I2C_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
I2C_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
I2C_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
I2C_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
I2C_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
I2C_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
I2C_SCB__INTR_S EQU CYREG_SCB0_INTR_S
I2C_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
I2C_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
I2C_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
I2C_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
I2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
I2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
I2C_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
I2C_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
I2C_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
I2C_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
I2C_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
I2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
I2C_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
I2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
I2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
I2C_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
I2C_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
I2C_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
I2C_SCB__SS0_POSISTION EQU 0
I2C_SCB__SS1_POSISTION EQU 1
I2C_SCB__SS2_POSISTION EQU 2
I2C_SCB__SS3_POSISTION EQU 3
I2C_SCB__STATUS EQU CYREG_SCB0_STATUS
I2C_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
I2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
I2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
I2C_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
I2C_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
I2C_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
I2C_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
I2C_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
I2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_SCB_IRQ__INTC_MASK EQU 0x400
I2C_SCB_IRQ__INTC_NUMBER EQU 10
I2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
I2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
I2C_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
I2C_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
I2C_SCBCLK__ENABLE_MASK EQU 0x80000000
I2C_SCBCLK__MASK EQU 0x80000000
I2C_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00
I2C_scl__0__DM__MASK EQU 0x07
I2C_scl__0__DM__SHIFT EQU 0
I2C_scl__0__DR EQU CYREG_PRT4_DR
I2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_scl__0__HSIOM_GPIO EQU 0
I2C_scl__0__HSIOM_I2C EQU 14
I2C_scl__0__HSIOM_I2C_SCL EQU 14
I2C_scl__0__HSIOM_MASK EQU 0x0000000F
I2C_scl__0__HSIOM_SHIFT EQU 0
I2C_scl__0__HSIOM_SPI EQU 15
I2C_scl__0__HSIOM_SPI_MOSI EQU 15
I2C_scl__0__HSIOM_UART EQU 9
I2C_scl__0__HSIOM_UART_RX EQU 9
I2C_scl__0__INTCFG EQU CYREG_PRT4_INTCFG
I2C_scl__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_scl__0__MASK EQU 0x01
I2C_scl__0__PC EQU CYREG_PRT4_PC
I2C_scl__0__PC2 EQU CYREG_PRT4_PC2
I2C_scl__0__PORT EQU 4
I2C_scl__0__PS EQU CYREG_PRT4_PS
I2C_scl__0__SHIFT EQU 0
I2C_scl__DR EQU CYREG_PRT4_DR
I2C_scl__INTCFG EQU CYREG_PRT4_INTCFG
I2C_scl__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_scl__MASK EQU 0x01
I2C_scl__PC EQU CYREG_PRT4_PC
I2C_scl__PC2 EQU CYREG_PRT4_PC2
I2C_scl__PORT EQU 4
I2C_scl__PS EQU CYREG_PRT4_PS
I2C_scl__SHIFT EQU 0
I2C_sda__0__DM__MASK EQU 0x38
I2C_sda__0__DM__SHIFT EQU 3
I2C_sda__0__DR EQU CYREG_PRT4_DR
I2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_sda__0__HSIOM_GPIO EQU 0
I2C_sda__0__HSIOM_I2C EQU 14
I2C_sda__0__HSIOM_I2C_SDA EQU 14
I2C_sda__0__HSIOM_MASK EQU 0x000000F0
I2C_sda__0__HSIOM_SHIFT EQU 4
I2C_sda__0__HSIOM_SPI EQU 15
I2C_sda__0__HSIOM_SPI_MISO EQU 15
I2C_sda__0__HSIOM_UART EQU 9
I2C_sda__0__HSIOM_UART_TX EQU 9
I2C_sda__0__INTCFG EQU CYREG_PRT4_INTCFG
I2C_sda__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_sda__0__MASK EQU 0x02
I2C_sda__0__PC EQU CYREG_PRT4_PC
I2C_sda__0__PC2 EQU CYREG_PRT4_PC2
I2C_sda__0__PORT EQU 4
I2C_sda__0__PS EQU CYREG_PRT4_PS
I2C_sda__0__SHIFT EQU 1
I2C_sda__DR EQU CYREG_PRT4_DR
I2C_sda__INTCFG EQU CYREG_PRT4_INTCFG
I2C_sda__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_sda__MASK EQU 0x02
I2C_sda__PC EQU CYREG_PRT4_PC
I2C_sda__PC2 EQU CYREG_PRT4_PC2
I2C_sda__PORT EQU 4
I2C_sda__PS EQU CYREG_PRT4_PS
I2C_sda__SHIFT EQU 1

/* RED */
RED__0__DM__MASK EQU 0x38
RED__0__DM__SHIFT EQU 3
RED__0__DR EQU CYREG_PRT0_DR
RED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
RED__0__HSIOM_MASK EQU 0x000000F0
RED__0__HSIOM_SHIFT EQU 4
RED__0__INTCFG EQU CYREG_PRT0_INTCFG
RED__0__INTSTAT EQU CYREG_PRT0_INTSTAT
RED__0__MASK EQU 0x02
RED__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
RED__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
RED__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
RED__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
RED__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
RED__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
RED__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
RED__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
RED__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
RED__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
RED__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
RED__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
RED__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
RED__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
RED__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
RED__0__PC EQU CYREG_PRT0_PC
RED__0__PC2 EQU CYREG_PRT0_PC2
RED__0__PORT EQU 0
RED__0__PS EQU CYREG_PRT0_PS
RED__0__SHIFT EQU 1
RED__DR EQU CYREG_PRT0_DR
RED__INTCFG EQU CYREG_PRT0_INTCFG
RED__INTSTAT EQU CYREG_PRT0_INTSTAT
RED__MASK EQU 0x02
RED__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
RED__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
RED__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
RED__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
RED__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
RED__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
RED__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
RED__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
RED__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
RED__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
RED__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
RED__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
RED__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
RED__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
RED__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
RED__PC EQU CYREG_PRT0_PC
RED__PC2 EQU CYREG_PRT0_PC2
RED__PORT EQU 0
RED__PS EQU CYREG_PRT0_PS
RED__SHIFT EQU 1

/* SCK */
SCK__0__DM__MASK EQU 0x07
SCK__0__DM__SHIFT EQU 0
SCK__0__DR EQU CYREG_PRT3_DR
SCK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SCK__0__HSIOM_MASK EQU 0x0000000F
SCK__0__HSIOM_SHIFT EQU 0
SCK__0__INTCFG EQU CYREG_PRT3_INTCFG
SCK__0__INTSTAT EQU CYREG_PRT3_INTSTAT
SCK__0__MASK EQU 0x01
SCK__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
SCK__0__OUT_SEL_SHIFT EQU 0
SCK__0__OUT_SEL_VAL EQU 0
SCK__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SCK__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SCK__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SCK__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SCK__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SCK__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SCK__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SCK__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SCK__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SCK__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SCK__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SCK__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SCK__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SCK__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SCK__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SCK__0__PC EQU CYREG_PRT3_PC
SCK__0__PC2 EQU CYREG_PRT3_PC2
SCK__0__PORT EQU 3
SCK__0__PS EQU CYREG_PRT3_PS
SCK__0__SHIFT EQU 0
SCK__DR EQU CYREG_PRT3_DR
SCK__INTCFG EQU CYREG_PRT3_INTCFG
SCK__INTSTAT EQU CYREG_PRT3_INTSTAT
SCK__MASK EQU 0x01
SCK__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SCK__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SCK__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SCK__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SCK__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SCK__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SCK__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SCK__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SCK__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SCK__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SCK__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SCK__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SCK__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SCK__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SCK__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SCK__PC EQU CYREG_PRT3_PC
SCK__PC2 EQU CYREG_PRT3_PC2
SCK__PORT EQU 3
SCK__PS EQU CYREG_PRT3_PS
SCK__SHIFT EQU 0

/* SDA */
SDA__0__DM__MASK EQU 0x38
SDA__0__DM__SHIFT EQU 3
SDA__0__DR EQU CYREG_PRT3_DR
SDA__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SDA__0__HSIOM_MASK EQU 0x000000F0
SDA__0__HSIOM_SHIFT EQU 4
SDA__0__INTCFG EQU CYREG_PRT3_INTCFG
SDA__0__INTSTAT EQU CYREG_PRT3_INTSTAT
SDA__0__MASK EQU 0x02
SDA__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
SDA__0__OUT_SEL_SHIFT EQU 2
SDA__0__OUT_SEL_VAL EQU 2
SDA__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SDA__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SDA__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SDA__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SDA__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SDA__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SDA__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SDA__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SDA__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SDA__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SDA__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SDA__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SDA__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SDA__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SDA__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SDA__0__PC EQU CYREG_PRT3_PC
SDA__0__PC2 EQU CYREG_PRT3_PC2
SDA__0__PORT EQU 3
SDA__0__PS EQU CYREG_PRT3_PS
SDA__0__SHIFT EQU 1
SDA__DR EQU CYREG_PRT3_DR
SDA__INTCFG EQU CYREG_PRT3_INTCFG
SDA__INTSTAT EQU CYREG_PRT3_INTSTAT
SDA__MASK EQU 0x02
SDA__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SDA__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SDA__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SDA__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SDA__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SDA__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SDA__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SDA__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SDA__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SDA__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SDA__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SDA__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SDA__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SDA__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SDA__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SDA__PC EQU CYREG_PRT3_PC
SDA__PC2 EQU CYREG_PRT3_PC2
SDA__PORT EQU 3
SDA__PS EQU CYREG_PRT3_PS
SDA__SHIFT EQU 1

/* SPI */
SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_01
SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_01
SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_01
SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_01
SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
SPI_BSPIM_BitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL_01
SPI_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
SPI_BSPIM_BitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL_01
SPI_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
SPI_BSPIM_BitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK_01
SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
SPI_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK_01
SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_01
SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_01
SPI_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST_01
SPI_BSPIM_RxStsReg__4__MASK EQU 0x10
SPI_BSPIM_RxStsReg__4__POS EQU 4
SPI_BSPIM_RxStsReg__5__MASK EQU 0x20
SPI_BSPIM_RxStsReg__5__POS EQU 5
SPI_BSPIM_RxStsReg__6__MASK EQU 0x40
SPI_BSPIM_RxStsReg__6__POS EQU 6
SPI_BSPIM_RxStsReg__MASK EQU 0x70
SPI_BSPIM_RxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK_03
SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
SPI_BSPIM_RxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST_03
SPI_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
SPI_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
SPI_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
SPI_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
SPI_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
SPI_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
SPI_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
SPI_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
SPI_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_UDB_W8_A0_01
SPI_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_UDB_W8_A1_01
SPI_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
SPI_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_UDB_W8_D0_01
SPI_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_UDB_W8_D1_01
SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
SPI_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
SPI_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_UDB_W8_F0_01
SPI_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_UDB_W8_F1_01
SPI_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
SPI_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
SPI_BSPIM_TxStsReg__0__MASK EQU 0x01
SPI_BSPIM_TxStsReg__0__POS EQU 0
SPI_BSPIM_TxStsReg__1__MASK EQU 0x02
SPI_BSPIM_TxStsReg__1__POS EQU 1
SPI_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
SPI_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
SPI_BSPIM_TxStsReg__2__MASK EQU 0x04
SPI_BSPIM_TxStsReg__2__POS EQU 2
SPI_BSPIM_TxStsReg__3__MASK EQU 0x08
SPI_BSPIM_TxStsReg__3__POS EQU 3
SPI_BSPIM_TxStsReg__4__MASK EQU 0x10
SPI_BSPIM_TxStsReg__4__POS EQU 4
SPI_BSPIM_TxStsReg__MASK EQU 0x1F
SPI_BSPIM_TxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK_02
SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
SPI_BSPIM_TxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST_02
SPI_IntClock__DIVIDER_MASK EQU 0x0000FFFF
SPI_IntClock__ENABLE EQU CYREG_CLK_DIVIDER_C00
SPI_IntClock__ENABLE_MASK EQU 0x80000000
SPI_IntClock__MASK EQU 0x80000000
SPI_IntClock__REGISTER EQU CYREG_CLK_DIVIDER_C00

/* MISO */
MISO__0__DM__MASK EQU 0x38000
MISO__0__DM__SHIFT EQU 15
MISO__0__DR EQU CYREG_PRT0_DR
MISO__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
MISO__0__HSIOM_MASK EQU 0x00F00000
MISO__0__HSIOM_SHIFT EQU 20
MISO__0__INTCFG EQU CYREG_PRT0_INTCFG
MISO__0__INTSTAT EQU CYREG_PRT0_INTSTAT
MISO__0__MASK EQU 0x20
MISO__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MISO__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MISO__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MISO__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MISO__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MISO__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MISO__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MISO__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MISO__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MISO__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MISO__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MISO__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MISO__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MISO__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MISO__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MISO__0__PC EQU CYREG_PRT0_PC
MISO__0__PC2 EQU CYREG_PRT0_PC2
MISO__0__PORT EQU 0
MISO__0__PS EQU CYREG_PRT0_PS
MISO__0__SHIFT EQU 5
MISO__DR EQU CYREG_PRT0_DR
MISO__INTCFG EQU CYREG_PRT0_INTCFG
MISO__INTSTAT EQU CYREG_PRT0_INTSTAT
MISO__MASK EQU 0x20
MISO__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MISO__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MISO__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MISO__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MISO__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MISO__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MISO__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MISO__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MISO__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MISO__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MISO__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MISO__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MISO__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MISO__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MISO__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MISO__PC EQU CYREG_PRT0_PC
MISO__PC2 EQU CYREG_PRT0_PC2
MISO__PORT EQU 0
MISO__PS EQU CYREG_PRT0_PS
MISO__SHIFT EQU 5

/* MOSI */
MOSI__0__DM__MASK EQU 0x7000
MOSI__0__DM__SHIFT EQU 12
MOSI__0__DR EQU CYREG_PRT0_DR
MOSI__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
MOSI__0__HSIOM_MASK EQU 0x000F0000
MOSI__0__HSIOM_SHIFT EQU 16
MOSI__0__INTCFG EQU CYREG_PRT0_INTCFG
MOSI__0__INTSTAT EQU CYREG_PRT0_INTSTAT
MOSI__0__MASK EQU 0x10
MOSI__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
MOSI__0__OUT_SEL_SHIFT EQU 8
MOSI__0__OUT_SEL_VAL EQU 3
MOSI__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MOSI__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MOSI__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MOSI__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MOSI__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MOSI__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MOSI__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MOSI__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MOSI__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MOSI__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MOSI__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MOSI__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MOSI__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MOSI__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MOSI__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MOSI__0__PC EQU CYREG_PRT0_PC
MOSI__0__PC2 EQU CYREG_PRT0_PC2
MOSI__0__PORT EQU 0
MOSI__0__PS EQU CYREG_PRT0_PS
MOSI__0__SHIFT EQU 4
MOSI__DR EQU CYREG_PRT0_DR
MOSI__INTCFG EQU CYREG_PRT0_INTCFG
MOSI__INTSTAT EQU CYREG_PRT0_INTSTAT
MOSI__MASK EQU 0x10
MOSI__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MOSI__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MOSI__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MOSI__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MOSI__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MOSI__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MOSI__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MOSI__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MOSI__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MOSI__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MOSI__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MOSI__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MOSI__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MOSI__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MOSI__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MOSI__PC EQU CYREG_PRT0_PC
MOSI__PC2 EQU CYREG_PRT0_PC2
MOSI__PORT EQU 0
MOSI__PS EQU CYREG_PRT0_PS
MOSI__SHIFT EQU 4

/* GREEN */
GREEN__0__DM__MASK EQU 0xE00000
GREEN__0__DM__SHIFT EQU 21
GREEN__0__DR EQU CYREG_PRT2_DR
GREEN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
GREEN__0__HSIOM_MASK EQU 0xF0000000
GREEN__0__HSIOM_SHIFT EQU 28
GREEN__0__INTCFG EQU CYREG_PRT2_INTCFG
GREEN__0__INTSTAT EQU CYREG_PRT2_INTSTAT
GREEN__0__MASK EQU 0x80
GREEN__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
GREEN__0__OUT_SEL_SHIFT EQU 14
GREEN__0__OUT_SEL_VAL EQU 2
GREEN__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
GREEN__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
GREEN__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
GREEN__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
GREEN__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
GREEN__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
GREEN__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
GREEN__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
GREEN__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
GREEN__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
GREEN__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
GREEN__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
GREEN__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
GREEN__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
GREEN__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
GREEN__0__PC EQU CYREG_PRT2_PC
GREEN__0__PC2 EQU CYREG_PRT2_PC2
GREEN__0__PORT EQU 2
GREEN__0__PS EQU CYREG_PRT2_PS
GREEN__0__SHIFT EQU 7
GREEN__DR EQU CYREG_PRT2_DR
GREEN__INTCFG EQU CYREG_PRT2_INTCFG
GREEN__INTSTAT EQU CYREG_PRT2_INTSTAT
GREEN__MASK EQU 0x80
GREEN__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
GREEN__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
GREEN__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
GREEN__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
GREEN__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
GREEN__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
GREEN__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
GREEN__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
GREEN__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
GREEN__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
GREEN__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
GREEN__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
GREEN__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
GREEN__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
GREEN__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
GREEN__PC EQU CYREG_PRT2_PC
GREEN__PC2 EQU CYREG_PRT2_PC2
GREEN__PORT EQU 2
GREEN__PS EQU CYREG_PRT2_PS
GREEN__SHIFT EQU 7

/* PWM_1 */
PWM_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
PWM_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
PWM_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
PWM_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
PWM_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
PWM_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
PWM_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
PWM_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
PWM_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

/* PWM_2 */
PWM_2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* RESET */
RESET__0__DM__MASK EQU 0x07
RESET__0__DM__SHIFT EQU 0
RESET__0__DR EQU CYREG_PRT0_DR
RESET__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
RESET__0__HSIOM_MASK EQU 0x0000000F
RESET__0__HSIOM_SHIFT EQU 0
RESET__0__INTCFG EQU CYREG_PRT0_INTCFG
RESET__0__INTSTAT EQU CYREG_PRT0_INTSTAT
RESET__0__MASK EQU 0x01
RESET__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
RESET__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
RESET__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
RESET__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
RESET__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
RESET__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
RESET__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
RESET__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
RESET__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
RESET__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
RESET__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
RESET__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
RESET__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
RESET__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
RESET__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
RESET__0__PC EQU CYREG_PRT0_PC
RESET__0__PC2 EQU CYREG_PRT0_PC2
RESET__0__PORT EQU 0
RESET__0__PS EQU CYREG_PRT0_PS
RESET__0__SHIFT EQU 0
RESET__DR EQU CYREG_PRT0_DR
RESET__INTCFG EQU CYREG_PRT0_INTCFG
RESET__INTSTAT EQU CYREG_PRT0_INTSTAT
RESET__MASK EQU 0x01
RESET__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
RESET__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
RESET__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
RESET__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
RESET__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
RESET__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
RESET__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
RESET__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
RESET__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
RESET__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
RESET__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
RESET__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
RESET__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
RESET__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
RESET__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
RESET__PC EQU CYREG_PRT0_PC
RESET__PC2 EQU CYREG_PRT0_PC2
RESET__PORT EQU 0
RESET__PS EQU CYREG_PRT0_PS
RESET__SHIFT EQU 0

/* BUZZER */
BUZZER__0__DM__MASK EQU 0x07
BUZZER__0__DM__SHIFT EQU 0
BUZZER__0__DR EQU CYREG_PRT1_DR
BUZZER__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
BUZZER__0__HSIOM_MASK EQU 0x0000000F
BUZZER__0__HSIOM_SHIFT EQU 0
BUZZER__0__INTCFG EQU CYREG_PRT1_INTCFG
BUZZER__0__INTSTAT EQU CYREG_PRT1_INTSTAT
BUZZER__0__MASK EQU 0x01
BUZZER__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
BUZZER__0__OUT_SEL_SHIFT EQU 0
BUZZER__0__OUT_SEL_VAL EQU -1
BUZZER__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
BUZZER__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
BUZZER__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
BUZZER__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
BUZZER__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
BUZZER__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
BUZZER__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
BUZZER__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
BUZZER__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
BUZZER__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
BUZZER__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
BUZZER__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
BUZZER__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
BUZZER__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
BUZZER__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
BUZZER__0__PC EQU CYREG_PRT1_PC
BUZZER__0__PC2 EQU CYREG_PRT1_PC2
BUZZER__0__PORT EQU 1
BUZZER__0__PS EQU CYREG_PRT1_PS
BUZZER__0__SHIFT EQU 0
BUZZER__DR EQU CYREG_PRT1_DR
BUZZER__INTCFG EQU CYREG_PRT1_INTCFG
BUZZER__INTSTAT EQU CYREG_PRT1_INTSTAT
BUZZER__MASK EQU 0x01
BUZZER__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
BUZZER__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
BUZZER__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
BUZZER__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
BUZZER__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
BUZZER__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
BUZZER__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
BUZZER__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
BUZZER__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
BUZZER__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
BUZZER__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
BUZZER__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
BUZZER__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
BUZZER__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
BUZZER__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
BUZZER__PC EQU CYREG_PRT1_PC
BUZZER__PC2 EQU CYREG_PRT1_PC2
BUZZER__PORT EQU 1
BUZZER__PS EQU CYREG_PRT1_PS
BUZZER__SHIFT EQU 0

/* Clock_1 */
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_B00
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* Clock_2 */
Clock_2__DIVIDER_MASK EQU 0x0000FFFF
Clock_2__ENABLE EQU CYREG_CLK_DIVIDER_A01
Clock_2__ENABLE_MASK EQU 0x80000000
Clock_2__MASK EQU 0x80000000
Clock_2__REGISTER EQU CYREG_CLK_DIVIDER_A01

/* BUZZERGROUND */
BUZZERGROUND__0__DM__MASK EQU 0x38000
BUZZERGROUND__0__DM__SHIFT EQU 15
BUZZERGROUND__0__DR EQU CYREG_PRT2_DR
BUZZERGROUND__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
BUZZERGROUND__0__HSIOM_MASK EQU 0x00F00000
BUZZERGROUND__0__HSIOM_SHIFT EQU 20
BUZZERGROUND__0__INTCFG EQU CYREG_PRT2_INTCFG
BUZZERGROUND__0__INTSTAT EQU CYREG_PRT2_INTSTAT
BUZZERGROUND__0__MASK EQU 0x20
BUZZERGROUND__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
BUZZERGROUND__0__OUT_SEL_SHIFT EQU 10
BUZZERGROUND__0__OUT_SEL_VAL EQU 0
BUZZERGROUND__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
BUZZERGROUND__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
BUZZERGROUND__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
BUZZERGROUND__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
BUZZERGROUND__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
BUZZERGROUND__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
BUZZERGROUND__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
BUZZERGROUND__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
BUZZERGROUND__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
BUZZERGROUND__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
BUZZERGROUND__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
BUZZERGROUND__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
BUZZERGROUND__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
BUZZERGROUND__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
BUZZERGROUND__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
BUZZERGROUND__0__PC EQU CYREG_PRT2_PC
BUZZERGROUND__0__PC2 EQU CYREG_PRT2_PC2
BUZZERGROUND__0__PORT EQU 2
BUZZERGROUND__0__PS EQU CYREG_PRT2_PS
BUZZERGROUND__0__SHIFT EQU 5
BUZZERGROUND__DR EQU CYREG_PRT2_DR
BUZZERGROUND__INTCFG EQU CYREG_PRT2_INTCFG
BUZZERGROUND__INTSTAT EQU CYREG_PRT2_INTSTAT
BUZZERGROUND__MASK EQU 0x20
BUZZERGROUND__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
BUZZERGROUND__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
BUZZERGROUND__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
BUZZERGROUND__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
BUZZERGROUND__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
BUZZERGROUND__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
BUZZERGROUND__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
BUZZERGROUND__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
BUZZERGROUND__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
BUZZERGROUND__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
BUZZERGROUND__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
BUZZERGROUND__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
BUZZERGROUND__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
BUZZERGROUND__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
BUZZERGROUND__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
BUZZERGROUND__PC EQU CYREG_PRT2_PC
BUZZERGROUND__PC2 EQU CYREG_PRT2_PC2
BUZZERGROUND__PORT EQU 2
BUZZERGROUND__PS EQU CYREG_PRT2_PS
BUZZERGROUND__SHIFT EQU 5

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
